{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:30 2018 " "Info: Processing started: Tue May 29 22:10:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ari/ari.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file ari/ari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-logic " "Info: Found design unit 1: somador-logic" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtrator-logic " "Info: Found design unit 2: subtrator-logic" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 UA " "Info: Found design unit 3: UA" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 subtrator " "Info: Found entity 2: subtrator" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/logic.vhd 15 7 " "Info: Found 15 design units, including 7 entities, in source file logic/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_1-logic " "Info: Found design unit 1: and_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 nand_1-logic " "Info: Found design unit 2: nand_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_1-logic " "Info: Found design unit 3: or_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_2-logic " "Info: Found design unit 4: or_2-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 nor_1-logic " "Info: Found design unit 5: nor_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 85 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 xor_1-logic " "Info: Found design unit 6: xor_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 104 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 xnor_1-logic " "Info: Found design unit 7: xnor_1-logic" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 portas " "Info: Found design unit 8: portas" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 135 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 and_1 " "Info: Found entity 1: and_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 nand_1 " "Info: Found entity 2: nand_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 or_1 " "Info: Found entity 3: or_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 or_2 " "Info: Found entity 4: or_2" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 nor_1 " "Info: Found entity 5: nor_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 xor_1 " "Info: Found entity 6: xor_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 97 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 xnor_1 " "Info: Found entity 7: xnor_1" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodi/decodi.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file decodi/decodi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-logic " "Info: Found design unit 1: decod-logic" {  } { { "decodi/decodi.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/decodi/decodi.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seletor " "Info: Found design unit 2: seletor" {  } { { "decodi/decodi.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/decodi/decodi.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Info: Found entity 1: decod" {  } { { "decodi/decodi.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/decodi/decodi.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-des " "Info: Found design unit 1: ULA1BIT-des" {  } { { "ULA1BIT.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA1BIT " "Info: Elaborating entity \"ULA1BIT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:selecao " "Info: Elaborating entity \"decod\" for hierarchy \"decod:selecao\"" {  } { { "ULA1BIT.vhd" "selecao" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_1 and_1:S0 " "Info: Elaborating entity \"and_1\" for hierarchy \"and_1:S0\"" {  } { { "ULA1BIT.vhd" "S0" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_1 nand_1:S1 " "Info: Elaborating entity \"nand_1\" for hierarchy \"nand_1:S1\"" {  } { { "ULA1BIT.vhd" "S1" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1 or_1:S2 " "Info: Elaborating entity \"or_1\" for hierarchy \"or_1:S2\"" {  } { { "ULA1BIT.vhd" "S2" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_1 nor_1:S3 " "Info: Elaborating entity \"nor_1\" for hierarchy \"nor_1:S3\"" {  } { { "ULA1BIT.vhd" "S3" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_1 xor_1:S4 " "Info: Elaborating entity \"xor_1\" for hierarchy \"xor_1:S4\"" {  } { { "ULA1BIT.vhd" "S4" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_1 xnor_1:S5 " "Info: Elaborating entity \"xnor_1\" for hierarchy \"xnor_1:S5\"" {  } { { "ULA1BIT.vhd" "S5" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:S6 " "Info: Elaborating entity \"somador\" for hierarchy \"somador:S6\"" {  } { { "ULA1BIT.vhd" "S6" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:S7 " "Info: Elaborating entity \"subtrator\" for hierarchy \"subtrator:S7\"" {  } { { "ULA1BIT.vhd" "S7" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E0 ari.vhd(41) " "Warning (10492): VHDL Process Statement warning at ari.vhd(41): signal \"E0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E1 ari.vhd(42) " "Warning (10492): VHDL Process Statement warning at ari.vhd(42): signal \"E1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ari.vhd(43) " "Warning (10492): VHDL Process Statement warning at ari.vhd(43): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUTS ari.vhd(56) " "Warning (10492): VHDL Process Statement warning at ari.vhd(56): signal \"OUTPUTS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPUTS ari.vhd(57) " "Warning (10492): VHDL Process Statement warning at ari.vhd(57): signal \"OUTPUTS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ari/ari.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ari/ari.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 or_2:SP " "Info: Elaborating entity \"or_2\" for hierarchy \"or_2:SP\"" {  } { { "ULA1BIT.vhd" "SP" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "h logic.vhd(70) " "Warning (10492): VHDL Process Statement warning at logic.vhd(70): signal \"h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Info: Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "4 " "Info: Implemented 4 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:32 2018 " "Info: Processing ended: Tue May 29 22:10:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:33 2018 " "Info: Processing started: Tue May 29 22:10:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA1BIT EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design \"ULA1BIT\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:33 2018 " "Info: Processing ended: Tue May 29 22:10:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:35 2018 " "Info: Processing started: Tue May 29 22:10:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:35 2018 " "Info: Processing ended: Tue May 29 22:10:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:36 2018 " "Info: Processing started: Tue May 29 22:10:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "E0 S 9.100 ns Longest " "Info: Longest tpd from source pin \"E0\" to destination pin \"S\" is 9.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns E0 1 PIN PIN_33 11 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_33; Fanout = 11; PIN Node = 'E0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { E0 } "NODE_NAME" } } { "ULA1BIT.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns or_2:SP\|S~25 2 COMB LC1 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC1; Fanout = 1; COMB Node = 'or_2:SP\|S~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { E0 or_2:SP|S~25 } "NODE_NAME" } } { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 5.300 ns or_2:SP\|S~28 3 COMB LC2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 5.300 ns; Loc. = LC2; Fanout = 1; COMB Node = 'or_2:SP\|S~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { or_2:SP|S~25 or_2:SP|S~28 } "NODE_NAME" } } { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 7.100 ns or_2:SP\|S~23 4 COMB LC3 1 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 7.100 ns; Loc. = LC3; Fanout = 1; COMB Node = 'or_2:SP\|S~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { or_2:SP|S~28 or_2:SP|S~23 } "NODE_NAME" } } { "logic/logic.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/logic/logic.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.100 ns S 5 PIN PIN_12 0 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 9.100 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { or_2:SP|S~23 S } "NODE_NAME" } } { "ULA1BIT.vhd" "" { Text "C:/Users/luizf/Documents/ULA1BIT/ULA1BIT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 89.01 % ) " "Info: Total cell delay = 8.100 ns ( 89.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.99 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { E0 or_2:SP|S~25 or_2:SP|S~28 or_2:SP|S~23 S } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.100 ns" { E0 {} E0~out {} or_2:SP|S~25 {} or_2:SP|S~28 {} or_2:SP|S~23 {} S {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.500ns 3.000ns 0.800ns 1.800ns 2.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:37 2018 " "Info: Processing ended: Tue May 29 22:10:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:38 2018 " "Info: Processing started: Tue May 29 22:10:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ULA1BIT.vo ULA1BIT_v.sdo C:/Users/luizf/Documents/ULA1BIT/simulation/modelsim/ simulation " "Info: Generated files \"ULA1BIT.vo\" and \"ULA1BIT_v.sdo\" in directory \"C:/Users/luizf/Documents/ULA1BIT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ULA1BIT.vo ULA1BIT_v.sdo C:/Users/luizf/Documents/ULA1BIT/timing/primetime/ timing analysis " "Info: Generated files \"ULA1BIT.vo\" and \"ULA1BIT_v.sdo\" in directory \"C:/Users/luizf/Documents/ULA1BIT/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file C:/Users/luizf/Documents/ULA1BIT/timing/primetime/ULA1BIT_pt_v.tcl " "Info: Generated PrimeTime Tcl script file C:/Users/luizf/Documents/ULA1BIT/timing/primetime/ULA1BIT_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:38 2018 " "Info: Processing ended: Tue May 29 22:10:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 22:10:47 2018 " "Info: Processing started: Tue May 29 22:10:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ULA1BIT -c ULA1BIT --netlist_type=sgate " "Info: Command: quartus_rpp ULA1BIT -c ULA1BIT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 22:10:47 2018 " "Info: Processing ended: Tue May 29 22:10:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
