Source Block: hdl/library/common/ad_csc.v@77:87@HdlIdDef
  reg  signed [    MUL_DW:0]  s_data_3;
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;


  wire signed [8:0]  color1;
  wire signed [8:0]  color2;

Diff Content:
- 82   reg         [DELAY_DW-1:0]  sync_5_m;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_csc.v@78:88
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;


  wire signed [8:0]  color1;
  wire signed [8:0]  color2;
  wire signed [8:0]  color3;

Clone Blocks 2:
hdl/library/common/ad_csc.v@76:86
  reg  signed [    MUL_DW:0]  s_data_2;
  reg  signed [    MUL_DW:0]  s_data_3;
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;


  wire signed [8:0]  color1;

Clone Blocks 3:
hdl/library/common/ad_csc.v@73:83
  reg  signed [    MUL_DW:0]  data_2;
  reg  signed [    MUL_DW:0]  data_3;
  reg  signed [    MUL_DW:0]  s_data_1;
  reg  signed [    MUL_DW:0]  s_data_2;
  reg  signed [    MUL_DW:0]  s_data_3;
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;

Clone Blocks 4:
hdl/library/common/ad_csc.v@75:85
  reg  signed [    MUL_DW:0]  s_data_1;
  reg  signed [    MUL_DW:0]  s_data_2;
  reg  signed [    MUL_DW:0]  s_data_3;
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;



Clone Blocks 5:
hdl/library/common/ad_csc.v@74:84
  reg  signed [    MUL_DW:0]  data_3;
  reg  signed [    MUL_DW:0]  s_data_1;
  reg  signed [    MUL_DW:0]  s_data_2;
  reg  signed [    MUL_DW:0]  s_data_3;
  reg         [DELAY_DW-1:0]  sync_1_m;
  reg         [DELAY_DW-1:0]  sync_2_m;
  reg         [DELAY_DW-1:0]  sync_3_m;
  reg         [DELAY_DW-1:0]  sync_4_m;
  reg         [DELAY_DW-1:0]  sync_5_m;
  reg         [         7:0]  csc_data_d;


