// Generated by CIRCT firtool-1.47.0
module RstMod(
  input  clock,
         reset,
         io_reset,
         io_dcm_locked,
  output io_rst
);

  reg  [7:0] fsm;
  reg        rst_reg;
  wire       _GEN = fsm == 8'h1;
  wire       _GEN_0 = fsm == 8'h2;
  wire       _GEN_1 = fsm == 8'h3;
  wire       _GEN_2 = fsm == 8'h4;
  wire       _GEN_3 = fsm != 8'h5;
  always @(posedge clock) begin
    if (reset) begin
      fsm <= 8'h0;
      rst_reg <= 1'h1;
    end
    else begin
      if (io_reset | (|fsm) & fsm != 8'h1 & fsm != 8'h2 & fsm != 8'h3 & fsm != 8'h4
          & _GEN_3)
        fsm <= 8'h0;
      else if (|fsm) begin
        if (_GEN)
          fsm <= 8'h2;
        else if (_GEN_0)
          fsm <= 8'h3;
        else if (_GEN_1)
          fsm <= 8'h4;
        else if (_GEN_2 & io_dcm_locked)
          fsm <= 8'h5;
      end
      else
        fsm <= 8'h1;
      rst_reg <=
        io_reset | ~(|fsm) | (_GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3) & rst_reg;
    end
  end // always @(posedge)
  assign io_rst = rst_reg;
endmodule

