/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [5:0] _04_;
  reg [12:0] _05_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_3z);
  assign celloutsig_1_0z = ~(in_data[155] & in_data[158]);
  assign celloutsig_0_20z = ~(celloutsig_0_2z[7] & in_data[74]);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | celloutsig_0_2z[16]) & (celloutsig_0_8z | celloutsig_0_7z));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[9] | celloutsig_0_6z) & (celloutsig_0_10z | celloutsig_0_4z));
  assign celloutsig_0_10z = celloutsig_0_0z[10] | celloutsig_0_3z;
  assign celloutsig_0_28z = celloutsig_0_0z[3] | celloutsig_0_17z;
  assign celloutsig_0_32z = celloutsig_0_13z ^ celloutsig_0_3z;
  assign celloutsig_0_34z = celloutsig_0_32z ^ celloutsig_0_28z;
  assign celloutsig_0_5z = celloutsig_0_2z[19] ^ celloutsig_0_1z;
  assign celloutsig_0_6z = celloutsig_0_0z[0] ^ celloutsig_0_5z;
  assign celloutsig_0_84z = celloutsig_0_78z ^ celloutsig_0_38z;
  assign celloutsig_1_3z = celloutsig_1_1z ^ in_data[105];
  assign celloutsig_1_8z = celloutsig_1_4z ^ _01_;
  assign celloutsig_0_9z = celloutsig_0_4z ^ celloutsig_0_2z[13];
  assign celloutsig_1_18z = celloutsig_1_7z ^ _02_;
  assign celloutsig_0_15z = celloutsig_0_3z ^ celloutsig_0_0z[3];
  assign celloutsig_0_17z = celloutsig_0_14z ^ celloutsig_0_5z;
  reg [4:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 5'h00;
    else _24_ <= { in_data[111:110], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _03_[4], _01_, _03_[2], _00_, _03_[0] } = _24_;
  reg [5:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 6'h00;
    else _25_ <= { _03_[4], _01_, _03_[2], _00_, _03_[0], celloutsig_1_1z };
  assign { _02_, _04_[4:0] } = _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 13'h0000;
    else _05_ <= { celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[145:137], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } === in_data[183:172];
  assign celloutsig_1_9z = { in_data[142:103], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z } === { _00_, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, _03_[4], _01_, _03_[2], _00_, _03_[0], celloutsig_1_0z, _02_, _04_[4:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, _02_, _04_[4:0], _03_[4], _01_, _03_[2], _00_, _03_[0], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, _02_, _04_[4:0] } > { in_data[188:181], celloutsig_1_1z };
  assign celloutsig_1_13z = { _03_[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } > in_data[165:159];
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_15z } > in_data[17:11];
  assign celloutsig_0_25z = { celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_21z, _05_, celloutsig_0_6z, celloutsig_0_13z } > { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_4z, _05_, celloutsig_0_5z };
  assign celloutsig_0_40z = { _05_[11:10], celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_3z } <= { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_20z, 1'h0, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_4z = { celloutsig_0_2z[18:16], celloutsig_0_0z, celloutsig_0_1z } <= { celloutsig_0_0z[11:8], celloutsig_0_0z };
  assign celloutsig_0_38z = { celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_20z, _05_ } < { in_data[16:9], celloutsig_0_29z };
  assign celloutsig_0_1z = in_data[76:73] < celloutsig_0_0z[10:7];
  assign celloutsig_0_22z = { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_15z } < { celloutsig_0_18z[4], celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_7z & ~(celloutsig_0_11z);
  assign celloutsig_0_21z = celloutsig_0_7z & ~(celloutsig_0_14z);
  assign celloutsig_0_23z = _05_[8] & ~(celloutsig_0_0z[11]);
  assign celloutsig_0_0z = in_data[68:57] * in_data[29:18];
  assign celloutsig_0_2z = in_data[75:51] * in_data[66:42];
  assign celloutsig_0_29z = ~ celloutsig_0_2z[18:10];
  assign celloutsig_0_3z = celloutsig_0_0z[4] & celloutsig_0_1z;
  assign celloutsig_0_83z = celloutsig_0_6z & celloutsig_0_20z;
  assign celloutsig_0_8z = in_data[11] & celloutsig_0_5z;
  assign celloutsig_1_19z = celloutsig_1_1z & celloutsig_1_13z;
  assign celloutsig_0_11z = celloutsig_0_0z[10] & celloutsig_0_8z;
  assign celloutsig_0_26z = celloutsig_0_18z[1] & celloutsig_0_24z;
  assign celloutsig_0_37z = | { celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z[4:0] };
  assign celloutsig_0_78z = | { celloutsig_0_40z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, in_data[30:17] };
  assign celloutsig_0_19z = | { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_1z = ~^ { in_data[168:159], celloutsig_1_0z };
  assign celloutsig_1_7z = ^ { _02_, _04_[4:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, _02_, _04_[4:0], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[13:7], celloutsig_0_9z } >>> { celloutsig_0_0z[6:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z };
  assign { _03_[3], _03_[1] } = { _01_, _00_ };
  assign _04_[5] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
