m255
K4
z2
!s11e vcom 2021.1 2021.02, Feb  3 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/21.1
Etct
Z0 w1624534967
!i122 23
Z1 dC:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project
Z2 8C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/TCT.vhd
Z3 FC:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/TCT.vhd
l0
L1 1
V4JBl=8cP>NQMg`<M_3oe10
!s100 <e^nC:?P]TM;aiB7f3mC53
Z4 OV;C;2021.1;73
32
Z5 !s110 1624799350
!i10b 1
Z6 !s108 1624799350.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/TCT.vhd|
Z8 !s107 C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/TCT.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Atct_arch
Z11 DEx4 work 3 tct 0 22 4JBl=8cP>NQMg`<M_3oe10
!i122 23
l14
L7 90
V1Hc5oWg73Jkbj5HVJDUN[1
!s100 QmHZC;XOaE@]]P4`=6gjH2
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
Etct_tb
Z12 w1624807592
Z13 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z14 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z15 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 37
R1
Z16 8C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/Testbench.vhd
Z17 FC:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/Testbench.vhd
l0
L5 1
Vo2Vn9HjWHSJV4P`cZ:=4J0
!s100 Y15QF[;8]mD_k]4^o`Z110
R4
32
Z18 !s110 1624807594
!i10b 1
Z19 !s108 1624807594.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/Testbench.vhd|
Z21 !s107 C:/Users/Vytaras/Desktop/DOCS/University/6th Semester/EE Lab/Resp/Electronic-Eng-Lab-master/ModelSIm Project/Testbench.vhd|
!i113 1
R9
R10
Atb
R11
R13
R14
R15
Z22 DEx4 work 6 tct_tb 0 22 o2Vn9HjWHSJV4P`cZ:=4J0
!i122 37
l14
L8 71
V<HnEjMZ3HeZBQ=H5n9`aG3
!s100 ;bBij[6IJOP?J_YWK02a_1
R4
32
R18
!i10b 1
R19
R20
R21
!i113 1
R9
R10
