#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa7ad40c790 .scope module, "rippleCounter_testbench" "rippleCounter_testbench" 2 16;
 .timescale 0 0;
P_0x7fa7ad40c6c0 .param/l "ClockDelay" 0 2 20, +C4<00000000000000000000000000000001>;
v0x7fa7ad421e40_0 .var "clk", 0 0;
v0x7fa7ad421f10_0 .net "count", 3 0, L_0x7fa7ad422b00;  1 drivers
v0x7fa7ad421fa0_0 .var/i "i", 31 0;
v0x7fa7ad422030_0 .var "rst", 0 0;
S_0x7fa7ad40f560 .scope module, "myRippleCounter" "rippleCounter" 2 19, 2 3 0, S_0x7fa7ad40c790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "count"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x7fa7ad421b10_0 .net "clk", 0 0, v0x7fa7ad421e40_0;  1 drivers
v0x7fa7ad421bc0_0 .net "count", 3 0, L_0x7fa7ad422b00;  alias, 1 drivers
v0x7fa7ad421c50_0 .net "q", 3 0, L_0x7fa7ad4228b0;  1 drivers
v0x7fa7ad421ce0_0 .net "reset", 0 0, v0x7fa7ad422030_0;  1 drivers
L_0x7fa7ad422170 .part L_0x7fa7ad422b00, 1, 1;
L_0x7fa7ad422270 .part L_0x7fa7ad4228b0, 0, 1;
L_0x7fa7ad4223e0 .part L_0x7fa7ad422b00, 2, 1;
L_0x7fa7ad4224c0 .part L_0x7fa7ad4228b0, 1, 1;
L_0x7fa7ad422630 .part L_0x7fa7ad422b00, 3, 1;
L_0x7fa7ad4227a0 .part L_0x7fa7ad4228b0, 2, 1;
L_0x7fa7ad4228b0 .concat8 [ 1 1 1 1], v0x7fa7ad421870_0, v0x7fa7ad420070_0, v0x7fa7ad420930_0, v0x7fa7ad421200_0;
L_0x7fa7ad422b00 .concat8 [ 1 1 1 1], L_0x7fa7ad422840, L_0x7fa7ad4220c0, L_0x7fa7ad422330, L_0x7fa7ad4225c0;
L_0x7fa7ad422c20 .part L_0x7fa7ad422b00, 0, 1;
S_0x7fa7ad40e240 .scope generate, "eachFlipFlop[1]" "eachFlipFlop[1]" 2 10, 2 10 0, S_0x7fa7ad40f560;
 .timescale 0 0;
P_0x7fa7ad40fb30 .param/l "i" 0 2 10, +C4<01>;
S_0x7fa7ad40cf10 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fa7ad40e240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fa7ad4220c0 .functor NOT 1, v0x7fa7ad420070_0, C4<0>, C4<0>, C4<0>;
v0x7fa7ad409900_0 .net "D", 0 0, L_0x7fa7ad422170;  1 drivers
v0x7fa7ad41ffd0_0 .net "clk", 0 0, L_0x7fa7ad422270;  1 drivers
v0x7fa7ad420070_0 .var "q", 0 0;
v0x7fa7ad420120_0 .net "qBar", 0 0, L_0x7fa7ad4220c0;  1 drivers
v0x7fa7ad4201c0_0 .net "rst", 0 0, v0x7fa7ad422030_0;  alias, 1 drivers
E_0x7fa7ad40da30/0 .event negedge, v0x7fa7ad4201c0_0;
E_0x7fa7ad40da30/1 .event posedge, v0x7fa7ad41ffd0_0;
E_0x7fa7ad40da30 .event/or E_0x7fa7ad40da30/0, E_0x7fa7ad40da30/1;
S_0x7fa7ad420320 .scope generate, "eachFlipFlop[2]" "eachFlipFlop[2]" 2 10, 2 10 0, S_0x7fa7ad40f560;
 .timescale 0 0;
P_0x7fa7ad4204d0 .param/l "i" 0 2 10, +C4<010>;
S_0x7fa7ad420550 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fa7ad420320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fa7ad422330 .functor NOT 1, v0x7fa7ad420930_0, C4<0>, C4<0>, C4<0>;
v0x7fa7ad4207e0_0 .net "D", 0 0, L_0x7fa7ad4223e0;  1 drivers
v0x7fa7ad420890_0 .net "clk", 0 0, L_0x7fa7ad4224c0;  1 drivers
v0x7fa7ad420930_0 .var "q", 0 0;
v0x7fa7ad4209e0_0 .net "qBar", 0 0, L_0x7fa7ad422330;  1 drivers
v0x7fa7ad420a80_0 .net "rst", 0 0, v0x7fa7ad422030_0;  alias, 1 drivers
E_0x7fa7ad4207b0/0 .event negedge, v0x7fa7ad4201c0_0;
E_0x7fa7ad4207b0/1 .event posedge, v0x7fa7ad420890_0;
E_0x7fa7ad4207b0 .event/or E_0x7fa7ad4207b0/0, E_0x7fa7ad4207b0/1;
S_0x7fa7ad420bc0 .scope generate, "eachFlipFlop[3]" "eachFlipFlop[3]" 2 10, 2 10 0, S_0x7fa7ad40f560;
 .timescale 0 0;
P_0x7fa7ad420da0 .param/l "i" 0 2 10, +C4<011>;
S_0x7fa7ad420e20 .scope module, "nthFlipFlop" "DFlipFlop" 2 11, 3 1 0, S_0x7fa7ad420bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fa7ad4225c0 .functor NOT 1, v0x7fa7ad421200_0, C4<0>, C4<0>, C4<0>;
v0x7fa7ad4210b0_0 .net "D", 0 0, L_0x7fa7ad422630;  1 drivers
v0x7fa7ad421160_0 .net "clk", 0 0, L_0x7fa7ad4227a0;  1 drivers
v0x7fa7ad421200_0 .var "q", 0 0;
v0x7fa7ad4212b0_0 .net "qBar", 0 0, L_0x7fa7ad4225c0;  1 drivers
v0x7fa7ad421350_0 .net "rst", 0 0, v0x7fa7ad422030_0;  alias, 1 drivers
E_0x7fa7ad421080/0 .event negedge, v0x7fa7ad4201c0_0;
E_0x7fa7ad421080/1 .event posedge, v0x7fa7ad421160_0;
E_0x7fa7ad421080 .event/or E_0x7fa7ad421080/0, E_0x7fa7ad421080/1;
S_0x7fa7ad4214c0 .scope module, "zerothFlipFlop" "DFlipFlop" 2 8, 3 1 0, S_0x7fa7ad40f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_0x7fa7ad422840 .functor NOT 1, v0x7fa7ad421870_0, C4<0>, C4<0>, C4<0>;
v0x7fa7ad421720_0 .net "D", 0 0, L_0x7fa7ad422c20;  1 drivers
v0x7fa7ad4217d0_0 .net "clk", 0 0, v0x7fa7ad421e40_0;  alias, 1 drivers
v0x7fa7ad421870_0 .var "q", 0 0;
v0x7fa7ad421920_0 .net "qBar", 0 0, L_0x7fa7ad422840;  1 drivers
v0x7fa7ad4219c0_0 .net "rst", 0 0, v0x7fa7ad422030_0;  alias, 1 drivers
E_0x7fa7ad4216f0/0 .event negedge, v0x7fa7ad4201c0_0;
E_0x7fa7ad4216f0/1 .event posedge, v0x7fa7ad4217d0_0;
E_0x7fa7ad4216f0 .event/or E_0x7fa7ad4216f0/0, E_0x7fa7ad4216f0/1;
    .scope S_0x7fa7ad40cf10;
T_0 ;
    %wait E_0x7fa7ad40da30;
    %load/vec4 v0x7fa7ad4201c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7ad420070_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa7ad409900_0;
    %store/vec4 v0x7fa7ad420070_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa7ad420550;
T_1 ;
    %wait E_0x7fa7ad4207b0;
    %load/vec4 v0x7fa7ad420a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7ad420930_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa7ad4207e0_0;
    %store/vec4 v0x7fa7ad420930_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa7ad420e20;
T_2 ;
    %wait E_0x7fa7ad421080;
    %load/vec4 v0x7fa7ad421350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7ad421200_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa7ad4210b0_0;
    %store/vec4 v0x7fa7ad421200_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa7ad4214c0;
T_3 ;
    %wait E_0x7fa7ad4216f0;
    %load/vec4 v0x7fa7ad4219c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7ad421870_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa7ad421720_0;
    %store/vec4 v0x7fa7ad421870_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa7ad40c790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa7ad421e40_0, 0;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x7fa7ad421e40_0;
    %inv;
    %assign/vec4 v0x7fa7ad421e40_0, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fa7ad40c790;
T_5 ;
    %vpi_call 2 30 "$dumpfile", "rippleCounter.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fa7ad40f560 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa7ad422030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa7ad422030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa7ad421fa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7fa7ad421fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 1, 0;
    %load/vec4 v0x7fa7ad421fa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fa7ad421fa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rippleCounter.v";
    "./DFlipFlop.v";
