_ZN5clang7targets22CygwinX86_32TargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::CygwinX86_32TargetInfo::CygwinX86_32TargetInfo
_ZNK5clang7targets22CygwinX86_32TargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE|clang::targets::CygwinX86_32TargetInfo::getTargetDefines
_ZN5clang7targets22CygwinX86_64TargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::CygwinX86_64TargetInfo::CygwinX86_64TargetInfo
_ZNK5clang7targets22CygwinX86_64TargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE|clang::targets::CygwinX86_64TargetInfo::getTargetDefines
_ZN5clang7targets19CygwinARMTargetInfoC1ERKN4llvm6TripleERKNS_13TargetOptionsE|clang::targets::CygwinARMTargetInfo::CygwinARMTargetInfo
_ZNK5clang7targets19CygwinARMTargetInfo16getTargetDefinesERKNS_11LangOptionsERNS_12MacroBuilderE|clang::targets::CygwinARMTargetInfo::getTargetDefines
_ZNK4llvm10SMSchedule14cycleScheduledEPNS_5SUnitE|llvm::SMSchedule::cycleScheduled
_ZN4llvm3mca12CycleSegmentC1Ejjb|llvm::mca::CycleSegment::CycleSegment
_ZNK4llvm3mca12CycleSegment5beginEv|llvm::mca::CycleSegment::begin
_ZNK4llvm3mca12CycleSegment8containsEj|llvm::mca::CycleSegment::contains
_ZNK4llvm3mca12CycleSegment3endEv|llvm::mca::CycleSegment::end
_ZNK4llvm3mca12CycleSegment10endsBeforeERKS1_|llvm::mca::CycleSegment::endsBefore
_ZNK4llvm3mca12CycleSegment10isExecutedEv|llvm::mca::CycleSegment::isExecuted
_ZNK4llvm3mca12CycleSegment11isExecutingEv|llvm::mca::CycleSegment::isExecuting
_ZNK4llvm3mca12CycleSegment10isReservedEv|llvm::mca::CycleSegment::isReserved
_ZNK4llvm3mca12CycleSegment7isValidEv|llvm::mca::CycleSegment::isValid
_ZN4llvm3mca12CycleSegmentmmEv|llvm::mca::CycleSegment::operator--
_ZNK4llvm3mca12CycleSegment8overlapsERKS1_|llvm::mca::CycleSegment::overlaps
_ZN4llvm3mca12CycleSegment6setEndEj|llvm::mca::CycleSegment::setEnd
_ZN4llvm3mca12CycleSegment11setReservedEv|llvm::mca::CycleSegment::setReserved
_ZNK4llvm3mca12CycleSegment4sizeEv|llvm::mca::CycleSegment::size
_ZNK4llvm3mca12CycleSegment11startsAfterERKS1_|llvm::mca::CycleSegment::startsAfter
_ZN4llvm3mca12CycleSegment8subtractEj|llvm::mca::CycleSegment::subtract
_ZN4llvm3mca11MemoryGroup10cycleEventEv|llvm::mca::MemoryGroup::cycleEvent
_ZN4llvm3mca5Stage8cycleEndEv|llvm::mca::Stage::cycleEnd
_ZN4llvm3mca5Stage10cycleStartEv|llvm::mca::Stage::cycleStart
_ZN4llvm3mca10LSUnitBase10cycleEventEv|llvm::mca::LSUnitBase::cycleEvent
_ZN4llvm3mca12RegisterFile10cycleStartEv|llvm::mca::RegisterFile::cycleStart
_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE|llvm::mca::ResourceManager::cycleEvent
_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_|llvm::mca::Scheduler::cycleEvent
_ZN4llvm3mca11Instruction10cycleEventEv|llvm::mca::Instruction::cycleEvent
_ZN4llvm3mca9ReadState10cycleEventEv|llvm::mca::ReadState::cycleEvent
_ZN4llvm3mca10WriteState10cycleEventEv|llvm::mca::WriteState::cycleEvent
_ZN4llvm3mca13DispatchStage10cycleStartEv|llvm::mca::DispatchStage::cycleStart
_ZN4llvm3mca10EntryStage8cycleEndEv|llvm::mca::EntryStage::cycleEnd
_ZN4llvm3mca10EntryStage10cycleStartEv|llvm::mca::EntryStage::cycleStart
_ZN4llvm3mca12ExecuteStage8cycleEndEv|llvm::mca::ExecuteStage::cycleEnd
_ZN4llvm3mca12ExecuteStage10cycleStartEv|llvm::mca::ExecuteStage::cycleStart
_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv|llvm::mca::MicroOpQueueStage::cycleEnd
_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv|llvm::mca::MicroOpQueueStage::cycleStart
_ZN4llvm3mca11RetireStage10cycleStartEv|llvm::mca::RetireStage::cycleStart
_ZN9benchmark10cycleclock3NowEv|benchmark::cycleclock::Now
