I 000059 55 320           1558991803188 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 33 ))
	(_version v147)
	(_time 1558991803189 2019.05.27 16:16:43)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 787f7479712e286e792c3b227f)
	(_entity
		(_time 1558991803186)
	)
)
I 000059 55 3594          1558992347854 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 67 ))
	(_version v147)
	(_time 1558992347855 2019.05.27 16:25:47)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d0d010b585b5d1b0e5f4e570a)
	(_entity
		(_time 1558992347852)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_port (_internal SELECTOR ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000059 55 3506          1558993390576 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558993390577 2019.05.27 16:43:10)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34373131316264223761776e33)
	(_entity
		(_time 1558993390574)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000055 55 2021          1558994092987 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558994092988 2019.05.27 16:54:52)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fef8f4aeaaa8a9e8f9adb8a4ab)
	(_entity
		(_time 1558994092985)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558994093054 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558994093055 2019.05.27 16:54:53)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4c4a464e491b4d5b4a1b5d1619)
	(_entity
		(_time 1558994093052)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000054 55 2110          1558994093119 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558994093120 2019.05.27 16:54:53)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a8c8684dfddd99c8ddeccd0df)
	(_entity
		(_time 1558994093117)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000057 55 1624          1558994093171 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558994093172 2019.05.27 16:54:53)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bfb6ecb3eeb9acebbdaae3be)
	(_entity
		(_time 1558994093169)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000055 55 5104          1558994093224 FSM_DATALOGGER
(_unit VHDL (fsm_datalogger 0 28 (fsm_datalogger 0 64 ))
	(_version v147)
	(_time 1558994093225 2019.05.27 16:54:53)
	(_source (\./src/fsm_datalogger.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f7f1f8a6f3a0f7e2a1f3f3f8e6aca2)
	(_entity
		(_time 1558994093220)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(29)(30)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_DATALOGGER 2 -1
	)
)
I 000052 55 1792          1558994093286 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558994093287 2019.05.27 16:54:53)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 26207123237126337329627d72)
	(_entity
		(_time 1558994093284)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000048 55 2665          1558994093338 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558994093339 2019.05.27 16:54:53)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 656332646332657033636760753f3d)
	(_entity
		(_time 1558994093336)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000052 55 1918          1558994093393 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558994093394 2019.05.27 16:54:53)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9395c49d93c49386c19280c8c7)
	(_entity
		(_time 1558994093391)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(2)(3)(7)(8)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000053 55 3372          1558994093448 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558994093449 2019.05.27 16:54:53)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code d2d4d780d585d2c481d7c0888a)
	(_entity
		(_time 1558994093446)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(5)(7)(8)(9)(10))(_sensitivity(1))(_read(0)(2)(3)(4)(7)(8)(9)(10)(11)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000065 55 2151          1558994093500 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558994093501 2019.05.27 16:54:53)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 01065107055652170a01125a54)
	(_entity
		(_time 1558994093498)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2113          1558994093549 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994093550 2019.05.27 16:54:53)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2f287f2b7c787c39242f3c747a)
	(_entity
		(_time 1558994093547)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 2285          1558994093601 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994093602 2019.05.27 16:54:53)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6e693e6e3e393d7865387d353b)
	(_entity
		(_time 1558994093599)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000048 55 4015          1558994093650 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558994093651 2019.05.27 16:54:53)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9d9acc93ccca9d8b9f9289c79a)
	(_entity
		(_time 1558994093648)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000049 55 1991          1558994093704 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558994093705 2019.05.27 16:54:53)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cbcc9a9f909ccbddccc9df9098)
	(_entity
		(_time 1558994093702)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000051 55 4876          1558994093759 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558994093760 2019.05.27 16:54:53)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0a0d5d0c0d5c5e1f5f5c19515b)
	(_entity
		(_time 1558994093755)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000053 55 3430          1558994093837 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558994093838 2019.05.27 16:54:53)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 585e085b060f594f5f5b4a025f)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000056 55 13458         1558994093890 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558994093891 2019.05.27 16:54:53)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 8781d789d6d086908bd695dd80)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_datalogger)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 10324         1558994102086 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994102087 2019.05.27 16:55:02)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9490c39b91c2c4829397d7ce93)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 2))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 3))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . DATALOGGER_IPC_V23 6 -1
	)
)
I 000059 55 10324         1558994103638 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994103639 2019.05.27 16:55:03)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9d989b92c8cbcd8b9a9edec79a)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 2))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 3))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . DATALOGGER_IPC_V23 6 -1
	)
)
I 000055 55 2021          1558994103697 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558994103698 2019.05.27 16:55:03)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dbdedb89888d8ccddc889d818e)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(4)(6))(_sensitivity(2)(5))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558994103749 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558994103750 2019.05.27 16:55:03)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0a0f0a0c0d5d0b1d0c5d1b505f)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000056 55 13458         1558994103803 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558994103804 2019.05.27 16:55:03)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 484d484a161f495f44195a124f)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_datalogger)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000053 55 3430          1558994103858 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558994103859 2019.05.27 16:55:03)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 77727776262076607074652d70)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000054 55 2110          1558994103906 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558994103907 2019.05.27 16:55:03)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a6a3a0f1a4f1f5b0a1f2e0fcf3)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000057 55 1624          1558994103953 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558994103954 2019.05.27 16:55:03)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d5d0d086d382d5c087d1c68fd2)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000055 55 5104          1558994104006 FSM_DATALOGGER
(_unit VHDL (fsm_datalogger 0 28 (fsm_datalogger 0 64 ))
	(_version v147)
	(_time 1558994104007 2019.05.27 16:55:04)
	(_source (\./src/fsm_datalogger.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 13161115134413064517171c024846)
	(_entity
		(_time 1558994093219)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(29)(30)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_DATALOGGER 2 -1
	)
)
I 000052 55 1792          1558994104067 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558994104068 2019.05.27 16:55:04)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4247404143154257174d061916)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000048 55 2665          1558994104118 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558994104119 2019.05.27 16:55:04)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8085828f83d78095d686828590dad8)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000052 55 1918          1558994104179 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558994104180 2019.05.27 16:55:04)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbabdeaeae8bfaaedbeace4eb)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(2)(3)(7)(8)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000053 55 3372          1558994104234 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558994104235 2019.05.27 16:55:04)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code ede8bdbebcbaedfbbee8ffb7b5)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(5)(7)(8)(9)(10))(_sensitivity(1))(_read(0)(2)(3)(4)(7)(8)(9)(10)(11)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000065 55 2151          1558994104287 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558994104288 2019.05.27 16:55:04)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1c181b1b4a4b4f0a171c0f4749)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2113          1558994104336 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994104337 2019.05.27 16:55:04)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5b5f5c580c0c084d505b48000e)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 2285          1558994104389 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994104390 2019.05.27 16:55:04)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 898d8e8785deda9f82df9ad2dc)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000048 55 4015          1558994104446 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558994104447 2019.05.27 16:55:04)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c8ccce9cc59fc8decac7dc92cf)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000049 55 1991          1558994104503 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558994104504 2019.05.27 16:55:04)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f7f3f1a6f9a0f7e1f0f5e3aca4)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000051 55 4876          1558994104557 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558994104558 2019.05.27 16:55:04)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 35313730666361206063266e64)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000053 55 3430          1558994104618 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558994104619 2019.05.27 16:55:04)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 73767672262472647470612974)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000056 55 13458         1558994104679 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558994104680 2019.05.27 16:55:04)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code b2b7b7e6e6e5b3a5bee3a0e8b5)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_datalogger)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 10324         1558994104736 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994104737 2019.05.27 16:55:04)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e4e3b2e1b7b1f7e6e2a2bbe6)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 2))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 3))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . DATALOGGER_IPC_V23 6 -1
	)
)
I 000055 55 2021          1558994112128 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558994112129 2019.05.27 16:55:12)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c3c0c296c19594d5c490859996)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558994112189 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558994112190 2019.05.27 16:55:12)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 02010504565503150455135857)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000057 55 1624          1558994112250 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558994112251 2019.05.27 16:55:12)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40434243431740551244531a47)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000054 55 2110          1558994112303 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558994112304 2019.05.27 16:55:12)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6f6c6e6f3d383c79683b29353a)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000052 55 1792          1558994112356 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558994112357 2019.05.27 16:55:12)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code adaeaffbfafaadb8f8a2e9f6f9)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000052 55 1918          1558994112408 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558994112409 2019.05.27 16:55:12)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dcdfde8f8c8bdcc98eddcf8788)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(2)(3)(7)(8)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000048 55 2665          1558994112461 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558994112462 2019.05.27 16:55:12)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1a19191c484d1a0f4c1c181f0a4042)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000065 55 2151          1558994112516 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558994112517 2019.05.27 16:55:12)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 494b4e4b451e1a5f42495a121c)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2285          1558994112627 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994112628 2019.05.27 16:55:12)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b6b4b1e2b5e1e5a0bde0a5ede3)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 2113          1558994112678 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994112679 2019.05.27 16:55:12)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e7e2b6e5b2b6f3eee5f6beb0)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1991          1558994112731 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558994112732 2019.05.27 16:55:12)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 24262121297324322326307f77)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)(3)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000048 55 4015          1558994112788 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558994112789 2019.05.27 16:55:12)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5250575055055244505d460855)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000053 55 3372          1558994112843 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558994112844 2019.05.27 16:55:12)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 9192c39e95c69187c29483cbc9)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(7)(8)(9)(10)(5))(_sensitivity(1))(_read(7)(8)(9)(10)(11)(0)(2)(3)(4)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000055 55 5104          1558994112906 FSM_DATALOGGER
(_unit VHDL (fsm_datalogger 0 28 (fsm_datalogger 0 64 ))
	(_version v147)
	(_time 1558994112907 2019.05.27 16:55:12)
	(_source (\./src/fsm_datalogger.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfcccf9b9a98cfda99cbcbc0de949a)
	(_entity
		(_time 1558994093219)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(29)(30)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_DATALOGGER 2 -1
	)
)
I 000053 55 3430          1558994112970 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558994112971 2019.05.27 16:55:12)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e0d0a080d590f19090d1c5409)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1558994113024 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558994113025 2019.05.27 16:55:13)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c4e4f4e491a1859191a5f171d)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000056 55 13458         1558994113105 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558994113106 2019.05.27 16:55:13)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 9a999e959dcd9b8d96cb88c09d)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_datalogger)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 10324         1558994113172 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994113173 2019.05.27 16:55:13)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d8dbdb8ad18e88cedfdb9b82df)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 2))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 3))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . DATALOGGER_IPC_V23 6 -1
	)
)
I 000059 55 10828         1558994506286 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994506287 2019.05.27 17:01:46)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b78787a282d2b6d7c7438217c)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 3))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . DATALOGGER_IPC_V23 7 -1
	)
)
I 000055 55 2021          1558994989602 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558994989603 2019.05.27 17:09:49)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 66326366613031706135203c33)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558994989693 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558994989694 2019.05.27 17:09:49)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c397c7969694c2d4c594d29996)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000057 55 1624          1558994989743 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558994989744 2019.05.27 17:09:49)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2a6f3a3f3a5f2e7a0f6e1a8f5)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(6)(5))(_sensitivity(6)(7)(2)(3)(4)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000054 55 2110          1558994989802 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558994989803 2019.05.27 17:09:49)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30643d35346763263764766a65)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000052 55 1792          1558994989854 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558994989855 2019.05.27 17:09:49)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5f0b515d0a085f4a0a501b040b)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000052 55 1918          1558994989908 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558994989909 2019.05.27 17:09:49)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9eca9090c8c99e8bcc9f8dc5ca)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(7)(8)(2)(3)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000048 55 2665          1558994989957 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558994989958 2019.05.27 17:09:49)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cc98c2989c9bccd99acacec9dc9694)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000065 55 2151          1558994990013 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558994990014 2019.05.27 17:09:50)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b5e000d5c5c581d000b18505e)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2285          1558994990075 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994990076 2019.05.27 17:09:50)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 491c424b451e1a5f421f5a121c)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 2113          1558994990129 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558994990130 2019.05.27 17:09:50)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782d7379752f2b6e73786b232d)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1991          1558994990184 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558994990185 2019.05.27 17:09:50)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a7f2adf1a9f0a7b1a0a5b3fcf4)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000048 55 4015          1558994990237 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558994990238 2019.05.27 17:09:50)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e5b0efb7e5b2e5f3e7eaf1bfe2)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000053 55 3372          1558994990296 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558994990297 2019.05.27 17:09:50)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 24702120257324327721367e7c)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(5)(7)(8)(9)(10))(_sensitivity(1))(_read(0)(2)(3)(4)(7)(8)(9)(10)(11)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000055 55 5104          1558994990358 FSM_DATALOGGER
(_unit VHDL (fsm_datalogger 0 28 (fsm_datalogger 0 64 ))
	(_version v147)
	(_time 1558994990359 2019.05.27 17:09:50)
	(_source (\./src/fsm_datalogger.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62363563633562773466666d733937)
	(_entity
		(_time 1558994093219)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(29)(30)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_DATALOGGER 2 -1
	)
)
I 000053 55 3430          1558994990423 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558994990424 2019.05.27 17:09:50)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a0f4f2f7f6f7a1b7a7a3b2faa7)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1558994990482 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558994990483 2019.05.27 17:09:50)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code df8a8a8ddf898bca8a89cc848e)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000056 55 13458         1558994990552 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558994990553 2019.05.27 17:09:50)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 1d494c1a1f4a1c0a114c0f471a)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_datalogger)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000048 55 1948          1558994990636 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1558994990637 2019.05.27 17:09:50)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6b3f3f6a3a3c6b7e396f7d3133)
	(_entity
		(_time 1558994990634)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000049 55 1954          1558994990701 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1558994990702 2019.05.27 17:09:50)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9ededecb3eeb9acebedafe3be)
	(_entity
		(_time 1558994990699)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000047 55 1942          1558994990806 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1558994990807 2019.05.27 17:09:50)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 17434211134017024543014c42)
	(_entity
		(_time 1558994990804)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000053 55 2797          1558994990912 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1558994990913 2019.05.27 17:09:50)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 84d1d48b80d3d991d18297de86)
	(_entity
		(_time 1558994990910)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 10))(1)))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(7(_range 11))(2)))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000059 55 13318         1558994991021 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558994991022 2019.05.27 17:09:51)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1a5a6a1f1a7a1e7f8a2b2abf6)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(combinacional(_architecture 3 0 143 (_process (_simple)(_target(56))(_sensitivity(1)(36))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 8 -1
	)
)
I 000060 55 5124          1558995410355 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1558995410356 2019.05.27 17:16:50)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4f0f0a5f3a3f4e1a2f0f7fbb2aef0)
	(_entity
		(_time 1558995410349)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000056 55 13463         1558995456506 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558995456507 2019.05.27 17:17:36)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 45174147161244524914571f42)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000057 55 1624          1558995457902 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558995457903 2019.05.27 17:17:37)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b1e3e4e4b3e6b1a4e3b5a2ebb6)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(6)(5))(_sensitivity(6)(7)(2)(3)(4)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000052 55 1792          1558995457975 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558995457976 2019.05.27 17:17:37)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ffadaaaeaaa8ffeaaaf0bba4ab)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000055 55 2021          1558995458032 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558995458033 2019.05.27 17:17:38)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3d6f6b38686b6a2b3a6e7b6768)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(4)(6))(_sensitivity(2)(5))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558995458082 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558995458083 2019.05.27 17:17:38)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6c3e3b6c693b6d7b6a3b7d3639)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(5)(2)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000054 55 2110          1558995458130 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558995458131 2019.05.27 17:17:38)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9bc9ca94cdccc88d9ccfddc1ce)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000052 55 1918          1558995458177 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558995458178 2019.05.27 17:17:38)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ca98989e989dcadf98cbd9919e)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(7)(8)(2)(3)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000049 55 1954          1558995458225 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1558995458226 2019.05.27 17:17:38)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9ababa8f3aef9ecabadefa3fe)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000053 55 3372          1558995458274 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558995458275 2019.05.27 17:17:38)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 27752623257027317422357d7f)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(5)(7)(8)(9)(10))(_sensitivity(1))(_read(0)(2)(3)(4)(7)(8)(9)(10)(11)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000047 55 1942          1558995458329 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1558995458330 2019.05.27 17:17:38)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66343567633166733432703d33)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000048 55 1948          1558995458378 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1558995458379 2019.05.27 17:17:38)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 95c7c69b93c29580c79183cfcd)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000049 55 2113          1558995458432 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558995458433 2019.05.27 17:17:38)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3909496c59490d5c8c3d09896)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000053 55 2797          1558995458484 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1558995458485 2019.05.27 17:17:38)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code f2a1a4a3f0a5afe7a7f4e1a8f0)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 10))(1)))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(7(_range 11))(2)))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000049 55 2285          1558995458534 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558995458535 2019.05.27 17:17:38)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31626534356662273a67226a64)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1991          1558995458586 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558995458587 2019.05.27 17:17:38)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5f0c0a5d00085f49585d4b040c)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000048 55 4015          1558995458640 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558995458641 2019.05.27 17:17:38)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9ecdcb90cec99e889c918ac499)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000065 55 2151          1558995458694 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558995458695 2019.05.27 17:17:38)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cd9e99989c9a9edbc6cdde9698)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000048 55 2665          1558995458751 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558995458752 2019.05.27 17:17:38)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b580d0c5a5c0b1e5d0d090e1b5153)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(15)(7)(8)(9)(10)(11)(12)(13)(14))(_sensitivity(15)(16)(2)(3)(4)(5)(6)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000053 55 3430          1558995458810 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558995458811 2019.05.27 17:17:38)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3a69393f3d6d3b2d3d3928603d)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1558995458860 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558995458861 2019.05.27 17:17:38)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 782a7c79262e2c6d2d2e6b2329)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000056 55 13463         1558995458911 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558995458912 2019.05.27 17:17:38)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code a7f4a4f0f6f0a6b0abf6b5fda0)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 13318         1558995458973 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558995458974 2019.05.27 17:17:38)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5b6e1b6e1b3b5f3ecb5a6bfe2)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(combinacional(_architecture 3 0 144 (_process (_simple)(_target(56))(_sensitivity(1)(36))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 8 -1
	)
)
I 000060 55 5124          1558995459036 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1558995459037 2019.05.27 17:17:39)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24772321237324317220272b627e20)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000056 55 13463         1558995459108 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558995459109 2019.05.27 17:17:39)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 72217073262573657e23602875)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000063 55 332           1558996080366 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 33 ))
	(_version v147)
	(_time 1558996080367 2019.05.27 17:28:00)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2d2e78287a7a2d387b7939777d)
	(_entity
		(_time 1558996080364)
	)
)
I 000055 55 2021          1558996081411 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1558996081412 2019.05.27 17:28:01)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 42424040411415544511041817)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1558996081474 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1558996081475 2019.05.27 17:28:01)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8080838ed6d7819786d791dad5)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000060 55 5124          1558996081536 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1558996081537 2019.05.27 17:28:01)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bfbfb9eaeae8bfaae9bbbcb0f9e5bb)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000054 55 2110          1558996081614 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1558996081615 2019.05.27 17:28:01)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0d0d090b5d5a5e1b0a594b5758)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000048 55 2665          1558996081677 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1558996081678 2019.05.27 17:28:01)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b4b4c481a1c4b5e1d4d494e5b1113)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000052 55 1792          1558996081739 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1558996081740 2019.05.27 17:28:01)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 89898e8683de899cdc86cdd2dd)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000048 55 1948          1558996081801 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1558996081802 2019.05.27 17:28:01)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8c8cf9cc39fc8dd9accde9290)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000052 55 1918          1558996081864 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1558996081865 2019.05.27 17:28:01)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06060201035106135407155d52)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(7)(8)(2)(3)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000057 55 1624          1558996081957 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1558996081958 2019.05.27 17:28:01)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64646065633364713660773e63)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000047 55 1942          1558996082020 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1558996082021 2019.05.27 17:28:02)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2a2a6f4a3f5a2b7f0f6b4f9f7)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000065 55 2151          1558996082082 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1558996082083 2019.05.27 17:28:02)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e1e0e1b2e5b6b2f7eae1f2bab4)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2113          1558996082145 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558996082146 2019.05.27 17:28:02)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1f1e1e184c484c09141f0c444a)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000053 55 3372          1558996082223 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1558996082224 2019.05.27 17:28:02)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 6d6d3a6d3c3a6d7b3e687f3735)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(5)(7)(8)(9)(10))(_sensitivity(1))(_read(0)(2)(3)(4)(7)(8)(9)(10)(11)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000053 55 2797          1558996082285 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1558996082286 2019.05.27 17:28:02)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code abaaabfdf9fcf6befeadb8f1a9)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 10))(1)))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(7(_range 11))(2)))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000049 55 1991          1558996082379 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1558996082380 2019.05.27 17:28:02)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 09080e0e095e091f0e0b1d525a)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(3)(5)(6)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000049 55 2285          1558996082472 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1558996082473 2019.05.27 17:28:02)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 67666167653034716c31743c32)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1954          1558996082550 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1558996082551 2019.05.27 17:28:02)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b5b5b7e0b3e2b5a0e7e1a3efb2)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000053 55 3430          1558996082628 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1558996082629 2019.05.27 17:28:02)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 03030505565402140400115904)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1558996082722 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1558996082723 2019.05.27 17:28:02)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60616160363634753536733b31)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000048 55 4015          1558996082784 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1558996082785 2019.05.27 17:28:02)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9f9e9991ccc89f899d908bc598)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000056 55 13463         1558996082847 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1558996082848 2019.05.27 17:28:02)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code dddddb8fdf8adccad18ccf87da)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 13318         1558996082971 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1558996082972 2019.05.27 17:28:02)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5a58590a0c0a4c530a19005d)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(combinacional(_architecture 3 0 144 (_process (_simple)(_target(56))(_sensitivity(1)(36))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 8 -1
	)
)
I 000063 55 332           1558996083034 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 33 ))
	(_version v147)
	(_time 1558996083035 2019.05.27 17:28:03)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9898989693cf988dcecc8cc2c8)
	(_entity
		(_time 1558996080363)
	)
)
I 000063 55 2489          1559052373376 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559052373377 2019.05.28 09:06:13)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c494b4f1c1b4c591b1c58161c)
	(_entity
		(_time 1559052373374)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000063 55 3666          1559052826397 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559052826398 2019.05.28 09:13:46)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0e7b7b2e3b7e0f5b6e7e3e1f1bbb5)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 393 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000063 55 3666          1559054738025 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559054738026 2019.05.28 09:45:38)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 343634303363342162333735256f61)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 393 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000063 55 3666          1559057429447 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559057429448 2019.05.28 10:30:29)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9390929d93c49386c594909282c8c6)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 393 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000063 55 3666          1559058020376 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559058020377 2019.05.28 10:40:20)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e7e4b3b5e3b0e7f2b1e0e4e5f6bcb2)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 390 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000055 55 2021          1559058021316 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1559058021317 2019.05.28 10:40:21)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8f8cdb81d8d9d89988dcc9d5da)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1559058021408 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1559058021409 2019.05.28 10:40:21)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ecefb9bfe9bbedfbeabbfdb6b9)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000060 55 5124          1559058021464 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1559058021465 2019.05.28 10:40:21)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1b1d1d4a4c1b0e4d1f18145d411f)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000054 55 2110          1559058021571 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1559058021572 2019.05.28 10:40:21)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 88888d8684dfdb9e8fdcced2dd)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000048 55 2665          1559058021651 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1559058021652 2019.05.28 10:40:21)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6d6d085d381d6c380d0d4d3c68c8e)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000052 55 1792          1559058021724 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1559058021725 2019.05.28 10:40:21)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2424232123732431712b607f70)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000048 55 1948          1559058021806 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1559058021807 2019.05.28 10:40:21)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7272757273257267207664282a)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000052 55 1918          1559058021879 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1559058021880 2019.05.28 10:40:21)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c0c0c794c397c0d592c1d39b94)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(7)(8)(2)(3)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000057 55 1624          1559058021935 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1559058021936 2019.05.28 10:40:21)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efefe8bdbab8effabdebfcb5e8)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000047 55 1942          1559058022002 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1559058022003 2019.05.28 10:40:22)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d3d39396a6a3d286f692b6668)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000065 55 2151          1559058022070 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1559058022071 2019.05.28 10:40:22)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7a7b7a2c2c286d707b68202e)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2113          1559058022123 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058022124 2019.05.28 10:40:22)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code babbbaeeeeede9acb1baa9e1ef)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000053 55 3372          1559058022220 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1559058022221 2019.05.28 10:40:22)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 17174010154017014412054d4f)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(7)(8)(9)(10)(5))(_sensitivity(1))(_read(7)(8)(9)(10)(11)(0)(2)(3)(4)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000053 55 2797          1559058022299 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1559058022300 2019.05.28 10:40:22)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 65646564603238703063763f67)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(1)(6(_index 10))))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(2)(7(_range 11))))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000049 55 1991          1559058022366 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1559058022367 2019.05.28 10:40:22)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a4a5a4f2a9f3a4b2a3a6b0fff7)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)(3)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000049 55 2285          1559058022451 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058022452 2019.05.28 10:40:22)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f2f3f3a2f5a5a1e4f9a4e1a9a7)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1954          1559058022525 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1559058022526 2019.05.28 10:40:22)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40404243431740551214561a47)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000053 55 3430          1559058022613 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1559058022614 2019.05.28 10:40:22)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9d9d9a929fca9c8a9a9e8fc79a)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1559058022682 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1559058022683 2019.05.28 10:40:22)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dcdddc8ed98a88c9898acf878d)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000048 55 4015          1559058022743 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1559058022744 2019.05.28 10:40:22)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1a1b1c1c4e4d1a0c18150e401d)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000056 55 13463         1559058022800 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1559058022801 2019.05.28 10:40:22)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 59595f5a060e584e55084b035e)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 13318         1559058022874 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058022875 2019.05.28 10:40:22)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a7a7a6f0a1f1f7b1aef7e4fda0)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 4))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(combinacional(_architecture 3 0 144 (_process (_simple)(_target(56))(_sensitivity(1)(36))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 8 -1
	)
)
I 000063 55 3666          1559058022939 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559058022940 2019.05.28 10:40:22)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5e5e6b7e3b2e5f0b3e2e6e7f4beb0)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sensitivity(2)(3)(4)(5)(6)(7)(8)(9)(18)(19)))))
			(secuencial(_architecture 1 0 390 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000059 55 13903         1559058174677 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058174678 2019.05.28 10:42:54)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a3f7a1f4a1f5f3b5aba4e0f9a4)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 9 -1
	)
)
I 000055 55 2021          1559058177753 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1559058177754 2019.05.28 10:42:57)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a4f1a4f3a1f2f3b2a3f7e2fef1)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1559058177814 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1559058177815 2019.05.28 10:42:57)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e3b6e2b0b6b4e2f4e5b4f2b9b6)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000060 55 5124          1559058177871 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1559058177872 2019.05.28 10:42:57)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12471714134512074416111d544816)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000054 55 2110          1559058177937 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1559058177938 2019.05.28 10:42:57)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 50055653540703465704160a05)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000048 55 2665          1559058177991 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1559058177992 2019.05.28 10:42:57)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8edb8b81d8d98e9bd8888c8b9ed4d6)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000052 55 1792          1559058178044 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1559058178045 2019.05.28 10:42:58)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bde8b8e8eaeabda8e8b2f9e6e9)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000048 55 1948          1559058178101 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1559058178102 2019.05.28 10:42:58)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fca9f9adacabfce9aef8eaa6a4)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000052 55 1918          1559058178151 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1559058178152 2019.05.28 10:42:58)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a7f282f787d2a3f782b39717e)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(7)(8)(2)(3)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000057 55 1624          1559058178210 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1559058178211 2019.05.28 10:42:58)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 693c6b68633e697c3b6d7a336e)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(4)(6)(7)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000047 55 1942          1559058178262 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1559058178263 2019.05.28 10:42:58)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 98cd9a9693cf988dcacc8ec3cd)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000065 55 2151          1559058178317 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1559058178318 2019.05.28 10:42:58)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d682d084d58185c0ddd6c58d83)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2)(3)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000049 55 2113          1559058178366 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058178367 2019.05.28 10:42:58)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 05510203055256130e05165e50)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(5)(6)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000053 55 3372          1559058178423 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1559058178424 2019.05.28 10:42:58)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 4316124145144355104651191b)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(7)(8)(9)(10)(5))(_sensitivity(1))(_read(7)(8)(9)(10)(11)(0)(2)(3)(4)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000053 55 2797          1559058178486 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1559058178487 2019.05.28 10:42:58)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 82d6848d80d5df97d78491d880)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(1)(6(_index 10))))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(2)(7(_range 11))))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000049 55 1991          1559058178544 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1559058178545 2019.05.28 10:42:58)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b0e4b6e5b9e7b0a6b7b2a4ebe3)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)(3)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000049 55 2285          1559058178594 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058178595 2019.05.28 10:42:58)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code efbbe8bcbcb8bcf9e4b9fcb4ba)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1954          1559058178646 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1559058178647 2019.05.28 10:42:58)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1e4b1e1848491e0b4c4a084419)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000053 55 3430          1559058178697 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1559058178698 2019.05.28 10:42:58)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c19494e491b4d5b4b4f5e164b)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(1)(3)(4)(5)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000051 55 4876          1559058178745 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1559058178746 2019.05.28 10:42:58)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b2f797a7f2d2f6e2e2d68202a)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000048 55 4015          1559058178808 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1559058178809 2019.05.28 10:42:58)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code baeebfefeeedbaacb8b5aee0bd)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000056 55 13463         1559058178869 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1559058178870 2019.05.28 10:42:58)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code f8adfda8a6aff9eff4a9eaa2ff)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 13903         1559058178931 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058178932 2019.05.28 10:42:58)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 36633533316066203e31756c31)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 9 -1
	)
)
I 000063 55 3666          1559058178993 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559058178994 2019.05.28 10:42:58)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 752074757322756023727677642e20)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 390 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000059 55 13903         1559058179073 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058179074 2019.05.28 10:42:59)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c396c096c19593d5cbc48099c4)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 5))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 9 -1
	)
)
I 000059 55 14021         1559058336784 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058336785 2019.05.28 10:45:36)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d8dc8a8ad18e88ce88d99b82df)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 9))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
			(DEBUG(_architecture 5 0 169 (_process (_simple)(_target(26))(_sensitivity(1)(27))(_read(37)(38)(39)(40)(41)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 10 -1
	)
)
I 000059 55 14021         1559058399127 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058399128 2019.05.28 10:46:39)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 5a5e5d590a0c0a4c0a5919005d)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 9))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
			(DEBUG(_architecture 5 0 169 (_process (_simple)(_target(26))(_sensitivity(1)(27))(_read(37)(38)(39)(40)(41)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 10 -1
	)
)
I 000055 55 2021          1559058400378 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1559058400379 2019.05.28 10:46:40)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 494d434b411f1e5f4e1a0f131c)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
I 000049 55 2071          1559058400445 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1559058400446 2019.05.28 10:46:40)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 888c8386d6df899f8edf99d2dd)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
I 000054 55 2110          1559058400501 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1559058400502 2019.05.28 10:46:40)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b7b3bae3b4e0e4a1b0e3f1ede2)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
I 000057 55 1624          1559058400552 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1559058400553 2019.05.28 10:46:40)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f5f1fba4f3a2f5e0a7f1e6aff2)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(6)(5))(_sensitivity(6)(7)(2)(3)(4)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
I 000052 55 1792          1559058400606 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1559058400607 2019.05.28 10:46:40)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 24202b2123732431712b607f70)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
I 000063 55 3666          1559058400663 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559058400664 2019.05.28 10:46:40)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 62666d636335627734656160733937)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 390 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
I 000060 55 5124          1559058400728 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1559058400729 2019.05.28 10:46:40)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1a5aef7a3f6a1b4f7a5a2aee7fba5)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
I 000052 55 1918          1559058400791 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1559058400792 2019.05.28 10:46:40)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfdbd08c8a88dfca8ddecc848b)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(2)(3)(7)(8)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
I 000049 55 1954          1559058400848 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1559058400849 2019.05.28 10:46:40)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1d194a1b4a4a1d084f490b471a)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
I 000048 55 1948          1559058400899 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1559058400900 2019.05.28 10:46:40)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c481b4f1c1b4c591e485a1614)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
I 000053 55 3372          1559058400956 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1559058400957 2019.05.28 10:46:40)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 8b8f8e85dcdc8b9dd88e99d1d3)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(7)(8)(9)(10)(5))(_sensitivity(1))(_read(7)(8)(9)(10)(11)(0)(2)(3)(4)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
I 000065 55 2151          1559058401016 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1559058401017 2019.05.28 10:46:41)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b9bceaedb5eeeaafb2b9aae2ec)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
I 000047 55 1942          1559058401065 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1559058401066 2019.05.28 10:46:41)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f8fcafa9f3aff8edaaaceea3ad)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
I 000049 55 2285          1559058401125 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058401126 2019.05.28 10:46:41)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 27227723257074312c71347c72)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(4)(5))(_sensitivity(2)(3)(6)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
I 000049 55 1991          1559058401180 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1559058401181 2019.05.28 10:46:41)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 65603464693265736267713e36)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)(3)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
I 000053 55 2797          1559058401236 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1559058401237 2019.05.28 10:46:41)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code a3a6f2f5a0f4feb6f6a5b0f9a1)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(1)(6(_index 10))))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(2)(7(_range 11))))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
I 000049 55 2113          1559058401288 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559058401289 2019.05.28 10:46:41)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d2d78280d58581c4d9d2c18987)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
I 000048 55 2665          1559058401343 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1559058401344 2019.05.28 10:46:41)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 010554060356011457070304115b59)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sensitivity(2)(3)(4)(5)(6)(15)(16)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
I 000053 55 3430          1559058401400 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1559058401401 2019.05.28 10:46:41)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3f3b6f3a3f683e28383c2d6538)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(7)(8)(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
I 000048 55 4015          1559058401455 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1559058401456 2019.05.28 10:46:41)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7e7b2e7e2e297e687c716a2479)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
I 000051 55 4876          1559058401512 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1559058401513 2019.05.28 10:46:41)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada8fafaaffbf9b8f8fbbef6fc)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
I 000056 55 13463         1559058401568 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1559058401569 2019.05.28 10:46:41)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code ebefbbb8efbceafce7baf9b1ec)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
I 000059 55 14021         1559058401631 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058401632 2019.05.28 10:46:41)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 292d792d217f793f792a6a732e)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 9))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 142 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
			(DEBUG(_architecture 5 0 169 (_process (_simple)(_target(26))(_sensitivity(1)(27))(_read(37)(38)(39)(40)(41)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 10 -1
	)
)
I 000059 55 14021         1559058803005 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559058803006 2019.05.28 10:53:23)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 080a580e015e581e580b4b520f)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 9))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 143 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
			(DEBUG(_architecture 5 0 169 (_process (_simple)(_target(26))(_sensitivity(1)(27))(_read(37)(38)(39)(40)(41)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 10 -1
	)
)
V 000055 55 2021          1559059458854 base_de_tiempo
(_unit VHDL (base_de_tiempo 0 7 (base_de_tiempo 0 22 ))
	(_version v147)
	(_time 1559059458855 2019.05.28 11:04:18)
	(_source (\./src/base_de_tiempo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eceebbbfbebabbfaebbfaab6b9)
	(_entity
		(_time 1558994092984)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \10\ (_entity ((i 10)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in )(_event))))
		(_port (_internal STTB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal EOBT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_architecture (_uni (_code 5)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(6)(4))(_sensitivity(5)(2))(_read(3)))))
			(line__42(_architecture 1 0 42 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . base_de_tiempo 6 -1
	)
)
V 000049 55 2071          1559059458920 contador
(_unit VHDL (contador_ascendente_hold_clear 0 6 (contador 0 18 ))
	(_version v147)
	(_time 1559059458921 2019.05.28 11:04:18)
	(_source (\./src/contador_ascendente_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2b297e2f2f7c2a3c2d7c3a717e)
	(_entity
		(_time 1558994093051)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 8 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(3)(4))(_sensitivity(2)(5)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . contador 4 -1
	)
)
V 000054 55 2110          1559059458970 EDGE_DETECTOR
(_unit VHDL (edge_detector 0 4 (edge_detector 0 18 ))
	(_version v147)
	(_time 1559059458971 2019.05.28 11:04:18)
	(_source (\./src/edge_detector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696b3a69643e3a7f6e3d2f333c)
	(_entity
		(_time 1558994093116)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ((i 0))))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 0)))(_event))))
		(_port (_internal X ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 0))))))
		(_port (_internal F_H ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal R_H ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal F_L ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal R_L ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_signal (_internal Q ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal P ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0)(1)(2))(_read(7)(10)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(4))(_sensitivity(7)(8)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(3))(_sensitivity(7)(8)))))
			(line__42(_architecture 3 0 42 (_assignment (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__43(_architecture 4 0 43 (_assignment (_simple)(_target(6))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . EDGE_DETECTOR 5 -1
	)
)
V 000057 55 1624          1559059459020 FSM_CONTROL_PICO
(_unit VHDL (fsm_control_pico 0 28 (fsm_control_pico 0 41 ))
	(_version v147)
	(_time 1559059459021 2019.05.28 11:04:19)
	(_source (\./src/fsm_control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 989ac89693cf988dca9c8bc29f)
	(_entity
		(_time 1558994093168)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 42 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 43 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 43 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(6)(5))(_sensitivity(6)(7)(2)(3)(4)))))
			(secuencial(_architecture 1 0 84 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . FSM_CONTROL_PICO 2 -1
	)
)
V 000052 55 1792          1559059459070 FSM_MUESTRA
(_unit VHDL (fsm_muestra 0 28 (fsm_muestra 0 40 ))
	(_version v147)
	(_time 1559059459071 2019.05.28 11:04:19)
	(_source (\./src/fsm_muestra.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c59793c390c7d292c8839c93)
	(_entity
		(_time 1558994093283)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 41 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 42 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 42 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 45 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 75 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_MUESTRA 2 -1
	)
)
V 000063 55 3666          1559059459123 FSM_DATALOGGER_IPC_V23
(_unit VHDL (fsm_datalogger_ipc_v23 0 28 (fsm_datalogger_ipc_v23 0 53 ))
	(_version v147)
	(_time 1559059459124 2019.05.28 11:04:19)
	(_source (\./src/FSM_DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f5f7a5a4f3a2f5e0a3f2f6f7e4aea0)
	(_entity
		(_time 1559052373373)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP_P1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_P2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_P3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal EOP_P4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 55 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 59 (_process (_simple)(_target(18)(10)(11)(12)(13)(14)(15)(16)(17))(_sensitivity(18)(19)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(secuencial(_architecture 1 0 390 (_process (_simple)(_target(19))(_sensitivity(0)(1))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 2 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(33751555 3 )
		(50528771 2 )
		(50528771 3 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686275 2 )
	)
	(_model . FSM_DATALOGGER_IPC_V23 2 -1
	)
)
V 000060 55 5124          1559059459184 FSM_CONTROL_AREA_V9
(_unit VHDL (fsm_control_area_v9 0 28 (fsm_control_area_v9 0 64 ))
	(_version v147)
	(_time 1559059459185 2019.05.28 11:04:19)
	(_source (\./src/FSM_CONTROL_AREA_V9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 34373230336334216230373b726e30)
	(_entity
		(_time 1558995410348)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal IGUAL_40 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal IGUAL_15 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~12 0 44 (_entity (_out ))))
		(_port (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~122 0 47 (_entity (_out ))))
		(_port (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~124 0 49 (_entity (_out ))))
		(_port (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~126 0 52 (_entity (_out ))))
		(_port (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~128 0 54 (_entity (_out ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66 (_architecture (_uni ((_others(i 2)))))))
		(_process
			(combinacional(_architecture 0 0 69 (_process (_simple)(_target(29)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sensitivity(29)(30)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(secuencial(_architecture 1 0 539 (_process (_simple)(_target(30))(_sensitivity(0)(1))(_read(29)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 2 )
		(33686018 3 )
		(50463234 2 )
		(50463234 3 )
		(33751554 2 )
		(33751554 3 )
		(50528770 2 )
		(50528770 3 )
		(33686274 2 )
		(33686274 3 )
		(50463490 2 )
		(50463490 3 )
		(33751810 2 )
		(33751810 3 )
		(50529026 2 )
		(50529026 3 )
		(33686019 3 )
		(50463235 2 )
		(50463235 3 )
		(33751555 2 )
		(771 )
		(514 )
		(770 )
		(33686019 2 )
		(33751555 3 )
	)
	(_model . FSM_CONTROL_AREA_V9 2 -1
	)
)
V 000052 55 1918          1559059459248 FSM_SUMADOR
(_unit VHDL (fsm_sumador 0 28 (fsm_sumador 0 42 ))
	(_version v147)
	(_time 1559059459249 2019.05.28 11:04:19)
	(_source (\./src/fsm_sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 72717472732572672073612926)
	(_entity
		(_time 1558994093390)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 (_to (i 0)(i 5)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(2)(3)(7)(8)))))
			(secuencial(_architecture 1 0 88 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_SUMADOR 2 -1
	)
)
V 000049 55 1954          1559059459296 FSM_VOUT
(_unit VHDL (fsm_vout 0 28 (fsm_vout 0 42 ))
	(_version v147)
	(_time 1559059459297 2019.05.28 11:04:19)
	(_source (\./src/fsm_vout.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1a2a7f7a3f6a1b4f3f5b7fba6)
	(_entity
		(_time 1558994990698)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_VOUT 2 -1
	)
)
V 000048 55 1948          1559059459346 FSM_VIN
(_unit VHDL (fsm_vin 0 28 (fsm_vin 0 42 ))
	(_version v147)
	(_time 1559059459347 2019.05.28 11:04:19)
	(_source (\./src/fsm_vin.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dfdcd98c8a88dfca8ddbc98587)
	(_entity
		(_time 1558994990633)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(4)(7)(8)))))
			(secuencial(_architecture 1 0 85 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VIN 2 -1
	)
)
V 000053 55 3372          1559059459398 MEMORIA_FIFO
(_unit VHDL (memoria_fifo 0 30 (memoria_fifo 0 48 ))
	(_version v147)
	(_time 1559059459399 2019.05.28 11:04:19)
	(_source (\./src/memoria_fifo.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std))(ieee(math_real)))
	(_parameters dbg)
	(_code 0e0d5b085e590e185d0b1c5456)
	(_entity
		(_time 1558994093445)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 32 \32\ (_entity ((i 32)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 33 \32\ (_entity ((i 32)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal WR_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_port (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal RD_DATA ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 41 (_entity (_out (_code 6)))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal FIFO 0 50 (_array ~STD_LOGIC_VECTOR{n-1~downto~0}~13 ((_to (i 0)(c 8))))))
		(_signal (_internal FIFO_DATA FIFO 0 51 (_architecture (_uni (_code 9)))))
		(_type (_internal ~INTEGER~range~0~to~m-1~131 0 52 (_scalar (_to (i 0)(c 10)))))
		(_signal (_internal WR_INDEX ~INTEGER~range~0~to~m-1~131 0 52 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~m-1~132 0 53 (_scalar (_to (i 0)(c 11)))))
		(_signal (_internal RD_INDEX ~INTEGER~range~0~to~m-1~132 0 53 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~-2~to~m+2~13 0 54 (_scalar (_to (i -2)(c 12)))))
		(_signal (_internal FIFO_COUNT ~INTEGER~range~-2~to~m+2~13 0 54 (_architecture (_uni ((i 0))))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal EMPTY1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 2))))))
		(_process
			(CONTROL(_architecture 0 0 60 (_process (_simple)(_target(7)(8)(9)(10)(5))(_sensitivity(1))(_read(7)(8)(9)(10)(11)(0)(2)(3)(4)))))
			(line__105(_architecture 1 0 105 (_assignment (_simple)(_alias((EMPTY)(EMPTY1)))(_target(6))(_sensitivity(12)))))
			(line__106(_architecture 2 0 106 (_assignment (_simple)(_target(11))(_sensitivity(10)))))
			(line__107(_architecture 3 0 107 (_assignment (_simple)(_target(12))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_model . MEMORIA_FIFO 13 -1
	)
)
V 000065 55 2151          1559059459453 REGISTRO_CORRIMIENTO_IZQ
(_unit VHDL (registro_corrimiento_izq 0 28 (registro_corrimiento_izq 0 43 ))
	(_version v147)
	(_time 1559059459454 2019.05.28 11:04:19)
	(_source (\./src/registro_corrimiento_izq.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 3d3f3e386c6a6e2b363d2e6668)
	(_entity
		(_time 1558994093497)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal HAB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal DATO_IN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DATO_OUT ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 4)))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 44 (_architecture (_uni (_code 5)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_process
			(Combinacional(_architecture 0 0 47 (_process (_simple)(_target(4)(6))(_sensitivity(2)(3)(5)))))
			(secuencial(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . REGISTRO_CORRIMIENTO_IZQ 7 -1
	)
)
V 000047 55 1942          1559059459518 FSM_VT
(_unit VHDL (fsm_vt 0 28 (fsm_vt 0 42 ))
	(_version v147)
	(_time 1559059459519 2019.05.28 11:04:19)
	(_source (\./src/fsm_vt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8b888c84dadc8b9ed9df9dd0de)
	(_entity
		(_time 1558994990803)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 43 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 44 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 44 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 47 (_process (_simple)(_target(7)(5)(6))(_sensitivity(7)(8)(2)(3)(4)))))
			(secuencial(_architecture 1 0 94 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(770 )
		(514 )
	)
	(_model . FSM_VT 2 -1
	)
)
V 000049 55 2285          1559059459569 Registro
(_unit VHDL (registro_paralelo_hold_clear 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559059459570 2019.05.28 11:04:19)
	(_source (\./src/registro_paralelo_hold_clear.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code bab8b9eeeeede9acb1eca9e1ef)
	(_entity
		(_time 1558994093598)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(6)(2)(3)))))
			(secuencial(_architecture 1 0 34 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(770 )
	)
	(_model . Registro 8 -1
	)
)
V 000049 55 1991          1559059459621 TimeBase
(_unit VHDL (symetric_timebase 0 5 (timebase 0 18 ))
	(_version v147)
	(_time 1559059459622 2019.05.28 11:04:19)
	(_source (\./src/symetric_timebase.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e9ebebbbe9bee9ffeeebfdb2ba)
	(_entity
		(_time 1558994093701)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal Count ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal TBB ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_process
			(divisor_frecuencia(_architecture 0 0 22 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_read(5)(6)(3)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((TB)(TBB)))(_target(4))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TimeBase 4 -1
	)
)
V 000053 55 2797          1559059459675 SPI_SLAVE_V4
(_unit VHDL (spi_slave_v4 0 29 (spi_slave_v4 0 43 ))
	(_version v147)
	(_time 1559059459676 2019.05.28 11:04:19)
	(_source (\./src/spi_slave_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 2725262220707a327221347d25)
	(_entity
		(_time 1558994990909)
	)
	(_object
		(_generic (_internal breite ~extSTD.STANDARD.NATURAL 0 30 \8\ (_entity ((i 8)))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{breite-1~downto~0}~12 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{breite-1~downto~0}~122 0 36 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_signal (_internal dinsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 44 (_architecture (_uni ))))
		(_signal (_internal doutsr ~STD_LOGIC_VECTOR{breite-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{dinsr'left-1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{doutsr'left-1~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(6(_range 9))))))
			(line__56(_architecture 1 0 56 (_assignment (_simple)(_target(3))(_sensitivity(6(_index 10))(1)))))
			(line__59(_architecture 2 0 59 (_process (_simple)(_target(7))(_sensitivity(0))(_read(7(_range 11))(2)))))
			(line__66(_architecture 3 0 66 (_process (_simple)(_target(4))(_sensitivity(1))(_read(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SPI_SLAVE_V4 12 -1
	)
)
V 000049 55 2113          1559059459732 Registro
(_unit VHDL (registro_paralelo_hold 0 5 (registro 0 18 ))
	(_version v147)
	(_time 1559059459733 2019.05.28 11:04:19)
	(_source (\./src/registro_paralelo_hold.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 56545655550105405d56450d03)
	(_entity
		(_time 1558994093546)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 14 (_entity (_out (_code 4)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal Qn ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 6)))))
		(_signal (_internal Qp ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 19 (_architecture (_uni (_code 7)))))
		(_process
			(combinacional(_architecture 0 0 21 (_process (_simple)(_target(5)(4))(_sensitivity(5)(6)(2)(3)))))
			(secuencial(_architecture 1 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Registro 8 -1
	)
)
V 000048 55 2665          1559059459782 FSM_SPI
(_unit VHDL (fsm_spi 0 28 (fsm_spi 0 50 ))
	(_version v147)
	(_time 1559059459783 2019.05.28 11:04:19)
	(_source (\./src/fsm_spi.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9497909a93c39481c292969184cecc)
	(_entity
		(_time 1558994093335)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38 (_entity (_out ))))
		(_port (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal FSM_STATES 0 51 (_enum1 s0 s1 s2 s3 s4 s5 s6 s7 s8 s9 s10 s11 s12 s13 s14 s15 s16 (_to (i 0)(i 16)))))
		(_signal (_internal Qn FSM_STATES 0 52 (_architecture (_uni ))))
		(_signal (_internal Qp FSM_STATES 0 52 (_architecture (_uni ))))
		(_process
			(combinacional(_architecture 0 0 55 (_process (_simple)(_target(15)(7)(8)(9)(10)(11)(12)(13)(14))(_sensitivity(15)(16)(2)(3)(4)(5)(6)))))
			(secuencial(_architecture 1 0 292 (_process (_simple)(_target(16))(_sensitivity(0)(1))(_read(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(514 )
		(770 )
	)
	(_model . FSM_SPI 2 -1
	)
)
V 000053 55 3430          1559059459839 CONTROL_PICO
(_unit VHDL (control_pico 0 28 (control_pico 0 42 ))
	(_version v147)
	(_time 1559059459840 2019.05.28 11:04:19)
	(_source (\./src/control_pico.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c3c0c2969694c2d4c4c0d199c4)
	(_entity
		(_time 1558994093111)
	)
	(_instantiation A0 0 54 (_entity . fsm_muestra)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI)(EOP_SPI_R))
			((OPC_MUESTRA)(OPC_MUESTRA))
		)
	)
	(_instantiation A1 0 55 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MUESTRA))
			((Q)(MUESTRA))
		)
	)
	(_instantiation A2 0 56 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_PICO))
			((D)(MUESTRA))
			((Q)(PICO))
		)
	)
	(_instantiation A3 0 57 (_entity . fsm_control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((IGUAL_15mV)(IGUAL_15mV))
			((PEAK)(PEAK))
			((EN_PICO)(EN_PICO))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in )(_event))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DATO_MAC ~STD_LOGIC_VECTOR{11~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_port (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~12 0 36 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal COMP ~STD_LOGIC_VECTOR{11~downto~0}~13 0 45 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal PEAK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal EN_PICO ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_process
			(line__59(_architecture 0 0 59 (_process (_simple)(_target(7)(8))(_sensitivity(7)(8)(1)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . CONTROL_PICO 1 -1
	)
)
V 000048 55 4015          1559059459893 SUMADOR
(_unit VHDL (sumador 0 29 (sumador 0 47 ))
	(_version v147)
	(_time 1559059459894 2019.05.28 11:04:19)
	(_source (\./src/sumador.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0103010605560117030e155b06)
	(_entity
		(_time 1558994093647)
	)
	(_instantiation U1 0 76 (_entity . registro_paralelo_hold_clear)
		(_generic
			((n)(_code 4))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(H1))
			((D)(Z3))
			((Q)(Z4))
		)
	)
	(_instantiation U2 0 77 (_entity . registro_paralelo_hold)
		(_generic
			((n)(_code 5))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H2))
			((D)(Z4))
			((Q)(Y1))
		)
	)
	(_instantiation U3 0 78 (_entity . fsm_sumador)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_S)(STP_S))
			((STOP_S)(STOP_S))
			((H1)(H1))
			((H2)(H2))
			((EOP_S)(EOP_S))
		)
	)
	(_object
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 31 \12\ (_entity ((i 12)))))
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 32 \12\ (_entity ((i 12)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal STP_S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STOP_S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal X ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 39 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{n+m-1~downto~0}~12 0 40 (_entity (_out (_code 8)))))
		(_port (_internal EOP_S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal Z1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 50 (_architecture (_uni (_code 10)))))
		(_signal (_internal Z3 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 52 (_architecture (_uni (_code 11)))))
		(_signal (_internal Z4 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 55 (_architecture (_uni (_code 12)))))
		(_signal (_internal Y1 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 58 (_architecture (_uni (_code 13)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal H1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal H2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal Z2 ~STD_LOGIC_VECTOR{n+m-1~downto~0}~13 0 65 (_architecture (_uni (_code 14)))))
		(_type (_internal ~STD_LOGIC_VECTOR{n+m-1~downto~n}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(c 16))))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_process
			(line__70(_architecture 0 0 70 (_assignment (_simple)(_target(8))(_sensitivity(9)(13)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(13(_range 18))))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(13(_range 19)))(_sensitivity(4)))))
			(line__82(_architecture 3 0 82 (_assignment (_simple)(_target(5))(_sensitivity(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . SUMADOR 20 -1
	)
)
V 000051 55 4876          1559059459945 TOP_SPI_V4
(_unit VHDL (top_spi_v4 0 28 (top_spi_v4 0 44 ))
	(_version v147)
	(_time 1559059459946 2019.05.28 11:04:19)
	(_source (\./src/top_spi_v4.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30323735666664256566236b61)
	(_entity
		(_time 1558994093754)
	)
	(_instantiation A0 0 74 (_entity . symetric_timebase)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((EN)(STP_TB))
			((Count)(_string \"11011"\))
			((TB)(TB))
		)
	)
	(_instantiation A1 0 76 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(TB))
			((F_H)(F_TB))
			((R_H)(R_TB))
		)
	)
	(_instantiation A2 0 77 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC))
			((Q)(Q))
		)
	)
	(_instantiation A3 0 78 (_entity . registro_corrimiento_izq)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((HAB)(H))
			((DATO_IN)(SD0))
			((DATO_OUT)(DATO_SPI))
		)
	)
	(_instantiation A4 0 79 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(H1))
			((D)(DATO_SPI))
			((Q)(DOUT))
		)
	)
	(_instantiation A5 0 81 (_entity . fsm_spi)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((IGUAL17)(IGUAL17))
			((F_TB)(F_TB))
			((R_TB)(R_TB))
			((EOP_BT)(EOP_BT))
			((SDI)(SDI))
			((OPC)(OPC))
			((H)(H))
			((H1)(H1))
			((CS)(CS))
			((EOP_SPI)(EOP_SPI))
			((STP_TB)(STP_TB))
			((STP_BT)(STP_BT))
		)
	)
	(_instantiation A6 0 82 (_entity . base_de_tiempo)
		(_generic
			((n)((i 5)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP_BT))
			((C)(_string \"11001"\))
			((EOBT)(EOP_BT))
		)
	)
	(_object
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DOUT ~STD_LOGIC_VECTOR{11~downto~0}~12 0 37 (_entity (_out ))))
		(_port (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_signal (_internal TB ~extieee.std_logic_1164.STD_LOGIC 0 47 (_architecture (_uni ))))
		(_signal (_internal STP_TB ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal F_TB ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal R_TB ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC ~STD_LOGIC_VECTOR{1~downto~0}~13 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal H ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal H1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal IGUAL17 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal STP_BT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_BT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((SCLK)(TB)))(_target(4))(_sensitivity(9)))))
			(line__80(_architecture 1 0 80 (_assignment (_simple)(_target(18))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686019 2 )
	)
	(_model . TOP_SPI_V4 2 -1
	)
)
V 000056 55 13463         1559059459999 CONTROL_AREA_V9
(_unit VHDL (control_area_v9 0 30 (control_area_v9 0 54 ))
	(_version v147)
	(_time 1559059460000 2019.05.28 11:04:19)
	(_source (\./src/control_area_v9.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(numeric_std)))
	(_parameters dbg)
	(_code 6f6c6f6f6f386e78633e7d3568)
	(_entity
		(_time 1558994093105)
	)
	(_instantiation A0 0 127 (_entity . base_de_tiempo)
		(_generic
			((n)((i 16)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STTB)(STP))
			((C)(_string \"0000001111100111"\))
			((EOBT)(STP_SPI))
		)
	)
	(_instantiation A1 0 128 (_entity . top_spi_v4)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP_SPI)(STP_SPI))
			((SD0)(SD0))
			((SCLK)(SCLK))
			((SDI)(SDI))
			((CS)(CS))
			((DOUT)(DATO_SPI))
			((EOP_SPI)(EOP_SPI))
		)
	)
	(_instantiation A2 0 129 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(EOP_SPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(EOP_SPI_R))
		)
	)
	(_instantiation A3 0 132 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 12)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_PROM))
			((STOP_S)(STOP_PROM))
			((X)(DATO_SPI))
			((Y)(PROMEDIO))
			((EOP_S)(EOP_SUM_PROM))
		)
	)
	(_instantiation A4 0 133 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 9)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_PROM))
			((Q)(PROM_512))
		)
	)
	(_instantiation A5 0 139 (_entity . sumador)
		(_generic
			((n)((i 12)))
			((m)((i 20)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((STP_S)(STP_AREA))
			((STOP_S)(STOP_AREA))
			((X)(DATO_SPI))
			((Y)(AREA))
			((EOP_S)(EOP_AREA))
		)
	)
	(_instantiation A6 0 140 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 12)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_CURVA))
			((Q)(CURVA))
		)
	)
	(_instantiation A7 0 144 (_entity . memoria_fifo)
		(_generic
			((n)((i 152)))
			((m)((i 16)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((WR_EN)(WR_EN))
			((WR_DATA)(DATO_WRITE))
			((RD_EN)(RD_EN))
			((RD_DATA)(FIFO_DATA))
			((EMPTY)(EMPTY))
		)
	)
	(_instantiation A8 0 148 (_entity . control_pico)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_15mV)(IGUAL_15mV))
			((DATO_MAC)(DATO_SPI))
			((PICO)(PICO))
		)
	)
	(_instantiation A9 0 151 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_AUTO))
			((Q)(NUM_AUTO))
		)
	)
	(_instantiation A10 0 152 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_AUTO))
			((D)(NUM_AUTO))
			((Q)(AUTO))
		)
	)
	(_instantiation A11 0 155 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_EJE))
			((Q)(NUM_EJE))
		)
	)
	(_instantiation A12 0 156 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJE))
			((D)(NUM_EJE))
			((Q)(EJE))
		)
	)
	(_instantiation A13 0 157 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 8)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_EJES))
			((D)(NUM_EJE))
			((Q)(NUM_EJES))
		)
	)
	(_instantiation A14 0 160 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_MA))
			((Q)(NUM_MA))
		)
	)
	(_instantiation A15 0 161 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 24)))
		)
		(_port
			((RST)(RST_FIFO))
			((CLK)(CLK))
			((H)(EN_MA))
			((D)(NUM_MA))
			((Q)(MUESTRAS_AREA))
		)
	)
	(_instantiation A16 0 166 (_entity . fsm_control_area_v9)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_SPI_R)(EOP_SPI_R))
			((IGUAL_PROM)(IGUAL_PROM))
			((EOP_SUM_PROM)(EOP_SUM_PROM))
			((IGUAL_40)(IGUAL_40mV))
			((IGUAL_15)(IGUAL_15mV))
			((IGUAL_CURVA)(IGUAL_CURVA))
			((EOP_AREA)(EOP_AREA))
			((EMPTY)(EMPTY))
			((READ)(READ))
			((STP_PROM)(STP_PROM))
			((STOP_PROM)(STOP_PROM))
			((OPC_PROM)(OPC_PROM))
			((STP_AREA)(STP_AREA))
			((STOP_AREA)(STOP_AREA))
			((OPC_MA)(OPC_MA))
			((EN_MA)(EN_MA))
			((OPC_EJE)(OPC_EJE))
			((EN_EJE)(EN_EJE))
			((EN_EJES)(EN_EJES))
			((OPC_AUTO)(OPC_AUTO))
			((EN_AUTO)(EN_AUTO))
			((OPC_CURVA)(OPC_CURVA))
			((WR_EN)(WR_EN))
			((RD_EN)(RD_EN))
			((EOP)(EOP))
			((STATE)(STATE))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 32 \0\ (_entity ((i 0)))))
		(_generic (_internal S ~extSTD.STANDARD.INTEGER 0 33 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal READ ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal RST_FIFO ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal SDI ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CS ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_port (_internal FIFO_DATA ~STD_LOGIC_VECTOR{151~downto~0}~12 0 45 (_entity (_out ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal NUM_EJES ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46 (_entity (_out ((_others(i 2)))))))
		(_port (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DATO_SPI ~STD_LOGIC_VECTOR{11~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal STP_SPI ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal PROMEDIO ~STD_LOGIC_VECTOR{23~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal STP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal STOP_PROM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal EOP_SUM_PROM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_PROM ~STD_LOGIC_VECTOR{1~downto~0}~13 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal PROM_512 ~STD_LOGIC_VECTOR{8~downto~0}~13 0 70 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_AUTO ~STD_LOGIC_VECTOR{1~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 73 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_CURVA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 75 (_architecture (_uni ))))
		(_signal (_internal CURVA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 76 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_EJE ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78 (_architecture (_uni ))))
		(_signal (_internal NUM_EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 79 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MUESTRA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal MUESTRA_PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 82 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRA ~STD_LOGIC_VECTOR{39~downto~0}~13 0 83 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal OPC_MA ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_MA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 86 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal IGUAL_PROM ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal IGUAL_15mV ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal IGUAL_40mV ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal IGUAL_CURVA ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal EOP_SPI_R ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal AREA ~STD_LOGIC_VECTOR{31~downto~0}~13 0 98 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal STP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal STOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal EOP_AREA ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal DATO_SUMA ~STD_LOGIC_VECTOR{11~downto~0}~13 0 102 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal AUTO ~STD_LOGIC_VECTOR{7~downto~0}~13 0 104 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal MUESTRAS_AREA ~STD_LOGIC_VECTOR{23~downto~0}~13 0 105 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal EJE ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal CARRIL ~STD_LOGIC_VECTOR{7~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal SENSOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 108 (_architecture (_uni ))))
		(_signal (_internal PICO ~STD_LOGIC_VECTOR{39~downto~0}~13 0 109 (_architecture (_uni ((_others(i 2)))))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_WRITE ~STD_LOGIC_VECTOR{151~downto~0}~13 0 110 (_architecture (_uni ((_others(i 2)))))))
		(_signal (_internal DATO_READ ~STD_LOGIC_VECTOR{151~downto~0}~13 0 113 (_architecture (_uni ))))
		(_signal (_internal WR_EN ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal RD_EN ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal EN_MA ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal EN_EJE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal EN_AUTO ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal EN_EJES ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_process
			(line__134(_architecture 0 0 134 (_assignment (_simple)(_target(33))(_sensitivity(21)))))
			(line__137(_architecture 1 0 137 (_assignment (_simple)(_target(34))(_sensitivity(13)))))
			(line__138(_architecture 2 0 138 (_assignment (_simple)(_target(35))(_sensitivity(13)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_target(36))(_sensitivity(25)))))
			(line__145(_architecture 4 0 145 (_assignment (_simple)(_alias((DATO_WRITE)(CARRIL)(SENSOR)(AUTO)(EJE)(AREA)(MUESTRAS_AREA)(PROMEDIO)(PICO)))(_target(49))(_sensitivity(16)(38)(43)(44)(45)(46)(47)(48)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_target(46)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_target(47)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(50529027 50529027 3 )
		(33686018 50463234 50528770 )
		(33686018 50528770 33751554 )
		(50463234 50529027 50529027 )
	)
	(_model . CONTROL_AREA_V9 7 -1
	)
)
V 000059 55 14021         1559059460054 DATALOGGER_IPC_V23
(_unit VHDL (datalogger_ipc_v23 0 28 (datalogger_ipc_v23 0 66 ))
	(_version v147)
	(_time 1559059460055 2019.05.28 11:04:20)
	(_source (\./src/DATALOGGER_IPC_V23.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9d9e9a92c8cbcd8bcd9edec79a)
	(_entity
		(_time 1558993390573)
	)
	(_instantiation A0 0 120 (_entity . control_area_v9)
		(_generic
			((C)(_code 6))
			((S)((i 0)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P1))
			((READ)(READ1))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P1))
			((SDI)(SDI_P1))
			((CS)(CS_P1))
			((FIFO_DATA)(DATO_S1))
			((NUM_EJES)(NUM_EJES_P1))
			((EOP)(EOP_S1))
			((STATE)(STATE_S1))
		)
	)
	(_instantiation A1 0 121 (_entity . control_area_v9)
		(_generic
			((C)(_code 7))
			((S)((i 1)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P2))
			((READ)(READ2))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P2))
			((SDI)(SDI_P2))
			((CS)(CS_P2))
			((FIFO_DATA)(DATO_S2))
			((NUM_EJES)(NUM_EJES_P2))
			((EOP)(EOP_S2))
			((STATE)(STATE_S2))
		)
	)
	(_instantiation A2 0 122 (_entity . control_area_v9)
		(_generic
			((C)(_code 8))
			((S)((i 2)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P3))
			((READ)(READ3))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P3))
			((SDI)(SDI_P3))
			((CS)(CS_P3))
			((FIFO_DATA)(DATO_S3))
			((NUM_EJES)(NUM_EJES_P3))
			((EOP)(EOP_S3))
			((STATE)(STATE_S3))
		)
	)
	(_instantiation A3 0 123 (_entity . control_area_v9)
		(_generic
			((C)(_code 9))
			((S)((i 3)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((SD0)(SD0_P4))
			((READ)(READ4))
			((RST_FIFO)(EOP))
			((SCLK)(SCLK_P4))
			((SDI)(SDI_P4))
			((CS)(CS_P4))
			((FIFO_DATA)(DATO_S4))
			((NUM_EJES)(NUM_EJES_P4))
			((EOP)(EOP_S4))
			((STATE)(STATE_S4))
		)
	)
	(_instantiation A4 0 126 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SS))
			((F_H)(_open))
			((R_H)(SS_R))
			((F_L)(_open))
			((R_L)(_open))
		)
	)
	(_instantiation A5 0 127 (_entity . edge_detector)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((X)(SCLK_RPI))
			((F_H)(_open))
			((R_H)(_open))
			((F_L)(_open))
			((R_L)(SCLK_R))
		)
	)
	(_instantiation A6 0 129 (_entity . spi_slave_v4)
		(_generic
			((breite)((i 168)))
		)
		(_port
			((SCLK)(SCLK_RPI))
			((SS)(SS))
			((MOSI)(MOSI))
			((MISO)(MISO))
			((Dout)(_open))
			((Din)(DATA_MISO))
		)
	)
	(_instantiation A7 0 131 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VIN))
			((Q)(TIEMPO_VIN))
		)
	)
	(_instantiation A8 0 132 (_entity . fsm_vin)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VIN)(EN_VIN))
			((OPC_VIN)(OPC_VIN))
		)
	)
	(_instantiation A9 0 133 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VIN))
			((D)(TIEMPO_VIN))
			((Q)(V_IN))
		)
	)
	(_instantiation A10 0 135 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VOUT))
			((Q)(TIEMPO_VOUT))
		)
	)
	(_instantiation A11 0 136 (_entity . fsm_vout)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VOUT)(EN_VOUT))
			((OPC_VOUT)(OPC_VOUT))
		)
	)
	(_instantiation A12 0 137 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 32)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VOUT))
			((D)(TIEMPO_VOUT))
			((Q)(V_OUT))
		)
	)
	(_instantiation A13 0 139 (_entity . contador_ascendente_hold_clear)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((OPC)(OPC_VT))
			((Q)(TIEMPO_VT))
		)
	)
	(_instantiation A14 0 140 (_entity . fsm_vt)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((LAZO1)(LAZO1))
			((LAZO2)(LAZO2))
			((EOP)(EOP))
			((EN_VT)(EN_VT))
			((OPC_VT)(OPC_VT))
		)
	)
	(_instantiation A15 0 141 (_entity . registro_paralelo_hold)
		(_generic
			((n)((i 40)))
		)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((H)(EN_VT))
			((D)(TIEMPO_VT))
			((Q)(V_T))
		)
	)
	(_instantiation A16 0 143 (_entity . fsm_datalogger_ipc_v23)
		(_port
			((RST)(RST))
			((CLK)(CLK))
			((STP)(STP))
			((EOP_P)(EOP_P))
			((EOP_P1)(EOP_S1))
			((EOP_P2)(EOP_S2))
			((EOP_P3)(EOP_S3))
			((EOP_P4)(EOP_S4))
			((SCLK_R)(SCLK_R))
			((SS_R)(SS_R))
			((READ1)(READ1))
			((READ2)(READ2))
			((READ3)(READ3))
			((READ4)(READ4))
			((RDY)(RDY))
			((CONTROL_P)(CONTROL_P))
			((EOP)(EOP))
			((STATE)(STATE_FSM))
		)
	)
	(_object
		(_generic (_internal C ~extSTD.STANDARD.INTEGER 0 30 \0\ (_entity ((i 0)))))
		(_port (_internal RST ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in )(_event))))
		(_port (_internal LAZO1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal LAZO2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal SD0_P1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal SD0_P2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal SD0_P3 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal SD0_P4 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal MOSI ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal SCLK_RPI ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal SS ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal SCLK_P1 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_port (_internal SDI_P1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
		(_port (_internal CS_P1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
		(_port (_internal SCLK_P2 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal SDI_P2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_port (_internal CS_P2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
		(_port (_internal SCLK_P3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
		(_port (_internal SDI_P3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
		(_port (_internal CS_P3 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
		(_port (_internal SCLK_P4 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
		(_port (_internal SDI_P4 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
		(_port (_internal CS_P4 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
		(_port (_internal RDY ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
		(_port (_internal MISO ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
		(_port (_internal EOP_DATALOGGER ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_port (_internal STATE ~STD_LOGIC_VECTOR{4~downto~0}~12 0 59 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal SENSOR ~STD_LOGIC_VECTOR{2~downto~0}~12 0 60 (_entity (_in ))))
		(_signal (_internal STP ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ1 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ3 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal READ4 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal EOP_P ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal LAZOS ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal EOP ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal CONTROL_P ~STD_LOGIC_VECTOR{2~downto~0}~13 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal STATE_S1 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S2 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S3 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_S4 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_signal (_internal STATE_FSM ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 151)(i 0))))))
		(_signal (_internal DATO_S1 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 76 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal NUM_EJES_P1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 77 (_architecture (_uni ))))
		(_signal (_internal EOP_S1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal DATO_S2 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 79 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 80 (_architecture (_uni ))))
		(_signal (_internal EOP_S2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal DATO_S3 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 82 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 83 (_architecture (_uni ))))
		(_signal (_internal EOP_S3 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal DATO_S4 ~STD_LOGIC_VECTOR{151~downto~0}~13 0 85 (_architecture (_uni ))))
		(_signal (_internal NUM_EJES_P4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 86 (_architecture (_uni ))))
		(_signal (_internal EOP_S4 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal SS_R ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal SCLK_R ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 167)(i 0))))))
		(_signal (_internal DATA_MISO ~STD_LOGIC_VECTOR{167~downto~0}~13 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal OPC_VIN ~STD_LOGIC_VECTOR{1~downto~0}~13 0 98 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal V_IN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 99 (_architecture (_uni ))))
		(_signal (_internal EN_VIN ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VIN ~STD_LOGIC_VECTOR{31~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal OPC_VOUT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 104 (_architecture (_uni ))))
		(_signal (_internal V_OUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 105 (_architecture (_uni ))))
		(_signal (_internal EN_VOUT ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VOUT ~STD_LOGIC_VECTOR{31~downto~0}~13 0 107 (_architecture (_uni ))))
		(_signal (_internal OPC_VT ~STD_LOGIC_VECTOR{1~downto~0}~13 0 110 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 39)(i 0))))))
		(_signal (_internal V_T ~STD_LOGIC_VECTOR{39~downto~0}~13 0 111 (_architecture (_uni ))))
		(_signal (_internal EN_VT ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal TIEMPO_VT ~STD_LOGIC_VECTOR{39~downto~0}~13 0 113 (_architecture (_uni ))))
		(_process
			(line__117(_architecture 0 0 117 (_assignment (_simple)(_target(34))(_sensitivity(2)(3)))))
			(line__118(_architecture 1 0 118 (_assignment (_simple)(_target(28))(_sensitivity(34)))))
			(line__124(_architecture 2 0 124 (_assignment (_simple)(_target(33))(_sensitivity(44)(47)(50)(53)))))
			(line__144(_architecture 3 0 144 (_assignment (_simple)(_alias((EOP_DATALOGGER)(EOP)))(_target(25))(_sensitivity(35)))))
			(combinacional(_architecture 4 0 146 (_process (_simple)(_target(56))(_sensitivity(36)(1))(_read(42)(43)(45)(46)(48)(49)(51)(52)(58)(62)(66)))))
			(DEBUG(_architecture 5 0 169 (_process (_simple)(_target(26))(_sensitivity(1)(27))(_read(37)(38)(39)(40)(41)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . DATALOGGER_IPC_V23 10 -1
	)
)
