<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>TPAUSE
		— Timed PAUSE</title></head><body><header></header><h1>TPAUSE
		— Timed PAUSE</h1>

<table>
<tr>
<th>Opcode / Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>66 0F AE /6 TPAUSE r32, &lt;edx&gt;, &lt;eax&gt;</td>
<td>A</td>
<td>V/V</td>
<td>WAITPKG</td>
<td>Directs the processor to enter an implementation-dependent optimized state until the TSC reaches the value in EDX:EAX.</td></tr></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<sup>1</sup><a class="anchor" href="#instruction-operand-encoding">
			¶
		</a></h2>
<blockquote>
<p>1. The Mod field of the ModR/M byte must have value 11B.</p></blockquote>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>NA</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2 id="description">Description<a class="anchor" href="#description">
			¶
		</a></h2>
<p>TPAUSE instructs the processor to enter an implementation-dependent optimized state. There are two such optimized states to choose from: light-weight power/performance optimized state, and improved power/performance optimized state. The selection between the two is governed by the explicit input register bit[0] source operand.</p>
<p>TPAUSE is available when CPUID.7.0:ECX.WAITPKG[bit 5] is enumerated as 1. TPAUSE may be executed at any privilege level. This instruction’s operation is the same in non-64-bit modes and in 64-bit mode.</p>
<p>Unlike PAUSE, the TPAUSE instruction will not cause an abort when used inside a transactional region, described in the chapter Chapter 16, “Programming with Intel® Transactional Synchronization Extensions,” of the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1</em>.</p>
<p>The input register contains information such as the preferred optimized state the processor should enter as described in the following table. Bits other than bit 0 are reserved and will result in #GP if non-zero.</p>
<figure id="tbl-4-19">
<table>
<tr>
<th>Bit Value</th>
<th>State Name</th>
<th>Wakeup Time</th>
<th>Power Savings</th>
<th>Other Benefits</th></tr>
<tr>
<td>bit[0] = 0</td>
<td>C0.2</td>
<td>Slower</td>
<td>Larger</td>
<td>Improves performance of the other SMT thread(s) on the same core.</td></tr>
<tr>
<td>bit[0] = 1</td>
<td>C0.1</td>
<td>Faster</td>
<td>Smaller</td>
<td>NA</td></tr>
<tr>
<td>bits[31:1]</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>Reserved</td></tr></table>
<figcaption><a href="./TPAUSE.html#tbl-4-19">Table 4-19</a>. TPAUSE Input Register Bit Definitions</figcaption></figure>
<p>The instruction execution wakes up when the time-stamp counter reaches or exceeds the implicit EDX:EAX 64-bit input value.</p>
<p>Prior to executing the TPAUSE instruction, an operating system may specify the maximum delay it allows the processor to suspend its operation. It can do so by writing TSC-quanta value to the following 32-bit MSR (IA32_UMWAIT_CONTROL at MSR index E1H):</p>
<ul>
<li>IA32_UMWAIT_CONTROL[31:2] — Determines the maximum time in TSC-quanta that the processor can reside in either C0.1 or C0.2. A zero value indicates no maximum time. The maximum time value is a 32-bit value where the upper 30 bits come from this field and the lower two bits are zero.</li>
<li>IA32_UMWAIT_CONTROL[1] — Reserved.</li>
<li>IA32_UMWAIT_CONTROL[0] — C0.2 is not allowed by the OS. Value of “1” means all C0.2 requests revert to C0.1.</li></ul>
<p>If the processor that executed a TPAUSE instruction wakes due to the expiration of the operating system time-limit, the instructions sets RFLAGS.CF; otherwise, that flag is cleared.</p>
<p>The following additional events cause the processor to exit the implementation-dependent optimized state: a store to the read-set range within the transactional region, an NMI or SMI, a debug exception, a machine check exception, the BINIT# signal, the INIT# signal, and the RESET# signal.</p>
<p>Other implementation-dependent events may cause the processor to exit the implementation-dependent optimized state proceeding to the instruction following TPAUSE. In addition, an external interrupt causes the processor to exit the implementation-dependent optimized state regardless of whether maskable-interrupts are inhibited (EFLAGS.IF =0). It should be noted that if maskable-interrupts are inhibited execution will proceed to the instruction following TPAUSE.</p>
<h2 id="operation">Operation<a class="anchor" href="#operation">
			¶
		</a></h2>
<pre>os_deadline ← TSC+(IA32_MWAIT_CONTROL[31:2]&lt;&lt;2)
instr_deadline ← UINT64(EDX:EAX)
IF os_deadline &lt; instr_deadline:
    deadline ← os_deadline
    using_os_deadline ← 1
ELSE:
    deadline ← instr_deadline
    using_os_deadline ← 0
WHILE TSC &lt; deadline:
    implementation_dependent_optimized_state(Source register, deadline, IA32_UMWAIT_CONTROL[0])
IF using_os_deadline AND TSC &gt; deadline:
    RFLAGS.CF ← 1
ELSE:
    RFLAGS.CF ← 0
RFLAGS.AF,PF,SF,ZF,OF ← 0
</pre>
<h3 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
			¶
		</a></h3>
<pre>TPAUSE uint8_t _tpause(uint32_t control, uint64_t counter);
</pre>
<h2 class="exceptions" id="numeric-exceptions">Numeric Exceptions<a class="anchor" href="#numeric-exceptions">
			¶
		</a></h2>
<p>None.</p>
<h2 id="exceptions--all-operating-modes-">Exceptions (All Operating Modes)<a class="anchor" href="#exceptions--all-operating-modes-">
			¶
		</a></h2>
<p>#GP(0) If src[31:1] != 0.</p>
<p>If CR4.TSD = 1 and CPL != 0.</p>
<p>#UD If CPUID.7.0:ECX.WAITPKG[bit 5]=0.</p><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
	</p></footer></body></html>
