Charles J. Alpert , Chris Chu , Paul G. Villarrubia, The coming of age of physical synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Michel R. C. M. Berkelaar , Jochen A. G. Jess, Gate sizing in MOS digital circuits with linear programming, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
J. Bhasker , Rakesh Chadha, Static Timing Analysis for Nanometer Designs: A Practical Approach, Springer Publishing Company, Incorporated, 2009
Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]
D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]
Olivier Coudert, Gate sizing for constrained delay/power/area optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.465-472, Dec. 1997[doi>10.1109/92.645073]
J. P. Fishburn and A. E. Dunlop. 1985. TILOS: A posynomial programming approach to transistor sizing. In Proceedings of the International Conference on Computer-Aided Design. 326--328.
Hsinwei Chou , Yu-Hao Wang , Charlie Chung-Ping Chen, Fast and effective gate-sizing with multiple-Vt assignment using generalized Lagrangian Relaxation, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120881]
Jin Hu , Andrew B. Kahng , SeokHyeong Kang , Myung-Chul Kim , Igor L. Markov, Sensitivity-guided metaheuristics for accurate discrete gate sizing, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429428]
Yi-Le Huang , Jiang Hu , Weiping Shi, Lagrangian relaxation for gate implementation selection, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA[doi>10.1145/1960397.1960436]
Andrew B. Kahng , Jens Lienig , Igor L. Markov , Jin Hu, VLSI Physical Design: From Graph Partitioning to Timing Closure, Springer Publishing Company, Incorporated, 2011
K. Kasamsetty , M. Ketkar , S. S. Sapatnekar, A new class of convex functions for delay modeling and its application to the transistor sizing problem [CMOS gates], IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.7, p.779-788, November 2006[doi>10.1109/43.851993]
J. Lee and P. Gupta. 2010. Incremental gate sizing for late process changes. In Proceedings of the International Conference on Computer Design. 215--221.
J. Lee and P. Gupta. 2012. Discrete Circuit Optimization: Library Based Gate Sizing and Threshold Voltage Assignment. Now Publishers.
W. Li. 1993. Strongly np-hard discrete gate sizing problems. In Proceedings of the International Conference on Computer Design. 468--471.
Li Li , Peng Kang , Yinghai Lu , Hai Zhou, An efficient algorithm for library-based cell-type selection in high-performance low-power designs, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429427]
Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.223-234, February 2010[doi>10.1109/TCAD.2009.2035575]
V. S. Livramento, C. Guth, J. L. Guntzel, and M. Johann. 2012. Evaluating the impact of slew on delay and power of neighboring gates in discrete gate sizing. In Proceedings of the Latin American Symposium on Circuits and Systems. 1--4.
Vinicius S. Livramento , Chrystian Guth , José Luís Güntzel , Marcelo O. Johann, Fast and efficient lagrangian relaxation-based discrete gate sizing, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Santiago Mok , John Lee , Puneet Gupta, Discrete sizing for leakage power optimization in physical design: A comparative study, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-11, January 2013[doi>10.1145/2390191.2390206]
David Nguyen , Abhijit Davare , Michael Orshansky , David Chinnery , Brandon Thompson , Kurt Keutzer, Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871545]
Muhammet Mustafa Ozdal , Chirayu Amin , Andrey Ayupov , Steven Burns , Gustavo Wilke , Cheng Zhuo, The ISPD-2012 discrete cell sizing contest and benchmark suite, Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design, March 25-28, 2012, Napa, California, USA[doi>10.1145/2160916.2160950]
M. M. Ozdal, S. Burns, and J. Hu. 2012b. Algorithms for gate sizing and device parameter selection for high-performance designs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 31, 10, 1558--1571.
Muhammet Mustafa Ozdal , Steven Burns , Jiang Hu, Gate sizing and device technology selection algorithms for high-performance industrial designs, Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, p.724-731, November 07-10, 2011[doi>10.1109/ICCAD.2011.6105409]
Mohammad Rahman , Carl Sechen, Post-synthesis leakage power minimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
M. Rahman, H. Tennakoon, and C. Sechen. 2011. Power reduction via near-optimal library-based cell-size selection. In Proceedings of the Design, Automation, and Test in Europe Conference. 1--4.
S. Roy , Weijen Chen , C. Chung-Ping Chen , Yu Hen Hu, Numerically Convex Forms and Their Application in Gate Sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.9, p.1637-1647, September 2007[doi>10.1109/TCAD.2007.895793]
Ashish Srivastava , Dennis Sylvester , David Blaauw, Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996777]
Hiran Tennakoon , Carl Sechen, Gate sizing using Lagrangian relaxation combined with a fast gradient-based pre-processing step, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.395-402, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774631]
H. Tennakoon , C. Sechen, Nonconvex Gate Delay Modeling and Delay Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.9, p.1583-1594, September 2008[doi>10.1109/TCAD.2008.927758]
