###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 01:50:44 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_preCTS -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[9]                                  |   ^   | In1[9] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/SD |   ^   | In1[9] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[8]                                  |   ^   | In1[8] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/SD |   ^   | In1[8] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]                                  |   ^   | In1[7] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/SD |   ^   | In1[7] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]                                  |   ^   | In1[6] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/SD |   ^   | In1[6] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]                                  |   ^   | In1[5] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/SD |   ^   | In1[5] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]                                  |   ^   | In1[4] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/SD |   ^   | In1[4] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[3]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[3]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]                                  |   ^   | In1[3] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/SD |   ^   | In1[3] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[2]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]                                  |   ^   | In1[2] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/SD |   ^   | In1[2] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]                                  |   ^   | In1[1] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/SD |   ^   | In1[1] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[16]                                  |   ^   | In1[16] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/SD |   ^   | In1[16] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[15]                                  |   ^   | In1[15] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/SD |   ^   | In1[15] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[14]                                  |   ^   | In1[14] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/SD |   ^   | In1[14] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[13]                                  |   ^   | In1[13] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/SD |   ^   | In1[13] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]                                  |   ^   | In1[12] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/SD |   ^   | In1[12] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[11]                                  |   ^   | In1[11] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/SD |   ^   | In1[11] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[10]                                  |   ^   | In1[10] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/SD |   ^   | In1[10] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[0]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[0]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.000
  Slack Time                   -1.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |                                         |       |        |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]                                  |   ^   | In1[0] |           |       |   0.000 |    1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/SD |   ^   | In1[0] | SDFRQHDX1 | 0.000 |   0.000 |    1.971 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                        |       |       |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk   |           |       |   0.000 |   -1.971 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.971 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[17]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.001
  Slack Time                   -1.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[17]                                  |   ^   | In1[17] |           |       |   0.000 |    1.970 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/SD |   ^   | In1[17] | SDFRQHDX1 | 0.001 |   0.001 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.970 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.970 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.002
  Slack Time                   -1.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                                          |       |         |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+---------+-----------+-------+---------+----------| 
     | In1[18]                                  |   ^   | In1[18] |           |       |   0.000 |    1.969 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/SD |   ^   | In1[18] | SDFRQHDX1 | 0.002 |   0.002 |    1.971 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   -1.969 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.969 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count24_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count24_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.101
  Slack Time                   -1.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.903 | 
     | Non_recursive_CIC1_tc_1/g2650/C          |   ^   | reset_x                      | AO211HDX0 | 0.016 |   0.016 |    1.919 | 
     | Non_recursive_CIC1_tc_1/g2650/Q          |   ^   | Non_recursive_CIC1_tc_1/n_37 | AO211HDX0 | 0.086 |   0.101 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_37 | DFRQHDX1  | 0.000 |   0.101 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.903 | 
     | Non_recursive_CIC1_tc_1/count24_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.903 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count48_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count48_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.102
  Slack Time                   -1.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.903 | 
     | Non_recursive_CIC1_tc_1/g2648/C          |   ^   | reset_x                      | AO211HDX0 | 0.015 |   0.016 |    1.918 | 
     | Non_recursive_CIC1_tc_1/g2648/Q          |   ^   | Non_recursive_CIC1_tc_1/n_39 | AO211HDX0 | 0.087 |   0.102 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_39 | DFRQHDX1  | 0.000 |   0.102 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.902 | 
     | Non_recursive_CIC1_tc_1/count48_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.902 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count12_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count12_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_x                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.005
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.005
  Arrival Time                  0.104
  Slack Time                   -1.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | reset_x                                  |   ^   | reset_x                      |           |       |   0.000 |    1.901 | 
     | Non_recursive_CIC1_tc_1/g2649/C          |   ^   | reset_x                      | AO211HDX0 | 0.016 |   0.016 |    1.917 | 
     | Non_recursive_CIC1_tc_1/g2649/Q          |   ^   | Non_recursive_CIC1_tc_1/n_38 | AO211HDX0 | 0.088 |   0.104 |    2.005 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/D |   ^   | Non_recursive_CIC1_tc_1/n_38 | DFRQHDX1  | 0.000 |   0.104 |    2.005 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                          |       |       |          |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |          |       |   0.000 |   -1.901 | 
     | Non_recursive_CIC1_tc_1/count12_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -1.901 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                            (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.968
  Arrival Time                  0.083
  Slack Time                   -1.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                              |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                            |   ^   | clk_enable                   |           |       |   0.000 |    1.885 | 
     | Non_recursive_CIC1_tc_1/g2622/A       |   ^   | clk_enable                   | ON211HDX0 | 0.013 |   0.013 |    1.899 | 
     | Non_recursive_CIC1_tc_1/g2622/Q       |   v   | Non_recursive_CIC1_tc_1/n_59 | ON211HDX0 | 0.069 |   0.083 |    1.968 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_59 | DFRHDX1   | 0.000 |   0.083 |    1.968 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                   |   ^   | clk   |         |       |   0.000 |   -1.885 | 
     | Non_recursive_CIC1_tc_1/phase_1_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.885 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/count144_reg[0]/C 
Endpoint:   Non_recursive_CIC1_tc_1/count144_reg[0]/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                                (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.028
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.972
  Arrival Time                  0.091
  Slack Time                   -1.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                              |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                |   ^   | clk_enable                   |           |       |   0.000 |    1.881 | 
     | Non_recursive_CIC1_tc_1/g2633/D           |   ^   | clk_enable                   | ON321HDX0 | 0.013 |   0.013 |    1.894 | 
     | Non_recursive_CIC1_tc_1/g2633/Q           |   v   | Non_recursive_CIC1_tc_1/n_51 | ON321HDX0 | 0.078 |   0.091 |    1.972 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/D |   v   | Non_recursive_CIC1_tc_1/n_51 | DFRHDX1   | 0.000 |   0.091 |    1.972 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                           |       |       |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                       |   ^   | clk   |         |       |   0.000 |   -1.881 | 
     | Non_recursive_CIC1_tc_1/count144_reg[0]/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.881 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_2_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_2_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.029
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.971
  Arrival Time                  0.093
  Slack Time                   -1.879
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    1.879 | 
     | Non_recursive_CIC1_tc_1/g2612/D         |   ^   | clk_enable                   | ON321HDX0 | 0.013 |   0.013 |    1.892 | 
     | Non_recursive_CIC1_tc_1/g2612/Q         |   v   | Non_recursive_CIC1_tc_1/n_67 | ON321HDX0 | 0.079 |   0.093 |    1.971 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/D |   v   | Non_recursive_CIC1_tc_1/n_67 | DFRHDX1   | 0.000 |   0.093 |    1.971 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.879 | 
     | Non_recursive_CIC1_tc_1/phase_1_2_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.879 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Non_recursive_CIC1_tc_1/phase_1_1_reg/C 
Endpoint:   Non_recursive_CIC1_tc_1/phase_1_1_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: clk_enable                              (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.968
  Arrival Time                  0.111
  Slack Time                   -1.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                              |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | clk_enable                              |   ^   | clk_enable                   |           |       |   0.000 |    1.857 | 
     | Non_recursive_CIC1_tc_1/g2613/D         |   ^   | clk_enable                   | ON321HDX0 | 0.012 |   0.012 |    1.869 | 
     | Non_recursive_CIC1_tc_1/g2613/Q         |   v   | Non_recursive_CIC1_tc_1/n_66 | ON321HDX0 | 0.099 |   0.111 |    1.968 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/D |   v   | Non_recursive_CIC1_tc_1/n_66 | DFRHDX1   | 0.000 |   0.111 |    1.968 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                                         |       |       |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+---------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |         |       |   0.000 |   -1.857 | 
     | Non_recursive_CIC1_tc_1/phase_1_1_reg/C |   ^   | clk   | DFRHDX1 | 0.000 |   0.000 |   -1.857 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                   (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.961
  Arrival Time                  0.189
  Slack Time                   -1.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | In1[18]                                   |   ^   | In1[18]                             |           |       |   0.000 |    1.772 | 
     | First_Block_H2_z_2/add_175_38/g454/A      |   ^   | In1[18]                             | CAGHDX1   | 0.002 |   0.002 |    1.774 | 
     | First_Block_H2_z_2/add_175_38/g454/CO     |   ^   | First_Block_H2_z_2/Add_add_temp[19] | CAGHDX1   | 0.187 |   0.189 |    1.961 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/SD |   ^   | First_Block_H2_z_2/Add_add_temp[19] | SDFRQHDX1 | 0.000 |   0.189 |    1.961 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                          |       |       |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk   |           |       |   0.000 |   -1.772 | 
     | First_Block_H2_z_2/Delay1_out1_reg[18]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.772 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[46]/C 
Endpoint:   Downsample1_bypass_reg_reg[46]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[46]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[46]/Q |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.221 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[46]/D |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[36]/C 
Endpoint:   Downsample1_bypass_reg_reg[36]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[36]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[36]/Q |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[36]/D |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[27]/C 
Endpoint:   Downsample1_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[27]/Q |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[27]/D |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[2]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[17]/Q |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[17]/D |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[42]/C 
Endpoint:   Downsample1_bypass_reg_reg[42]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[42]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[42]/Q |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[42]/D |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[39]/C 
Endpoint:   Downsample1_bypass_reg_reg[39]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[39]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[39]/Q |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[39]/D |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[6]/C 
Endpoint:   Downsample_bypass_reg_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[6]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[6]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[6]/Q |   ^   | Downsample_bypass_reg[6] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[6]/D |   ^   | Downsample_bypass_reg[6] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[31]/C 
Endpoint:   Downsample_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[31]/Q |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[31]/D |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[4]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[3]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[14]/C 
Endpoint:   Downsample_bypass_reg_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[14]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[14]/Q |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[14]/D |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[2]/C 
Endpoint:   Downsample_bypass_reg_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[2]/Q |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[2]/D |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[27]/C 
Endpoint:   Downsample_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[27]/Q |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[27]/D |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[17]/C 
Endpoint:   Downsample_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[17]/Q |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[17]/D |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[10]/C 
Endpoint:   Downsample_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[10]/Q |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[10]/D |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[47]/C 
Endpoint:   Downsample1_bypass_reg_reg[47]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[47]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[47]/Q |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[47]/D |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[44]/C 
Endpoint:   Downsample1_bypass_reg_reg[44]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[44]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[44]/Q |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[44]/D |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[30]/C 
Endpoint:   Downsample1_bypass_reg_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[30]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[30]/Q |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[30]/D |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[43]/C 
Endpoint:   Downsample1_bypass_reg_reg[43]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[43]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[43]/Q |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[43]/D |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[24]/C 
Endpoint:   Downsample_bypass_reg_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[24]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[24]/Q |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[24]/D |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[19]/C 
Endpoint:   Downsample_bypass_reg_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[19]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[19]/Q |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[19]/D |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[20]/C 
Endpoint:   Downsample1_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[20]/Q |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[20]/D |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 

