// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_axi_HH_
#define _myproject_axi_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_codeRepl1107_proc46.h"
#include "myproject.h"
#include "Block_myproject_axi_exit1109_proc.h"
#include "fifo_w32_d1_A.h"
#include "fifo_w1_d3_A.h"
#include "start_for_myproject_U0.h"
#include "start_for_Block_myproject_axi_exit1109_proc_U0.h"

namespace ap_rtl {

struct myproject_axi : public sc_module {
    // Port declarations 10
    sc_in< sc_lv<32> > in_r_TDATA;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_out< sc_lv<32> > out_r_TDATA;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject_axi(sc_module_name name);
    SC_HAS_PROCESS(myproject_axi);

    ~myproject_axi();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Block_codeRepl1107_proc46* Block_codeRepl1107_proc46_U0;
    myproject* myproject_U0;
    Block_myproject_axi_exit1109_proc* Block_myproject_axi_exit1109_proc_U0;
    fifo_w32_d1_A* in_local_V_data_V_0_U;
    fifo_w32_d1_A* in_local_V_data_V_1_U;
    fifo_w32_d1_A* in_local_V_data_V_2_U;
    fifo_w32_d1_A* in_local_V_data_V_3_U;
    fifo_w32_d1_A* in_local_V_data_V_4_U;
    fifo_w32_d1_A* in_local_V_data_V_5_U;
    fifo_w32_d1_A* in_local_V_data_V_6_U;
    fifo_w32_d1_A* in_local_V_data_V_7_U;
    fifo_w32_d1_A* in_local_V_data_V_8_U;
    fifo_w32_d1_A* in_local_V_data_V_9_U;
    fifo_w32_d1_A* in_local_V_data_V_10_U;
    fifo_w32_d1_A* in_local_V_data_V_11_U;
    fifo_w32_d1_A* in_local_V_data_V_12_U;
    fifo_w32_d1_A* in_local_V_data_V_13_U;
    fifo_w32_d1_A* in_local_V_data_V_14_U;
    fifo_w32_d1_A* in_local_V_data_V_15_U;
    fifo_w32_d1_A* in_local_V_data_V_16_U;
    fifo_w32_d1_A* in_local_V_data_V_17_U;
    fifo_w32_d1_A* in_local_V_data_V_18_U;
    fifo_w32_d1_A* in_local_V_data_V_19_U;
    fifo_w32_d1_A* in_local_V_data_V_20_U;
    fifo_w32_d1_A* in_local_V_data_V_21_U;
    fifo_w32_d1_A* in_local_V_data_V_22_U;
    fifo_w32_d1_A* in_local_V_data_V_23_U;
    fifo_w32_d1_A* in_local_V_data_V_24_U;
    fifo_w32_d1_A* in_local_V_data_V_25_U;
    fifo_w32_d1_A* in_local_V_data_V_26_U;
    fifo_w32_d1_A* in_local_V_data_V_27_U;
    fifo_w32_d1_A* in_local_V_data_V_28_U;
    fifo_w32_d1_A* in_local_V_data_V_29_U;
    fifo_w32_d1_A* in_local_V_data_V_30_U;
    fifo_w32_d1_A* in_local_V_data_V_31_U;
    fifo_w1_d3_A* is_last_1_i_0_loc_c_U;
    fifo_w32_d1_A* out_local_V_data_0_V_U;
    start_for_myproject_U0* start_for_myproject_U0_U;
    start_for_Block_myproject_axi_exit1109_proc_U0* start_for_Block_myproject_axi_exit1109_proc_U0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_ap_start;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_start_full_n;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_ap_done;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_ap_continue;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_ap_idle;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_ap_ready;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_start_out;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_start_write;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_r_TREADY;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_0_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_0_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_1_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_1_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_2_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_2_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_3_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_3_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_4_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_4_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_5_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_5_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_6_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_6_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_7_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_7_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_8_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_8_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_9_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_9_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_10_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_10_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_11_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_11_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_12_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_12_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_13_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_13_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_14_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_14_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_15_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_15_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_16_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_16_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_17_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_17_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_18_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_18_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_19_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_19_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_20_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_20_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_21_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_21_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_22_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_22_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_23_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_23_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_24_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_24_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_25_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_25_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_26_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_26_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_27_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_27_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_28_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_28_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_29_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_29_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_30_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_30_write;
    sc_signal< sc_lv<32> > Block_codeRepl1107_proc46_U0_in_local_V_data_V_31_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_in_local_V_data_V_31_write;
    sc_signal< sc_lv<1> > Block_codeRepl1107_proc46_U0_is_last_1_i_0_out_out_din;
    sc_signal< sc_logic > Block_codeRepl1107_proc46_U0_is_last_1_i_0_out_out_write;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_0_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_1_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_2_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_3_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_4_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_5_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_6_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_7_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_8_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_9_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_10_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_11_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_12_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_13_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_14_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_15_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_16_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_17_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_18_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_19_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_20_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_21_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_22_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_23_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_24_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_25_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_26_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_27_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_28_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_29_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_30_V_read;
    sc_signal< sc_logic > myproject_U0_input_1_V_data_31_V_read;
    sc_signal< sc_lv<32> > myproject_U0_layer2_out_V_data_V_din;
    sc_signal< sc_logic > myproject_U0_layer2_out_V_data_V_write;
    sc_signal< sc_logic > myproject_U0_ap_start;
    sc_signal< sc_logic > myproject_U0_ap_done;
    sc_signal< sc_logic > myproject_U0_ap_ready;
    sc_signal< sc_logic > myproject_U0_ap_idle;
    sc_signal< sc_logic > myproject_U0_ap_continue;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_ap_start;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_ap_done;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_out_local_V_data_0_V_read;
    sc_signal< sc_lv<32> > Block_myproject_axi_exit1109_proc_U0_out_r_TDATA;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_out_r_TVALID;
    sc_signal< sc_lv<1> > Block_myproject_axi_exit1109_proc_U0_out_r_TLAST;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_is_last_1_i_0_loc_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > in_local_V_data_V_0_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_0_dout;
    sc_signal< sc_logic > in_local_V_data_V_0_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_1_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_1_dout;
    sc_signal< sc_logic > in_local_V_data_V_1_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_2_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_2_dout;
    sc_signal< sc_logic > in_local_V_data_V_2_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_3_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_3_dout;
    sc_signal< sc_logic > in_local_V_data_V_3_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_4_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_4_dout;
    sc_signal< sc_logic > in_local_V_data_V_4_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_5_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_5_dout;
    sc_signal< sc_logic > in_local_V_data_V_5_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_6_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_6_dout;
    sc_signal< sc_logic > in_local_V_data_V_6_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_7_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_7_dout;
    sc_signal< sc_logic > in_local_V_data_V_7_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_8_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_8_dout;
    sc_signal< sc_logic > in_local_V_data_V_8_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_9_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_9_dout;
    sc_signal< sc_logic > in_local_V_data_V_9_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_10_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_10_dout;
    sc_signal< sc_logic > in_local_V_data_V_10_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_11_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_11_dout;
    sc_signal< sc_logic > in_local_V_data_V_11_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_12_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_12_dout;
    sc_signal< sc_logic > in_local_V_data_V_12_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_13_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_13_dout;
    sc_signal< sc_logic > in_local_V_data_V_13_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_14_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_14_dout;
    sc_signal< sc_logic > in_local_V_data_V_14_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_15_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_15_dout;
    sc_signal< sc_logic > in_local_V_data_V_15_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_16_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_16_dout;
    sc_signal< sc_logic > in_local_V_data_V_16_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_17_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_17_dout;
    sc_signal< sc_logic > in_local_V_data_V_17_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_18_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_18_dout;
    sc_signal< sc_logic > in_local_V_data_V_18_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_19_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_19_dout;
    sc_signal< sc_logic > in_local_V_data_V_19_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_20_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_20_dout;
    sc_signal< sc_logic > in_local_V_data_V_20_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_21_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_21_dout;
    sc_signal< sc_logic > in_local_V_data_V_21_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_22_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_22_dout;
    sc_signal< sc_logic > in_local_V_data_V_22_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_23_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_23_dout;
    sc_signal< sc_logic > in_local_V_data_V_23_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_24_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_24_dout;
    sc_signal< sc_logic > in_local_V_data_V_24_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_25_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_25_dout;
    sc_signal< sc_logic > in_local_V_data_V_25_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_26_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_26_dout;
    sc_signal< sc_logic > in_local_V_data_V_26_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_27_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_27_dout;
    sc_signal< sc_logic > in_local_V_data_V_27_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_28_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_28_dout;
    sc_signal< sc_logic > in_local_V_data_V_28_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_29_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_29_dout;
    sc_signal< sc_logic > in_local_V_data_V_29_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_30_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_30_dout;
    sc_signal< sc_logic > in_local_V_data_V_30_empty_n;
    sc_signal< sc_logic > in_local_V_data_V_31_full_n;
    sc_signal< sc_lv<32> > in_local_V_data_V_31_dout;
    sc_signal< sc_logic > in_local_V_data_V_31_empty_n;
    sc_signal< sc_logic > is_last_1_i_0_loc_c_full_n;
    sc_signal< sc_lv<1> > is_last_1_i_0_loc_c_dout;
    sc_signal< sc_logic > is_last_1_i_0_loc_c_empty_n;
    sc_signal< sc_logic > out_local_V_data_0_V_full_n;
    sc_signal< sc_lv<32> > out_local_V_data_0_V_dout;
    sc_signal< sc_logic > out_local_V_data_0_V_empty_n;
    sc_signal< sc_lv<1> > start_for_myproject_U0_din;
    sc_signal< sc_logic > start_for_myproject_U0_full_n;
    sc_signal< sc_lv<1> > start_for_myproject_U0_dout;
    sc_signal< sc_logic > start_for_myproject_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_myproject_axi_exit1109_proc_U0_din;
    sc_signal< sc_logic > start_for_Block_myproject_axi_exit1109_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_myproject_axi_exit1109_proc_U0_dout;
    sc_signal< sc_logic > start_for_Block_myproject_axi_exit1109_proc_U0_empty_n;
    sc_signal< sc_logic > myproject_U0_start_full_n;
    sc_signal< sc_logic > myproject_U0_start_write;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_myproject_axi_exit1109_proc_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_Block_codeRepl1107_proc46_U0_ap_continue();
    void thread_Block_codeRepl1107_proc46_U0_ap_start();
    void thread_Block_codeRepl1107_proc46_U0_start_full_n();
    void thread_Block_myproject_axi_exit1109_proc_U0_ap_continue();
    void thread_Block_myproject_axi_exit1109_proc_U0_ap_start();
    void thread_Block_myproject_axi_exit1109_proc_U0_start_full_n();
    void thread_Block_myproject_axi_exit1109_proc_U0_start_write();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_in_r_TREADY();
    void thread_myproject_U0_ap_continue();
    void thread_myproject_U0_ap_start();
    void thread_myproject_U0_start_full_n();
    void thread_myproject_U0_start_write();
    void thread_out_r_TDATA();
    void thread_out_r_TLAST();
    void thread_out_r_TVALID();
    void thread_start_for_Block_myproject_axi_exit1109_proc_U0_din();
    void thread_start_for_myproject_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
