let MemCfg_CLAMemoryType = [
	{ name: "MEMCFG_CLA_MEM_DATA", displayName: "Section is CLA data memory" },
	{ name: "MEMCFG_CLA_MEM_PROGRAM", displayName: "Section is CLA program memory" },
]
let MemCfg_LSRAMControllerSel = [
	{ name: "MEMCFG_LSRAMCONTROLLER_CPU_ONLY", displayName: "CPU is the owner of the section", legacyNames: ["MEMCFG_LSRAMMASTER_CPU_ONLY"]},
	{ name: "MEMCFG_LSRAMCONTROLLER_CPU_CLA1", displayName: "CPU and CLA1 share this section", legacyNames: ["MEMCFG_LSRAMMASTER_CPU_CLA1"]},
]
let MemCfg_TestMode = [
	{ name: "MEMCFG_TEST_FUNCTIONAL", displayName: "Functional mode. Test mode is disabled." },
	{ name: "MEMCFG_TEST_WRITE_DATA", displayName: "Writes allowed to data only" },
	{ name: "MEMCFG_TEST_WRITE_ECC", displayName: "Writes allowed to ECC only (for DxRAM/MxRAM)" },
	{ name: "MEMCFG_TEST_WRITE_PARITY", displayName: "Writes allowed to Parity only (for LSxRAM, GSxRAM, PIEVECT RAM and MSGxRAM)" },
	{ name: "MEMCFG_TEST_FUNC_DIAG", displayName: "Diagnostic mode, similar to functional mode but NMI is not generated." },
]
let MEMCFG_SECT = [
	{ name: "MEMCFG_SECT_M0", displayName: "M0 RAM" },
	{ name: "MEMCFG_SECT_M1", displayName: "M1 RAM" },
	{ name: "MEMCFG_SECT_DX_ALL", displayName: "All M and D RAM" },
	{ name: "MEMCFG_SECT_PIEVECT", displayName: "PIEVECT RAM" },
	{ name: "MEMCFG_SECT_LS0", displayName: "LS0 RAM" },
	{ name: "MEMCFG_SECT_LS1", displayName: "LS1 RAM" },
	{ name: "MEMCFG_SECT_LS2", displayName: "LS2 RAM" },
	{ name: "MEMCFG_SECT_LS3", displayName: "LS3 RAM" },
	{ name: "MEMCFG_SECT_LS4", displayName: "LS4 RAM" },
	{ name: "MEMCFG_SECT_LS5", displayName: "LS5 RAM" },
	{ name: "MEMCFG_SECT_LS6", displayName: "LS6 RAM" },
	{ name: "MEMCFG_SECT_LS7", displayName: "LS7 RAM" },
	{ name: "MEMCFG_SECT_LS8", displayName: "LS8 RAM" },
	{ name: "MEMCFG_SECT_LS9", displayName: "LS9 RAM" },
	{ name: "MEMCFG_SECT_LSX_ALL", displayName: "All LS RAM" },
	{ name: "MEMCFG_SECT_GS0", displayName: "GS0 RAM" },
	{ name: "MEMCFG_SECT_GS1", displayName: "GS1 RAM" },
	{ name: "MEMCFG_SECT_GS2", displayName: "GS2 RAM" },
	{ name: "MEMCFG_SECT_GS3", displayName: "GS3 RAM" },
	{ name: "MEMCFG_SECT_GSX_ALL", displayName: "All GS RAM" },
	{ name: "MEMCFG_SECT_MSGCPUTOCLA1", displayName: "CPU-to-CLA1 message RAM" },
	{ name: "MEMCFG_SECT_MSGCLA1TOCPU", displayName: "CLA1-to-CPU message RAM" },
	{ name: "MEMCFG_SECT_MSGCLA1TODMA", displayName: "CLA1-to-DMA message RAM" },
	{ name: "MEMCFG_SECT_MSGDMATOCLA1", displayName: "DMA-to-CLA1 message RAM" },
	{ name: "MEMCFG_SECT_MSGX_ALL", displayName: "All message RAM" },
	{ name: "MEMCFG_SECT_ROMBOOT", displayName: "BOOT ROM" },
	{ name: "MEMCFG_SECT_ROMSECURE", displayName: "Secure ROM" },
	{ name: "MEMCFG_SECT_ROMCLADATA", displayName: "CLA Data ROM" },
	{ name: "MEMCFG_SECT_ROM_ALL", displayName: "All ROMs" },
	{ name: "MEMCFG_SECT_ALL", displayName: "All configurable RAM" },
]
let MEMCFG_PROT = [
	{ name: "MEMCFG_PROT_ALLOWCPUFETCH", displayName: "CPU fetch allowed" },
	{ name: "MEMCFG_PROT_BLOCKCPUFETCH", displayName: "CPU fetch blocked" },
	{ name: "MEMCFG_PROT_ALLOWCPUWRITE", displayName: "CPU write allowed" },
	{ name: "MEMCFG_PROT_BLOCKCPUWRITE", displayName: "CPU write blocked" },
	{ name: "MEMCFG_PROT_ALLOWDMAWRITE", displayName: "DMA write allowed (GSxRAM)" },
	{ name: "MEMCFG_PROT_BLOCKDMAWRITE", displayName: "DMA write blocked (GSxRAM)" },
]
let MEMCFG_NMVIOL = [
	{ name: "MEMCFG_NMVIOL_CPUREAD", displayName: "Non-controller CPU read access" },
	{ name: "MEMCFG_NMVIOL_CPUWRITE", displayName: "Non-controller CPU write access" },
	{ name: "MEMCFG_NMVIOL_CPUFETCH", displayName: "Non-controller CPU fetch access" },
	{ name: "MEMCFG_NMVIOL_DMAWRITE", displayName: "Non-controller DMA write access" },
	{ name: "MEMCFG_NMVIOL_CLA1READ", displayName: "Non-controller CLA1 read access" },
	{ name: "MEMCFG_NMVIOL_CLA1WRITE", displayName: "Non-controller CLA1 write access" },
	{ name: "MEMCFG_NMVIOL_CLA1FETCH", displayName: "Non-controller CLA1 fetch access" },
	{ name: "MEMCFG_NMVIOL_DMAREAD", displayName: "Non-controller DMA read access" },
	{ name: "MEMCFG_NMVIOL_NPUREAD", displayName: "Non-controller NPU read access" },
	{ name: "MEMCFG_NMVIOL_NPUWRITE", displayName: "Non-controller NPU write access" },
]
let MEMCFG_MVIOL = [
	{ name: "MEMCFG_MVIOL_CPUFETCH", displayName: "Controller CPU fetch access" },
	{ name: "MEMCFG_MVIOL_CPUWRITE", displayName: "Controller CPU write access" },
	{ name: "MEMCFG_MVIOL_DMAWRITE", displayName: "Controller DMA write access" },
]
let MEMCFG_CERR = [
	{ name: "MEMCFG_CERR_CPUREAD", displayName: "Correctable CPU read error" },
	{ name: "MEMCFG_CERR_DMAREAD", displayName: "Correctable DMA read error" },
	{ name: "MEMCFG_CERR_CLA1READ", displayName: "Correctable CLA1 read error" },
]
let MEMCFG_UCERR = [
	{ name: "MEMCFG_UCERR_CPUREAD", displayName: "Uncorrectable CPU read error" },
	{ name: "MEMCFG_UCERR_DMAREAD", displayName: "Uncorrectable DMA read error" },
	{ name: "MEMCFG_UCERR_CLA1READ", displayName: "Uncorrectable CLA1 read error" },
	{ name: "MEMCFG_UCERR_NPUREAD", displayName: "Uncorrectable NPU read error" },
]
let MEMCFG_DIAGERR = [
	{ name: "MEMCFG_DIAGERR_UNCORR", displayName: "Uncorr error in diag/test mode" },
	{ name: "MEMCFG_DIAGERR_CORR", displayName: "Corr error in diag/test mode" },
]
module.exports = {
	MemCfg_CLAMemoryType: MemCfg_CLAMemoryType,
	MemCfg_LSRAMControllerSel: MemCfg_LSRAMControllerSel,
	MemCfg_TestMode: MemCfg_TestMode,
	MEMCFG_SECT: MEMCFG_SECT,
	MEMCFG_PROT: MEMCFG_PROT,
	MEMCFG_NMVIOL: MEMCFG_NMVIOL,
	MEMCFG_MVIOL: MEMCFG_MVIOL,
	MEMCFG_CERR: MEMCFG_CERR,
	MEMCFG_UCERR: MEMCFG_UCERR,
	MEMCFG_DIAGERR: MEMCFG_DIAGERR,
}
