<dec f='llvm/llvm/include/llvm/IR/CallingConv.h' l='207' type='93'/>
<doc f='llvm/llvm/include/llvm/IR/CallingConv.h' l='205'>/// Calling convention used for Mesa/AMDPAL hull shaders (= tessellation
    /// control shaders).</doc>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='2001' u='r' c='_ZN4llvm8LLParser24ParseOptionalCallingConvERj'/>
<use f='llvm/llvm/lib/IR/AsmWriter.cpp' l='383' c='_ZL16PrintCallingConvjRN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/IR/Verifier.cpp' l='2190' c='_ZN12_GLOBAL__N_18Verifier13visitFunctionERKN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp' l='112' c='_ZN4llvm14AMDGPUAAResult22pointsToConstantMemoryERKNS_14MemoryLocationERNS_11AAQueryInfoEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1004' c='_ZL10getRsrcRegj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='201' u='r' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='885' c='_ZN4llvm18AMDGPUCallLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='910' c='_ZN4llvm18AMDGPUCallLowering19CCAssignFnForReturnEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='327' c='_ZNK4llvm15AMDGPUSubtarget27getDefaultFlatWorkGroupSizeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='527' c='_ZL17isArgPassedInSGPRPKN4llvm8ArgumentE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1568' c='_ZNK4llvm18R600TargetLowering17CCAssignFnForCallEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='408' c='_ZNK4llvm15SIFrameLowering29emitEntryFunctionScratchSetupERKNS_12GCNSubtargetERNS_15MachineFunctionERNS_17MachineBasicBlockEPNS_21SIMachineFunctionInf6856427'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='714' c='_ZN4llvm6AMDGPU8isShaderEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='738' c='_ZN4llvm6AMDGPU17isEntryFunctionCCEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1042' c='_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='98' c='_ZL11getRsrc1Regj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='124' c='_ZL17getScratchSizeKeyj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUPALMetadata.cpp' l='657' c='_ZL12getStageNamej'/>
