{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633712012518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712012519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:53:32 2021 " "Processing started: Fri Oct 08 18:53:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712012519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633712012519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c one_chip_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633712012519 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633712012910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behave " "Found design unit 1: clock_divider-behave" {  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013315 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-behave " "Found design unit 1: gpio-behave" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013317 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/one_chip_computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/one_chip_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_chip_computer-top " "Found design unit 1: one_chip_computer-top" {  } { { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013319 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_chip_computer " "Found entity 1: one_chip_computer" {  } { { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "../register_file.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013321 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/micro_assembly_code.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /university/kth/il2203/lab3/micro_assembly_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly_code " "Found design unit 1: micro_assembly_code" {  } { { "../micro_assembly_code.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/micro_assembly_code.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013325 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monster_cpu-behave " "Found design unit 1: monster_cpu-behave" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013332 ""} { "Info" "ISGN_ENTITY_NAME" "1 monster_cpu " "Found entity 1: monster_cpu" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/kth/il2203/lab3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /university/kth/il2203/lab3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "../alu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013334 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013336 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "one_chip_computer " "Elaborating entity \"one_chip_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633712013386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clock_divider clock_divider:clock_divider_inst A:behave " "Elaborating entity \"clock_divider\" using architecture \"A:behave\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "../one_chip_computer.vhd" "clock_divider_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "monster_cpu monster_cpu:cpu_inst A:behave " "Elaborating entity \"monster_cpu\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\"" {  } { { "../one_chip_computer.vhd" "cpu_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out cpu.vhd(37) " "Verilog HDL or VHDL warning at cpu.vhd(37): object \"clk_out\" assigned a value but never read" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633712013394 "|one_chip_computer|monster_cpu:cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath monster_cpu:cpu_inst\|datapath:DATAPATH A:behave " "Elaborating entity \"datapath\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\"" {  } { { "../cpu.vhd" "DATAPATH" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_file monster_cpu:cpu_inst\|datapath:DATAPATH\|register_file:REGISTER_FILE A:behave " "Elaborating entity \"register_file\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\|register_file:REGISTER_FILE\"" {  } { { "../datapath.vhd" "REGISTER_FILE" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu monster_cpu:cpu_inst\|datapath:DATAPATH\|alu:ALU A:behave " "Elaborating entity \"alu\" using architecture \"A:behave\" for hierarchy \"monster_cpu:cpu_inst\|datapath:DATAPATH\|alu:ALU\"" {  } { { "../datapath.vhd" "ALU" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gpio gpio:gpio_inst A:behave " "Elaborating entity \"gpio\" using architecture \"A:behave\" for hierarchy \"gpio:gpio_inst\"" {  } { { "../one_chip_computer.vhd" "gpio_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ie gpio.vhd(22) " "VHDL Process Statement warning at gpio.vhd(22): signal \"ie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../gpio.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/gpio.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1633712013406 "|one_chip_computer|gpio:gpio_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memory memory:memory_inst A:syn " "Elaborating entity \"memory\" using architecture \"A:syn\" for hierarchy \"memory:memory_inst\"" {  } { { "../one_chip_computer.vhd" "memory_inst" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "altsyncram_component" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633712013443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013444 ""}  } { { "memory.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633712013444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/db/altsyncram_mvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633712013502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633712013502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvc1 memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_mvc1:auto_generated " "Elaborating entity \"altsyncram_mvc1\" for hierarchy \"memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_mvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633712013503 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[0\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[0\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[1\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[1\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[2\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[2\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[3\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[3\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[4\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[4\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[5\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[5\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[6\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[6\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[7\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[7\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[8\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[8\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[9\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[9\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[10\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[10\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[11\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[11\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[12\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[12\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[13\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[13\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[14\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[14\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[15\] " "Converted tri-state buffer \"monster_cpu:cpu_inst\|datapath:DATAPATH\|output\[15\]\" feeding internal logic into a wire" {  } { { "../datapath.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/datapath.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633712013622 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633712013622 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 15 -1 0 } } { "../cpu.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/cpu.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1633712014254 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1633712014254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1633712015008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633712015157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633712015157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "708 " "Implemented 708 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633712015232 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633712015232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "670 " "Implemented 670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633712015232 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1633712015232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633712015232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712015256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:53:35 2021 " "Processing ended: Fri Oct 08 18:53:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712015256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712015256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712015256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633712015256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633712016259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712016260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:53:35 2021 " "Processing started: Fri Oct 08 18:53:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712016260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633712016260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633712016260 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633712016318 ""}
{ "Info" "0" "" "Project  = Lab4" {  } {  } 0 0 "Project  = Lab4" 0 0 "Fitter" 0 0 1633712016318 ""}
{ "Info" "0" "" "Revision = one_chip_computer" {  } {  } 0 0 "Revision = one_chip_computer" 0 0 "Fitter" 0 0 1633712016319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633712016403 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "one_chip_computer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"one_chip_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633712016414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633712016446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633712016446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633712016513 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633712016521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633712016974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633712016974 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633712016974 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633712016977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633712016977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633712016977 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633712016977 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633712016979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "one_chip_computer.sdc " "Synopsys Design Constraints File file not found: 'one_chip_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633712017196 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633712017196 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633712017204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_inst\|clk_prescaled  " "Automatically promoted node clock_divider:clock_divider_inst\|clk_prescaled " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633712017246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clock_divider_inst\|clk_prescaled~0 " "Destination node clock_divider:clock_divider_inst\|clk_prescaled~0" {  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 23 -1 0 } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_inst|clk_prescaled~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633712017246 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out " "Destination node clk_out" {  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_out } } } { "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_out" } } } } { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 9 0 0 } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1633712017246 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1633712017246 ""}  } { { "../clock_divider.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/clock_divider.vhd" 23 -1 0 } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clock_divider_inst|clk_prescaled } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633712017246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633712017246 ""}  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 7 0 0 } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633712017246 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633712017246 ""}  } { { "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "../one_chip_computer.vhd" "" { Text "D:/University/KTH/IL2203/Lab3/one_chip_computer.vhd" 7 0 0 } } { "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633712017246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633712017343 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633712017344 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633712017345 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633712017346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633712017347 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633712017348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633712017348 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633712017349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633712017372 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633712017373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633712017373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633712017388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633712019069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633712019292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633712019300 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633712020573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633712020573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633712020673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633712021725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633712021725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633712022526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633712022528 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633712022528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633712022547 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633712022550 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[0\] 0 " "Pin \"led_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[1\] 0 " "Pin \"led_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[2\] 0 " "Pin \"led_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[3\] 0 " "Pin \"led_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[4\] 0 " "Pin \"led_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[5\] 0 " "Pin \"led_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[6\] 0 " "Pin \"led_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[7\] 0 " "Pin \"led_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[8\] 0 " "Pin \"led_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[9\] 0 " "Pin \"led_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[10\] 0 " "Pin \"led_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[11\] 0 " "Pin \"led_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[12\] 0 " "Pin \"led_output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[13\] 0 " "Pin \"led_output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[14\] 0 " "Pin \"led_output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_output\[15\] 0 " "Pin \"led_output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_Flag 0 " "Pin \"Z_Flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_Flag 0 " "Pin \"N_Flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O_Flag 0 " "Pin \"O_Flag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1633712022564 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1633712022564 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633712022761 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633712022792 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633712023001 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633712023259 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633712023267 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1633712023354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/output_files/one_chip_computer.fit.smsg " "Generated suppressed messages file D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/output_files/one_chip_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633712023449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712023657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:53:43 2021 " "Processing ended: Fri Oct 08 18:53:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712023657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712023657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712023657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633712023657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633712024577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712024578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:53:44 2021 " "Processing started: Fri Oct 08 18:53:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712024578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633712024578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633712024578 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633712025702 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633712025751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712026213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:53:46 2021 " "Processing ended: Fri Oct 08 18:53:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712026213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712026213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712026213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633712026213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633712026792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633712027217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:53:46 2021 " "Processing started: Fri Oct 08 18:53:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712027218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633712027218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4 -c one_chip_computer " "Command: quartus_sta Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633712027219 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633712027293 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633712027441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633712027483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633712027484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "one_chip_computer.sdc " "Synopsys Design Constraints File file not found: 'one_chip_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633712027599 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633712027599 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider_inst\|clk_prescaled clock_divider:clock_divider_inst\|clk_prescaled " "create_clock -period 1.000 -name clock_divider:clock_divider_inst\|clk_prescaled clock_divider:clock_divider_inst\|clk_prescaled" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027601 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027601 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027601 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633712027606 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1633712027615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633712027627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.818 " "Worst-case setup slack is -8.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.818     -1554.008 clock_divider:clock_divider_inst\|clk_prescaled  " "   -8.818     -1554.008 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783       -59.945 clk  " "   -2.783       -59.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.489 " "Worst-case hold slack is -2.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.489        -2.489 clk  " "   -2.489        -2.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_divider:clock_divider_inst\|clk_prescaled  " "    0.391         0.000 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633712027638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633712027641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -388.000 clock_divider:clock_divider_inst\|clk_prescaled  " "   -2.000      -388.000 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027643 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633712027705 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1633712027707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633712027731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.389 " "Worst-case setup slack is -3.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.389      -602.414 clock_divider:clock_divider_inst\|clk_prescaled  " "   -3.389      -602.414 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824       -12.209 clk  " "   -0.824       -12.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.537 " "Worst-case hold slack is -1.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537        -1.537 clk  " "   -1.537        -1.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_divider:clock_divider_inst\|clk_prescaled  " "    0.215         0.000 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633712027746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633712027752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -388.000 clock_divider:clock_divider_inst\|clk_prescaled  " "   -2.000      -388.000 clock_divider:clock_divider_inst\|clk_prescaled " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633712027757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633712027757 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1633712027825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633712027850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633712027850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712027926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:53:47 2021 " "Processing ended: Fri Oct 08 18:53:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712027926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712027926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712027926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633712027926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633712028836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633712028836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 18:53:48 2021 " "Processing started: Fri Oct 08 18:53:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633712028836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633712028836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab4 -c one_chip_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633712028836 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "one_chip_computer.vho\", \"one_chip_computer_fast.vho one_chip_computer_vhd.sdo one_chip_computer_vhd_fast.sdo D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/simulation/modelsim/ simulation " "Generated files \"one_chip_computer.vho\", \"one_chip_computer_fast.vho\", \"one_chip_computer_vhd.sdo\" and \"one_chip_computer_vhd_fast.sdo\" in directory \"D:/University/KTH/IL2203/Lab3/FPGA_Synthesis/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1633712029381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633712029442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 18:53:49 2021 " "Processing ended: Fri Oct 08 18:53:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633712029442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633712029442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633712029442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633712029442 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633712030029 ""}
