sv work ../../../../../../pu/msp430/bb/bench/verilog/testbench.sv

sv work ../../../../../../pu/msp430/bb/rtl/verilog/design.sv

sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_and_gate.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_clock_gate.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_clock_mux.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_scan_mux.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_sync_cell.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_sync_reset.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/fuse/msp430_wakeup_cell.sv

sv work ../../../../../../pu-msp430/rtl/verilog/core/omsp/msp430_alu.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/omsp/msp430_dbg_hwbrk.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/omsp/msp430_dbg_i2c.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/omsp/msp430_dbg_uart.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/omsp/msp430_register_file.sv

sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_bcm.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_dbg.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_execution.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_gpio.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_memory.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_multiplier.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_template08.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_template16.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_uart.sv

sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_frontend.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_sfr.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_ta.sv
sv work ../../../../../../pu-msp430/rtl/verilog/core/main/msp430_watchdog.sv

sv work ../../../../../../pu-msp430/rtl/verilog/pu/msp430_core.sv
