Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:48:32 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : RLE_BlobMerging
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.061ns  (arrival time - required time)
  Source:                 run_start_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5minX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.291%)  route 0.161ns (55.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[9]/Q
    SLICE_X2Y139         net (fo=43, unset)           0.161     2.136    n_0_run_start_x_reg[9]
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.028     2.164    blob5minX[9]_i_1/O
    SLICE_X2Y139         net (fo=1, routed)           0.000     2.164    blob5minX[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y139         net (fo=582, unset)          0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.138    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.087     2.225    blob5minX_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 run_start_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.407%)  route 0.142ns (52.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[9]/Q
    SLICE_X5Y145         net (fo=43, unset)           0.142     2.117    n_0_run_start_x_reg[9]
    SLICE_X5Y145         LUT3 (Prop_lut3_I0_O)        0.028     2.145    blob6minX[9]_i_1/O
    SLICE_X5Y145         net (fo=3, routed)           0.000     2.145    blob6minX[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X5Y145         net (fo=582, unset)          0.892     2.389    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.139    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.060     2.199    blob6minX_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 run_start_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.886%)  route 0.145ns (53.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[10]/Q
    SLICE_X3Y141         net (fo=41, unset)           0.145     2.120    n_0_run_start_x_reg[10]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.148    blob6minX[10]_i_2/O
    SLICE_X3Y141         net (fo=3, routed)           0.000     2.148    blob6minX[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X3Y141         net (fo=582, unset)          0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.140    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.060     2.200    blob6minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 run_start_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.694%)  route 0.179ns (58.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[10]/Q
    SLICE_X2Y139         net (fo=41, unset)           0.179     2.154    n_0_run_start_x_reg[10]
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.028     2.182    blob5minX[10]_i_2/O
    SLICE_X2Y139         net (fo=1, routed)           0.000     2.182    blob5minX[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y139         net (fo=582, unset)          0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.138    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.087     2.225    blob5minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 run_start_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.252%)  route 0.190ns (59.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[5]/Q
    SLICE_X2Y139         net (fo=33, unset)           0.190     2.165    n_0_run_start_x_reg[5]
    SLICE_X2Y139         LUT5 (Prop_lut5_I2_O)        0.028     2.193    blob5minX[5]_i_1/O
    SLICE_X2Y139         net (fo=1, routed)           0.000     2.193    blob5minX[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y139         net (fo=582, unset)          0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.138    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.087     2.225    blob5minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 blob5maxY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1maxY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.637%)  route 0.098ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X53Y134        net (fo=582, unset)          0.586     1.841    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDRE (Prop_fdre_C_Q)         0.100     1.941    blob5maxY_reg[8]/Q
    SLICE_X59Y135        net (fo=52, unset)           0.098     2.039    n_0_blob5maxY_reg[8]
    SLICE_X59Y135        LUT6 (Prop_lut6_I4_O)        0.028     2.067    blob1maxY[8]_i_1/O
    SLICE_X59Y135        net (fo=1, routed)           0.000     2.067    blob1maxY[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X59Y135        net (fo=582, unset)          0.807     2.304    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.034    
    SLICE_X59Y135        FDRE (Hold_fdre_C_D)         0.061     2.095    blob1maxY_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 run_start_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.098%)  route 0.169ns (56.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[5]/Q
    SLICE_X3Y141         net (fo=33, unset)           0.169     2.144    n_0_run_start_x_reg[5]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.172    blob6minX[5]_i_1/O
    SLICE_X3Y141         net (fo=3, routed)           0.000     2.172    blob6minX[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X3Y141         net (fo=582, unset)          0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.140    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.060     2.200    blob6minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 run_start_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.000%)  route 0.192ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[10]/Q
    SLICE_X2Y136         net (fo=41, unset)           0.192     2.167    n_0_run_start_x_reg[10]
    SLICE_X2Y136         LUT6 (Prop_lut6_I1_O)        0.028     2.195    blob4minX[10]_i_2/O
    SLICE_X2Y136         net (fo=1, routed)           0.000     2.195    blob4minX[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y136         net (fo=582, unset)          0.888     2.385    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.135    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.087     2.222    blob4minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 run_start_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.667%)  route 0.172ns (57.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[8]/Q
    SLICE_X3Y141         net (fo=55, unset)           0.172     2.147    n_0_run_start_x_reg[8]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.175    blob6minX[8]_i_1/O
    SLICE_X3Y141         net (fo=3, routed)           0.000     2.175    blob6minX[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X3Y141         net (fo=582, unset)          0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.140    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.061     2.201    blob6minX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 run_start_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.385%)  route 0.197ns (60.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[8]/Q
    SLICE_X2Y136         net (fo=55, unset)           0.197     2.172    n_0_run_start_x_reg[8]
    SLICE_X2Y136         LUT6 (Prop_lut6_I1_O)        0.028     2.200    blob4minX[8]_i_1/O
    SLICE_X2Y136         net (fo=1, routed)           0.000     2.200    blob4minX[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y136         net (fo=582, unset)          0.888     2.385    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.135    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.087     2.222    blob4minX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 blob5minY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob2minY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.556%)  route 0.111ns (46.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X57Y118        net (fo=582, unset)          0.582     1.837    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     1.937    blob5minY_reg[7]/Q
    SLICE_X60Y121        net (fo=47, unset)           0.111     2.048    n_0_blob5minY_reg[7]
    SLICE_X60Y121        LUT5 (Prop_lut5_I1_O)        0.028     2.076    blob2minY[7]_i_1/O
    SLICE_X60Y121        net (fo=1, routed)           0.000     2.076    blob2minY[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X60Y121        net (fo=582, unset)          0.800     2.297    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.027    
    SLICE_X60Y121        FDRE (Hold_fdre_C_D)         0.060     2.087    blob2minY_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 run_start_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.537%)  route 0.213ns (62.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[9]/Q
    SLICE_X2Y136         net (fo=43, unset)           0.213     2.188    n_0_run_start_x_reg[9]
    SLICE_X2Y136         LUT6 (Prop_lut6_I1_O)        0.028     2.216    blob4minX[9]_i_1/O
    SLICE_X2Y136         net (fo=1, routed)           0.000     2.216    blob4minX[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y136         net (fo=582, unset)          0.888     2.385    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.135    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.087     2.222    blob4minX_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 blob6maxY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5maxY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.245%)  route 0.117ns (47.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X60Y134        net (fo=582, unset)          0.587     1.842    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.942    blob6maxY_reg[8]/Q
    SLICE_X53Y134        net (fo=53, unset)           0.117     2.059    n_0_blob6maxY_reg[8]
    SLICE_X53Y134        LUT5 (Prop_lut5_I3_O)        0.028     2.087    blob5maxY[8]_i_1/O
    SLICE_X53Y134        net (fo=1, routed)           0.000     2.087    blob5maxY[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X53Y134        net (fo=582, unset)          0.805     2.302    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.032    
    SLICE_X53Y134        FDRE (Hold_fdre_C_D)         0.060     2.092    blob5maxY_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.002ns  (arrival time - required time)
  Source:                 blob5minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.377%)  route 0.148ns (53.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X57Y118        net (fo=582, unset)          0.582     1.837    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     1.937    blob5minY_reg[4]/Q
    SLICE_X62Y122        net (fo=47, unset)           0.148     2.085    n_0_blob5minY_reg[4]
    SLICE_X62Y122        LUT5 (Prop_lut5_I1_O)        0.028     2.113    blob3minY[4]_i_1/O
    SLICE_X62Y122        net (fo=1, routed)           0.000     2.113    blob3minY[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X62Y122        net (fo=582, unset)          0.801     2.298    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.028    
    SLICE_X62Y122        FDRE (Hold_fdre_C_D)         0.087     2.115    blob3minY_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 run_start_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.752%)  route 0.194ns (60.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[5]/Q
    SLICE_X4Y137         net (fo=33, unset)           0.194     2.169    n_0_run_start_x_reg[5]
    SLICE_X4Y137         LUT6 (Prop_lut6_I1_O)        0.028     2.197    blob4minX[5]_i_1/O
    SLICE_X4Y137         net (fo=1, routed)           0.000     2.197    blob4minX[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X4Y137         net (fo=582, unset)          0.887     2.384    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.134    
    SLICE_X4Y137         FDRE (Hold_fdre_C_D)         0.060     2.194    blob4minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 run_start_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5minX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.671%)  route 0.203ns (61.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[8]/Q
    SLICE_X1Y139         net (fo=55, unset)           0.203     2.178    n_0_run_start_x_reg[8]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.028     2.206    blob5minX[8]_i_1/O
    SLICE_X1Y139         net (fo=1, routed)           0.000     2.206    blob5minX[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y139         net (fo=582, unset)          0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.138    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.060     2.198    blob5minX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 blob6minY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1minY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.172%)  route 0.145ns (49.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X58Y128        net (fo=582, unset)          0.581     1.836    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.118     1.954    blob6minY_reg[6]/Q
    SLICE_X50Y127        net (fo=48, unset)           0.145     2.099    n_0_blob6minY_reg[6]
    SLICE_X50Y127        LUT6 (Prop_lut6_I3_O)        0.028     2.127    blob1minY[6]_i_1/O
    SLICE_X50Y127        net (fo=1, routed)           0.000     2.127    blob1minY[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X50Y127        net (fo=582, unset)          0.801     2.298    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.028    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.087     2.115    blob1minY_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 blob5minY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1minY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.231%)  route 0.132ns (50.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X57Y118        net (fo=582, unset)          0.582     1.837    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     1.937    blob5minY_reg[5]/Q
    SLICE_X59Y123        net (fo=47, unset)           0.132     2.069    n_0_blob5minY_reg[5]
    SLICE_X59Y123        LUT6 (Prop_lut6_I3_O)        0.028     2.097    blob1minY[5]_i_1/O
    SLICE_X59Y123        net (fo=1, routed)           0.000     2.097    blob1minY[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X59Y123        net (fo=582, unset)          0.797     2.294    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.024    
    SLICE_X59Y123        FDRE (Hold_fdre_C_D)         0.060     2.084    blob1minY_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 run_start_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.554%)  route 0.204ns (61.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[5]/Q
    SLICE_X0Y134         net (fo=33, unset)           0.204     2.179    n_0_run_start_x_reg[5]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.028     2.207    blob3minX[5]_i_1/O
    SLICE_X0Y134         net (fo=1, routed)           0.000     2.207    blob3minX[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y134         net (fo=582, unset)          0.887     2.384    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.134    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.060     2.194    blob3minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 blob6minY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob2minY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.232%)  route 0.143ns (52.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X55Y122        net (fo=582, unset)          0.579     1.834    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.100     1.934    blob6minY_reg[0]/Q
    SLICE_X59Y118        net (fo=48, unset)           0.143     2.077    n_0_blob6minY_reg[0]
    SLICE_X59Y118        LUT5 (Prop_lut5_I3_O)        0.028     2.105    blob2minY[0]_i_1/O
    SLICE_X59Y118        net (fo=1, routed)           0.000     2.105    blob2minY[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X59Y118        net (fo=582, unset)          0.803     2.300    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.030    
    SLICE_X59Y118        FDRE (Hold_fdre_C_D)         0.060     2.090    blob2minY_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 run_start_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.870%)  route 0.210ns (62.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[8]/Q
    SLICE_X0Y134         net (fo=55, unset)           0.210     2.185    n_0_run_start_x_reg[8]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.028     2.213    blob3minX[8]_i_1/O
    SLICE_X0Y134         net (fo=1, routed)           0.000     2.213    blob3minX[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X0Y134         net (fo=582, unset)          0.887     2.384    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.134    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.061     2.195    blob3minX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 blob6minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1minY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.492%)  route 0.149ns (50.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X58Y133        net (fo=582, unset)          0.586     1.841    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_fdre_C_Q)         0.118     1.959    blob6minY_reg[4]/Q
    SLICE_X54Y130        net (fo=48, unset)           0.149     2.108    n_0_blob6minY_reg[4]
    SLICE_X54Y130        LUT6 (Prop_lut6_I3_O)        0.028     2.136    blob1minY[4]_i_1/O
    SLICE_X54Y130        net (fo=1, routed)           0.000     2.136    blob1minY[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X54Y130        net (fo=582, unset)          0.801     2.298    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.028    
    SLICE_X54Y130        FDRE (Hold_fdre_C_D)         0.087     2.115    blob1minY_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 run_start_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.537%)  route 0.213ns (62.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[9]/Q
    SLICE_X1Y135         net (fo=43, unset)           0.213     2.188    n_0_run_start_x_reg[9]
    SLICE_X1Y135         LUT4 (Prop_lut4_I2_O)        0.028     2.216    blob3minX[9]_i_1/O
    SLICE_X1Y135         net (fo=1, routed)           0.000     2.216    blob3minX[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X1Y135         net (fo=582, unset)          0.888     2.385    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.135    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.060     2.195    blob3minX_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 blob5minY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.059%)  route 0.144ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X57Y118        net (fo=582, unset)          0.582     1.837    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.100     1.937    blob5minY_reg[7]/Q
    SLICE_X64Y123        net (fo=47, unset)           0.144     2.081    n_0_blob5minY_reg[7]
    SLICE_X64Y123        LUT5 (Prop_lut5_I1_O)        0.028     2.109    blob3minY[7]_i_1/O
    SLICE_X64Y123        net (fo=1, routed)           0.000     2.109    blob3minY[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X64Y123        net (fo=582, unset)          0.799     2.296    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.026    
    SLICE_X64Y123        FDRE (Hold_fdre_C_D)         0.060     2.086    blob3minY_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 run_start_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3minX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.165%)  route 0.236ns (64.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[6]/Q
    SLICE_X2Y127         net (fo=32, unset)           0.236     2.211    n_0_run_start_x_reg[6]
    SLICE_X2Y127         LUT4 (Prop_lut4_I2_O)        0.028     2.239    blob3minX[6]_i_1/O
    SLICE_X2Y127         net (fo=1, routed)           0.000     2.239    blob3minX[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y127         net (fo=582, unset)          0.881     2.378    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.128    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.087     2.215    blob3minX_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 blob6minY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.480%)  route 0.127ns (46.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X58Y133        net (fo=582, unset)          0.586     1.841    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_fdre_C_Q)         0.118     1.959    blob6minY_reg[7]/Q
    SLICE_X53Y132        net (fo=48, unset)           0.127     2.086    n_0_blob6minY_reg[7]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.028     2.114    blob4minY[7]_i_1/O
    SLICE_X53Y132        net (fo=1, routed)           0.000     2.114    blob4minY[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X53Y132        net (fo=582, unset)          0.803     2.300    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.030    
    SLICE_X53Y132        FDRE (Hold_fdre_C_D)         0.060     2.090    blob4minY_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 blob3maxY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob2maxY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.043%)  route 0.150ns (53.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X51Y135        net (fo=582, unset)          0.589     1.844    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_fdre_C_Q)         0.100     1.944    blob3maxY_reg[5]/Q
    SLICE_X60Y135        net (fo=50, unset)           0.150     2.094    n_0_blob3maxY_reg[5]
    SLICE_X60Y135        LUT6 (Prop_lut6_I2_O)        0.028     2.122    blob2maxY[5]_i_1/O
    SLICE_X60Y135        net (fo=1, routed)           0.000     2.122    blob2maxY[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X60Y135        net (fo=582, unset)          0.807     2.304    clk_IBUF_BUFG
                         clock pessimism             -0.269     2.034    
    SLICE_X60Y135        FDRE (Hold_fdre_C_D)         0.060     2.094    blob2maxY_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 run_start_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob2minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.156ns (40.731%)  route 0.227ns (59.269%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[10]/Q
    SLICE_X3Y141         net (fo=41, unset)           0.145     2.120    n_0_run_start_x_reg[10]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.148    blob6minX[10]_i_2/O
    SLICE_X2Y142         net (fo=3, unset)            0.082     2.230    blob6minX[10]
    SLICE_X2Y142         LUT6 (Prop_lut6_I0_O)        0.028     2.258    blob2minX[10]_i_2/O
    SLICE_X2Y142         net (fo=1, routed)           0.000     2.258    blob2minX[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X2Y142         net (fo=582, unset)          0.893     2.390    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.140    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.087     2.227    blob2minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 run_start_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.955%)  route 0.228ns (64.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X0Y151         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[6]/Q
    SLICE_X5Y134         net (fo=32, unset)           0.228     2.203    n_0_run_start_x_reg[6]
    SLICE_X5Y134         LUT3 (Prop_lut3_I0_O)        0.028     2.231    blob6minX[6]_i_1/O
    SLICE_X5Y134         net (fo=3, routed)           0.000     2.231    blob6minX[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X5Y134         net (fo=582, unset)          0.885     2.382    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.132    
    SLICE_X5Y134         FDRE (Hold_fdre_C_D)         0.060     2.192    blob6minX_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 run_start_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob1minX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.156ns (42.623%)  route 0.210ns (57.377%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    clk_IBUF_BUFG_inst/O
    SLICE_X1Y150         net (fo=582, unset)          0.620     1.875    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975    run_start_x_reg[10]/Q
    SLICE_X3Y141         net (fo=41, unset)           0.145     2.120    n_0_run_start_x_reg[10]
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.148    blob6minX[10]_i_2/O
    SLICE_X4Y141         net (fo=3, unset)            0.065     2.213    blob6minX[10]
    SLICE_X4Y141         LUT6 (Prop_lut6_I1_O)        0.028     2.241    blob1minX[10]_i_2/O
    SLICE_X4Y141         net (fo=1, routed)           0.000     2.241    blob1minX[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    clk
    AL31                 net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    clk_IBUF_BUFG_inst/O
    SLICE_X4Y141         net (fo=582, unset)          0.891     2.388    clk_IBUF_BUFG
                         clock pessimism             -0.249     2.138    
    SLICE_X4Y141         FDRE (Hold_fdre_C_D)         0.060     2.198    blob1minX_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.043    




