`default_nettype none
`timescale 1ns/10ps

module test;
    reg a;
     reg [4:0]b = 5'b11000;
    reg c; 
    always 
    begin
        c = 1;
        a = 0;
        // b = {c,a};
        $display("a=%b ",b[4-:3]);
        #100;
        $finish;
    end
endmodule