#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027c64a9a260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027c64a9bbb0 .scope module, "tb_shift_register_256" "tb_shift_register_256" 3 2;
 .timescale 0 0;
v0000027c64ab2e50_0 .var "clk", 0 0;
v0000027c64ab2ef0_0 .var "din", 0 0;
v0000027c64ae3600_0 .net "dout", 0 0, v0000027c64ab2b30_0;  1 drivers
v0000027c64ae36a0_0 .var "en", 0 0;
v0000027c64ae3740_0 .var "rst_n", 0 0;
v0000027c64ae37e0_0 .var "shift_dir", 0 0;
S_0000027c64a9bd40 .scope module, "uut" "shift_register_256" 3 12, 4 2 0, S_0000027c64a9bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "din";
    .port_info 4 /INPUT 1 "shift_dir";
    .port_info 5 /OUTPUT 1 "dout";
v0000027c64a9a3f0_0 .net "clk", 0 0, v0000027c64ab2e50_0;  1 drivers
v0000027c64a9bed0_0 .net "din", 0 0, v0000027c64ab2ef0_0;  1 drivers
v0000027c64ab2b30_0 .var "dout", 0 0;
v0000027c64ab2bd0_0 .net "en", 0 0, v0000027c64ae36a0_0;  1 drivers
v0000027c64ab2c70_0 .net "rst_n", 0 0, v0000027c64ae3740_0;  1 drivers
v0000027c64ab2d10_0 .net "shift_dir", 0 0, v0000027c64ae37e0_0;  1 drivers
v0000027c64ab2db0_0 .var "shift_reg", 255 0;
E_0000027c64ad6230/0 .event negedge, v0000027c64ab2c70_0;
E_0000027c64ad6230/1 .event posedge, v0000027c64a9a3f0_0;
E_0000027c64ad6230 .event/or E_0000027c64ad6230/0, E_0000027c64ad6230/1;
    .scope S_0000027c64a9bd40;
T_0 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000027c64ab2db0_0, 0, 256;
    %end;
    .thread T_0, $init;
    .scope S_0000027c64a9bd40;
T_1 ;
    %wait E_0000027c64ad6230;
    %load/vec4 v0000027c64ab2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0000027c64ab2db0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027c64ab2bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027c64ab2d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000027c64ab2db0_0;
    %parti/s 255, 0, 2;
    %load/vec4 v0000027c64a9bed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c64ab2db0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027c64a9bed0_0;
    %load/vec4 v0000027c64ab2db0_0;
    %parti/s 255, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c64ab2db0_0, 0;
T_1.5 ;
    %load/vec4 v0000027c64ab2d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0000027c64ab2db0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0000027c64ab2db0_0;
    %parti/s 1, 255, 9;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0000027c64ab2b30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027c64a9bbb0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000027c64ab2e50_0;
    %inv;
    %store/vec4 v0000027c64ab2e50_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027c64a9bbb0;
T_3 ;
    %vpi_call/w 3 28 "$dumpfile", "shift_register_sim.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c64a9bbb0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000027c64a9bbb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ae3740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ae36a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ae37e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ae3740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ae36a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ae37e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ae37e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c64ab2ef0_0, 0, 1;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim\tb_shift_register_256.v";
    "..\src\shift_register_256.v";
