{"vcs1":{"timestamp_begin":1680390300.239105244, "rt":0.87, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680390301.139747745, "rt":1.34, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1680390302.499751367, "rt":0.60, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680390299.954611437}
{"VCS_COMP_START_TIME": 1680390299.954611437}
{"VCS_COMP_END_TIME": 1680390304.530630832}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340044}}
{"stitch_vcselab": {"peak_mem": 239016}}
