#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14fe04b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14fe04cf0 .scope module, "tb_numConv" "tb_numConv" 3 1;
 .timescale 0 0;
P_0x6000008cad40 .param/l "n" 0 3 2, +C4<00000000000000000000000000000100>;
v0x600002fc8900_0 .var "bin", 3 0;
v0x600002fc8990_0 .net "bin_2_gray", 3 0, L_0x6000036c87e0;  1 drivers
v0x600002fc8a20_0 .var "exp_gray", 3 0;
v0x600002fc8ab0_0 .net "gray_2_bin", 3 0, v0x600002fc8630_0;  1 drivers
S_0x14fe05c10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 34, 3 34 0, S_0x14fe04cf0;
 .timescale 0 0;
v0x600002fc82d0_0 .var/2s "i", 31 0;
S_0x14fe05d80 .scope module, "DUT" "numConv" 3 15, 4 3 0, S_0x14fe04cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "bin_2_gray";
    .port_info 1 /OUTPUT 4 "gray_2_bin";
    .port_info 2 /INPUT 4 "bin";
P_0x6000008cadc0 .param/l "n" 0 4 3, +C4<00000000000000000000000000000100>;
L_0x6000036c87e0 .functor XOR 4, L_0x600002cc8140, v0x600002fc8900_0, C4<0000>, C4<0000>;
v0x600002fc8360_0 .net *"_ivl_0", 3 0, L_0x600002cc8140;  1 drivers
v0x600002fc83f0_0 .net *"_ivl_2", 2 0, L_0x600002cc80a0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002fc8480_0 .net *"_ivl_4", 0 0, L_0x140078010;  1 drivers
v0x600002fc8510_0 .net "bin", 3 0, v0x600002fc8900_0;  1 drivers
v0x600002fc85a0_0 .net "bin_2_gray", 3 0, L_0x6000036c87e0;  alias, 1 drivers
v0x600002fc8630_0 .var "gray_2_bin", 3 0;
v0x600002fc86c0_0 .var/i "i", 31 0;
E_0x6000008cae40 .event anyedge, v0x600002fc85a0_0;
L_0x600002cc80a0 .part v0x600002fc8900_0, 1, 3;
L_0x600002cc8140 .concat [ 3 1 0 0], L_0x600002cc80a0, L_0x140078010;
S_0x14fe07ae0 .scope function.vec4.s4, "code_conv" "code_conv" 3 23, 3 23 0, S_0x14fe04cf0;
 .timescale 0 0;
v0x600002fc8750_0 .var "bin", 3 0;
; Variable code_conv is vec4 return value of scope S_0x14fe07ae0
v0x600002fc8870_0 .var "gray", 3 0;
TD_tb_numConv.code_conv ;
    %load/vec4 v0x600002fc8750_0;
    %load/vec4 v0x600002fc8750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x600002fc8870_0, 0, 4;
    %load/vec4 v0x600002fc8870_0;
    %ret/vec4 0, 0, 4;  Assign to code_conv (store_vec4_to_lval)
    %disable/flow S_0x14fe07ae0;
    %end;
    .scope S_0x14fe05d80;
T_1 ;
    %wait E_0x6000008cae40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fc86c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x600002fc86c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x600002fc85a0_0;
    %load/vec4 v0x600002fc86c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %xor/r;
    %ix/getv/s 4, v0x600002fc86c0_0;
    %store/vec4 v0x600002fc8630_0, 4, 1;
    %load/vec4 v0x600002fc86c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002fc86c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14fe04cf0;
T_2 ;
    %fork t_1, S_0x14fe05c10;
    %jmp t_0;
    .scope S_0x14fe05c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002fc82d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600002fc82d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x600002fc8900_0, 0, 4;
    %load/vec4 v0x600002fc8900_0;
    %store/vec4 v0x600002fc8750_0, 0, 4;
    %callf/vec4 TD_tb_numConv.code_conv, S_0x14fe07ae0;
    %store/vec4 v0x600002fc8a20_0, 0, 4;
    %delay 1410065408, 2;
    %load/vec4 v0x600002fc8a20_0;
    %load/vec4 v0x600002fc8990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0x600002fc8900_0;
    %load/vec4 v0x600002fc8ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 3 39 "$display", "In = %0d, Exp_Gray = %0d, Gray = %0d, Bin = %0d", v0x600002fc8900_0, v0x600002fc8a20_0, v0x600002fc8990_0, v0x600002fc8ab0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 41 "$display", "Simulation Fail ;(" {0 0 0};
    %vpi_call/w 3 42 "$display", "In = %0d, Exp_Gray = %0d, Gray = %0d, Bin = %0d", v0x600002fc8900_0, v0x600002fc8a20_0, v0x600002fc8990_0, v0x600002fc8ab0_0 {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
T_2.3 ;
    %load/vec4 v0x600002fc82d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600002fc82d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x14fe04cf0;
t_0 %join;
    %vpi_call/w 3 46 "$display", "Simulation Pass ;)" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x14fe04cf0;
T_3 ;
    %vpi_call/w 3 52 "$dumpfile", "tb_numConv.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14fe04cf0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_numConv.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/numConv/numConv.v";
