============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 17:58:24 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.prj"
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/ip_ram.v already exists in IP ../../al_ip/ip_ram.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(77)
HDL-1007 : analyze verilog file ../../al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../../sources/rtl/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../sources/rtl/camera_init.v(74)
HDL-1007 : analyze verilog file ../../sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file ../../sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file ../../sources/rtl/test_camera.v
HDL-1007 : analyze verilog file ../../sources/rtl/camera_reader.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/cam_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc ../../cam.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock clk_24m -divide_by 1.0000 "
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock clk_24m -divide_by 2.0000 "
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock clk_24m -divide_by 6.0000 "
RUN-1104 : Import SDC file ../../cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_vga_sync/clk driven by BUFG (111 clock/control pins, 2 other pins).
SYN-4027 : Net u_camera_reader/clk is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net u_vga_sync/clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1246 instances
RUN-0007 : 801 luts, 213 seqs, 78 mslices, 39 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1659 nets
RUN-1001 : 1290 nets have 2 pins
RUN-1001 : 197 nets have [3 - 5] pins
RUN-1001 : 75 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     46      
RUN-1001 :   No   |  No   |  Yes  |     75      
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     48      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1244 instances, 801 luts, 213 seqs, 117 slices, 23 macros(117 instances: 78 mslices 39 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8128, tnet num: 1657, tinst num: 1244, tnode num: 9363, tedge num: 13619.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.346009s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (103.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 346420
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1244.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 294729, overlap = 139.5
PHY-3002 : Step(2): len = 275328, overlap = 139.5
PHY-3002 : Step(3): len = 253565, overlap = 139.5
PHY-3002 : Step(4): len = 233066, overlap = 137.25
PHY-3002 : Step(5): len = 228215, overlap = 139.5
PHY-3002 : Step(6): len = 221943, overlap = 137.25
PHY-3002 : Step(7): len = 216631, overlap = 139.5
PHY-3002 : Step(8): len = 213672, overlap = 139.5
PHY-3002 : Step(9): len = 208229, overlap = 139.5
PHY-3002 : Step(10): len = 205229, overlap = 139.5
PHY-3002 : Step(11): len = 202599, overlap = 139.5
PHY-3002 : Step(12): len = 197485, overlap = 139.5
PHY-3002 : Step(13): len = 194162, overlap = 139.5
PHY-3002 : Step(14): len = 192175, overlap = 139.5
PHY-3002 : Step(15): len = 186722, overlap = 139.5
PHY-3002 : Step(16): len = 183099, overlap = 139.5
PHY-3002 : Step(17): len = 181296, overlap = 139.5
PHY-3002 : Step(18): len = 177293, overlap = 139.5
PHY-3002 : Step(19): len = 172789, overlap = 139.5
PHY-3002 : Step(20): len = 170579, overlap = 139.5
PHY-3002 : Step(21): len = 168536, overlap = 139.5
PHY-3002 : Step(22): len = 163883, overlap = 139.5
PHY-3002 : Step(23): len = 160992, overlap = 139.5
PHY-3002 : Step(24): len = 158533, overlap = 139.5
PHY-3002 : Step(25): len = 156749, overlap = 139.5
PHY-3002 : Step(26): len = 153338, overlap = 137.25
PHY-3002 : Step(27): len = 147698, overlap = 139.5
PHY-3002 : Step(28): len = 145579, overlap = 139.5
PHY-3002 : Step(29): len = 144072, overlap = 139.5
PHY-3002 : Step(30): len = 130748, overlap = 146.125
PHY-3002 : Step(31): len = 126147, overlap = 145.5
PHY-3002 : Step(32): len = 124055, overlap = 144.625
PHY-3002 : Step(33): len = 122930, overlap = 144.812
PHY-3002 : Step(34): len = 120913, overlap = 145.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.4629e-07
PHY-3002 : Step(35): len = 119865, overlap = 145.312
PHY-3002 : Step(36): len = 116936, overlap = 145.625
PHY-3002 : Step(37): len = 115780, overlap = 144.75
PHY-3002 : Step(38): len = 114142, overlap = 144.125
PHY-3002 : Step(39): len = 113547, overlap = 143.875
PHY-3002 : Step(40): len = 113185, overlap = 143.25
PHY-3002 : Step(41): len = 112662, overlap = 143.25
PHY-3002 : Step(42): len = 109971, overlap = 143.625
PHY-3002 : Step(43): len = 108312, overlap = 142
PHY-3002 : Step(44): len = 103940, overlap = 140.25
PHY-3002 : Step(45): len = 102601, overlap = 140.25
PHY-3002 : Step(46): len = 101709, overlap = 140.25
PHY-3002 : Step(47): len = 101394, overlap = 140.25
PHY-3002 : Step(48): len = 101049, overlap = 140.25
PHY-3002 : Step(49): len = 100343, overlap = 140.25
PHY-3002 : Step(50): len = 84166.5, overlap = 143.125
PHY-3002 : Step(51): len = 81745.5, overlap = 146.875
PHY-3002 : Step(52): len = 79695.2, overlap = 147.625
PHY-3002 : Step(53): len = 76572.3, overlap = 148.125
PHY-3002 : Step(54): len = 74395.7, overlap = 149.562
PHY-3002 : Step(55): len = 73896.6, overlap = 149.688
PHY-3002 : Step(56): len = 72314.4, overlap = 150.594
PHY-3002 : Step(57): len = 71809, overlap = 151.125
PHY-3002 : Step(58): len = 70994.2, overlap = 151.188
PHY-3002 : Step(59): len = 69130.5, overlap = 152.688
PHY-3002 : Step(60): len = 67306.6, overlap = 151.531
PHY-3002 : Step(61): len = 65522.9, overlap = 151.375
PHY-3002 : Step(62): len = 64711.4, overlap = 151.312
PHY-3002 : Step(63): len = 63774.9, overlap = 149.312
PHY-3002 : Step(64): len = 61743.6, overlap = 147
PHY-3002 : Step(65): len = 60937.2, overlap = 146.562
PHY-3002 : Step(66): len = 59639.2, overlap = 144.875
PHY-3002 : Step(67): len = 58460.4, overlap = 143.375
PHY-3002 : Step(68): len = 57188.1, overlap = 142.188
PHY-3002 : Step(69): len = 55426.3, overlap = 141.5
PHY-3002 : Step(70): len = 54463, overlap = 140.75
PHY-3002 : Step(71): len = 53613.9, overlap = 140.25
PHY-3002 : Step(72): len = 52143.1, overlap = 141.688
PHY-3002 : Step(73): len = 50582.5, overlap = 143.75
PHY-3002 : Step(74): len = 48909.5, overlap = 145.438
PHY-3002 : Step(75): len = 48342.9, overlap = 145.531
PHY-3002 : Step(76): len = 46882.5, overlap = 146.406
PHY-3002 : Step(77): len = 45608.1, overlap = 149.625
PHY-3002 : Step(78): len = 44562.5, overlap = 149.625
PHY-3002 : Step(79): len = 43913.9, overlap = 151.438
PHY-3002 : Step(80): len = 43590.6, overlap = 151.438
PHY-3002 : Step(81): len = 43543, overlap = 151.438
PHY-3002 : Step(82): len = 43436, overlap = 151.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.49258e-06
PHY-3002 : Step(83): len = 44118.6, overlap = 152.094
PHY-3002 : Step(84): len = 46160.2, overlap = 152.594
PHY-3002 : Step(85): len = 46108.7, overlap = 152.656
PHY-3002 : Step(86): len = 46503.8, overlap = 150.531
PHY-3002 : Step(87): len = 47301.5, overlap = 148.281
PHY-3002 : Step(88): len = 46858.9, overlap = 148.344
PHY-3002 : Step(89): len = 46751.5, overlap = 148.344
PHY-3002 : Step(90): len = 45531.3, overlap = 152.938
PHY-3002 : Step(91): len = 45215.3, overlap = 153.375
PHY-3002 : Step(92): len = 45159.9, overlap = 153.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.98516e-06
PHY-3002 : Step(93): len = 47158.6, overlap = 148.875
PHY-3002 : Step(94): len = 50112.1, overlap = 144.938
PHY-3002 : Step(95): len = 49054.3, overlap = 145
PHY-3002 : Step(96): len = 48820.8, overlap = 142.875
PHY-3002 : Step(97): len = 48613.9, overlap = 145.125
PHY-3002 : Step(98): len = 48610.9, overlap = 145.125
PHY-3002 : Step(99): len = 48676.2, overlap = 145.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.97032e-06
PHY-3002 : Step(100): len = 50505.7, overlap = 138.375
PHY-3002 : Step(101): len = 53980, overlap = 131.688
PHY-3002 : Step(102): len = 54053.9, overlap = 131.75
PHY-3002 : Step(103): len = 54742.8, overlap = 131.875
PHY-3002 : Step(104): len = 54401.8, overlap = 132.062
PHY-3002 : Step(105): len = 53710.3, overlap = 132.5
PHY-3002 : Step(106): len = 54186, overlap = 126.125
PHY-3002 : Step(107): len = 54418.6, overlap = 126.219
PHY-3002 : Step(108): len = 54045.9, overlap = 130.906
PHY-3002 : Step(109): len = 53754.9, overlap = 128.75
PHY-3002 : Step(110): len = 53085.1, overlap = 134.406
PHY-3002 : Step(111): len = 52741.1, overlap = 131.469
PHY-3002 : Step(112): len = 52451.1, overlap = 122.938
PHY-3002 : Step(113): len = 52085.9, overlap = 123.031
PHY-3002 : Step(114): len = 51439.7, overlap = 118.625
PHY-3002 : Step(115): len = 50805.5, overlap = 123.25
PHY-3002 : Step(116): len = 50281, overlap = 123.312
PHY-3002 : Step(117): len = 50110.9, overlap = 123.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.19406e-05
PHY-3002 : Step(118): len = 53999.8, overlap = 118.844
PHY-3002 : Step(119): len = 54729.8, overlap = 114.344
PHY-3002 : Step(120): len = 56000.2, overlap = 118.844
PHY-3002 : Step(121): len = 56115.2, overlap = 118.656
PHY-3002 : Step(122): len = 55182.6, overlap = 118.656
PHY-3002 : Step(123): len = 54723.4, overlap = 118.844
PHY-3002 : Step(124): len = 55043.7, overlap = 123.375
PHY-3002 : Step(125): len = 55067.1, overlap = 116.469
PHY-3002 : Step(126): len = 54435.7, overlap = 116.531
PHY-3002 : Step(127): len = 53685, overlap = 116.594
PHY-3002 : Step(128): len = 53051.2, overlap = 116.531
PHY-3002 : Step(129): len = 53175.7, overlap = 116.688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.38813e-05
PHY-3002 : Step(130): len = 56255.7, overlap = 121.188
PHY-3002 : Step(131): len = 57791.7, overlap = 127.938
PHY-3002 : Step(132): len = 59654.6, overlap = 130.344
PHY-3002 : Step(133): len = 60756.9, overlap = 130.344
PHY-3002 : Step(134): len = 60796.7, overlap = 139.219
PHY-3002 : Step(135): len = 60398, overlap = 134.75
PHY-3002 : Step(136): len = 59738.1, overlap = 134.75
PHY-3002 : Step(137): len = 59232.9, overlap = 128.094
PHY-3002 : Step(138): len = 58935.7, overlap = 130.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.77626e-05
PHY-3002 : Step(139): len = 61488.3, overlap = 128.094
PHY-3002 : Step(140): len = 62709.5, overlap = 123.688
PHY-3002 : Step(141): len = 62764.3, overlap = 119.375
PHY-3002 : Step(142): len = 63242.4, overlap = 117.125
PHY-3002 : Step(143): len = 63956.9, overlap = 123.875
PHY-3002 : Step(144): len = 63986.2, overlap = 126.219
PHY-3002 : Step(145): len = 63767.1, overlap = 124.062
PHY-3002 : Step(146): len = 63268.5, overlap = 124.062
PHY-3002 : Step(147): len = 62862.9, overlap = 121.812
PHY-3002 : Step(148): len = 62692.2, overlap = 119.656
PHY-3002 : Step(149): len = 62485.9, overlap = 112.906
PHY-3002 : Step(150): len = 62189.8, overlap = 115.156
PHY-3002 : Step(151): len = 61951, overlap = 115.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.55251e-05
PHY-3002 : Step(152): len = 63340.1, overlap = 113.125
PHY-3002 : Step(153): len = 64210.1, overlap = 113.125
PHY-3002 : Step(154): len = 64238, overlap = 108.719
PHY-3002 : Step(155): len = 64295.1, overlap = 104.219
PHY-3002 : Step(156): len = 64669.2, overlap = 106.562
PHY-3002 : Step(157): len = 64887.9, overlap = 102.062
PHY-3002 : Step(158): len = 64828.7, overlap = 106.562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00019105
PHY-3002 : Step(159): len = 65505.4, overlap = 106.688
PHY-3002 : Step(160): len = 65942.5, overlap = 99.9375
PHY-3002 : Step(161): len = 66152.2, overlap = 99.9375
PHY-3002 : Step(162): len = 66683.4, overlap = 106.688
PHY-3002 : Step(163): len = 67614.5, overlap = 110.938
PHY-3002 : Step(164): len = 67804, overlap = 108.594
PHY-3002 : Step(165): len = 67930.5, overlap = 106.344
PHY-3002 : Step(166): len = 67885.9, overlap = 104.188
PHY-3002 : Step(167): len = 67699.9, overlap = 104.344
PHY-3002 : Step(168): len = 67654, overlap = 104.5
PHY-3002 : Step(169): len = 67690.3, overlap = 104.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000382101
PHY-3002 : Step(170): len = 68219.5, overlap = 104.562
PHY-3002 : Step(171): len = 68546.6, overlap = 103.938
PHY-3002 : Step(172): len = 68731.6, overlap = 105.5
PHY-3002 : Step(173): len = 68831.1, overlap = 105.469
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000764201
PHY-3002 : Step(174): len = 69065, overlap = 105.531
PHY-3002 : Step(175): len = 69393.3, overlap = 105.531
PHY-3002 : Step(176): len = 69924.7, overlap = 103.531
PHY-3002 : Step(177): len = 70040.4, overlap = 102.531
PHY-3002 : Step(178): len = 70157.6, overlap = 102.594
PHY-3002 : Step(179): len = 70223.8, overlap = 102.5
PHY-3002 : Step(180): len = 70290.9, overlap = 106.906
PHY-3002 : Step(181): len = 70344.1, overlap = 106.562
PHY-3002 : Step(182): len = 70227.2, overlap = 106.625
PHY-3002 : Step(183): len = 70131.2, overlap = 104.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00123648
PHY-3002 : Step(184): len = 70346.1, overlap = 104.438
PHY-3002 : Step(185): len = 70416.7, overlap = 103.656
PHY-3002 : Step(186): len = 70578.2, overlap = 103.625
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00200062
PHY-3002 : Step(187): len = 70591.4, overlap = 103.75
PHY-3002 : Step(188): len = 70632.1, overlap = 101.5
PHY-3002 : Step(189): len = 70790.5, overlap = 101.5
PHY-3002 : Step(190): len = 70995.8, overlap = 101.375
PHY-3002 : Step(191): len = 70958, overlap = 101.375
PHY-3002 : Step(192): len = 70902, overlap = 101.156
PHY-3002 : Step(193): len = 70977.6, overlap = 96.5625
PHY-3002 : Step(194): len = 70989.8, overlap = 95.5625
PHY-3002 : Step(195): len = 70982.3, overlap = 95.5312
PHY-3002 : Step(196): len = 71014.4, overlap = 94.3125
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.003237
PHY-3002 : Step(197): len = 71011, overlap = 94.3125
PHY-3002 : Step(198): len = 71173.5, overlap = 89.8125
PHY-3002 : Step(199): len = 71235.9, overlap = 90.0625
PHY-3002 : Step(200): len = 71249.7, overlap = 89.6562
PHY-3002 : Step(201): len = 71244.1, overlap = 86.5938
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00523747
PHY-3002 : Step(202): len = 71260.5, overlap = 86.1562
PHY-3002 : Step(203): len = 71351.5, overlap = 81.75
PHY-3002 : Step(204): len = 71410.7, overlap = 81.75
PHY-3002 : Step(205): len = 71409.1, overlap = 76.375
PHY-3002 : Step(206): len = 71433.7, overlap = 80.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040634s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15103e-05
PHY-3002 : Step(207): len = 88744.9, overlap = 30.4688
PHY-3002 : Step(208): len = 88332.7, overlap = 30.4062
PHY-3002 : Step(209): len = 87085.6, overlap = 27.9688
PHY-3002 : Step(210): len = 84371, overlap = 30.0625
PHY-3002 : Step(211): len = 82816.4, overlap = 39.75
PHY-3002 : Step(212): len = 82029.4, overlap = 40.4062
PHY-3002 : Step(213): len = 81026.3, overlap = 40.125
PHY-3002 : Step(214): len = 79834.5, overlap = 40.875
PHY-3002 : Step(215): len = 78844.6, overlap = 40.4062
PHY-3002 : Step(216): len = 78330.8, overlap = 40.9062
PHY-3002 : Step(217): len = 78164, overlap = 40.9688
PHY-3002 : Step(218): len = 78135.7, overlap = 40.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30206e-05
PHY-3002 : Step(219): len = 77966.5, overlap = 40.3125
PHY-3002 : Step(220): len = 77914.5, overlap = 40.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.60411e-05
PHY-3002 : Step(221): len = 77912.4, overlap = 40.4375
PHY-3002 : Step(222): len = 77912.4, overlap = 40.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037419s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.30691e-05
PHY-3002 : Step(223): len = 77949, overlap = 60.6562
PHY-3002 : Step(224): len = 78092.3, overlap = 60.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.61381e-05
PHY-3002 : Step(225): len = 78277.3, overlap = 60.25
PHY-3002 : Step(226): len = 78739.4, overlap = 58
PHY-3002 : Step(227): len = 79741.6, overlap = 42.5
PHY-3002 : Step(228): len = 79861.3, overlap = 41.625
PHY-3002 : Step(229): len = 79960.3, overlap = 42.7812
PHY-3002 : Step(230): len = 79844.4, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.77334e-05
PHY-3002 : Step(231): len = 80457.7, overlap = 41.9375
PHY-3002 : Step(232): len = 81093.5, overlap = 33.1875
PHY-3002 : Step(233): len = 81239.1, overlap = 33.4688
PHY-3002 : Step(234): len = 81552.1, overlap = 36.9062
PHY-3002 : Step(235): len = 82016.2, overlap = 35.8125
PHY-3002 : Step(236): len = 82392.6, overlap = 29.4375
PHY-3002 : Step(237): len = 82753.8, overlap = 25.4062
PHY-3002 : Step(238): len = 82980.1, overlap = 23.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8128, tnet num: 1657, tinst num: 1244, tnode num: 9363, tedge num: 13619.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 59.69 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1659.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 115920, over cnt = 357(1%), over = 2049, worst = 23
PHY-1001 : End global iterations;  0.248302s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (138.4%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 36.16, top10 = 25.93, top15 = 19.57.
PHY-1001 : End incremental global routing;  0.317546s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (127.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054889s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model test_camera.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1192 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 1256 instances, 813 luts, 213 seqs, 117 slices, 23 macros(117 instances: 78 mslices 39 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 85788.4
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8188, tnet num: 1669, tinst num: 1256, tnode num: 9423, tedge num: 13715.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.359395s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(239): len = 85170.4, overlap = 6.15625
PHY-3002 : Step(240): len = 84949.4, overlap = 6.21875
PHY-3002 : Step(241): len = 84862.1, overlap = 6.125
PHY-3002 : Step(242): len = 84790.1, overlap = 6.125
PHY-3002 : Step(243): len = 84779.9, overlap = 6.28125
PHY-3002 : Step(244): len = 84757.5, overlap = 6.34375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000770791
PHY-3002 : Step(245): len = 84725.3, overlap = 6.4375
PHY-3002 : Step(246): len = 84728.4, overlap = 6.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038178s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000407399
PHY-3002 : Step(247): len = 84730.9, overlap = 23.5938
PHY-3002 : Step(248): len = 84745.7, overlap = 23.5938
PHY-3001 : Final: Len = 84745.7, Over = 23.5938
PHY-3001 : End incremental placement;  0.558000s wall, 0.593750s user + 0.171875s system = 0.765625s CPU (137.2%)

OPT-1001 : Total overflow 59.75 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  0.970444s wall, 1.062500s user + 0.218750s system = 1.281250s CPU (132.0%)

OPT-1001 : Current memory(MB): used = 175, reserve = 148, peak = 175.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1298/1671.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 117744, over cnt = 358(1%), over = 2010, worst = 22
PHY-1002 : len = 126672, over cnt = 286(0%), over = 1161, worst = 21
PHY-1002 : len = 134256, over cnt = 101(0%), over = 437, worst = 20
PHY-1002 : len = 136640, over cnt = 59(0%), over = 227, worst = 16
PHY-1002 : len = 138136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.404261s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (127.5%)

PHY-1001 : Congestion index: top1 = 44.44, top5 = 32.85, top10 = 25.72, top15 = 20.56.
OPT-1001 : End congestion update;  0.466414s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (124.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1669 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037641s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.0%)

OPT-0007 : Start: WNS 33397 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.504177s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (120.9%)

OPT-1001 : Current memory(MB): used = 173, reserve = 145, peak = 175.
OPT-1001 : End physical optimization;  1.813535s wall, 1.953125s user + 0.281250s system = 2.234375s CPU (123.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 813 LUT to BLE ...
SYN-4008 : Packed 813 LUT and 114 SEQ to BLE.
SYN-4003 : Packing 99 remaining SEQ's ...
SYN-4005 : Packed 72 SEQ with LUT/SLICE
SYN-4006 : 641 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 840/1072 primitive instances ...
PHY-3001 : End packing;  0.050876s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.1%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 705 instances
RUN-1001 : 295 mslices, 295 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1559 nets
RUN-1001 : 1086 nets have 2 pins
RUN-1001 : 287 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 703 instances, 590 slices, 23 macros(117 instances: 78 mslices 39 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 85296, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8013, tnet num: 1557, tinst num: 703, tnode num: 9103, tedge num: 13667.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.369235s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75596e-05
PHY-3002 : Step(249): len = 84974.7, overlap = 36
PHY-3002 : Step(250): len = 84720.2, overlap = 35.5
PHY-3002 : Step(251): len = 84584.1, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51191e-05
PHY-3002 : Step(252): len = 84861.1, overlap = 35
PHY-3002 : Step(253): len = 85293, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150238
PHY-3002 : Step(254): len = 85793.8, overlap = 31.75
PHY-3002 : Step(255): len = 86356.6, overlap = 32.5
PHY-3002 : Step(256): len = 86903.7, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.096166s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (211.2%)

PHY-3001 : Trial Legalized: Len = 95255.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039691s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000611505
PHY-3002 : Step(257): len = 93648.8, overlap = 2.75
PHY-3002 : Step(258): len = 91534.1, overlap = 4.75
PHY-3002 : Step(259): len = 89978.1, overlap = 7
PHY-3002 : Step(260): len = 88841.4, overlap = 10.5
PHY-3002 : Step(261): len = 88269.6, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00122301
PHY-3002 : Step(262): len = 88254.7, overlap = 11.5
PHY-3002 : Step(263): len = 88281.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00244602
PHY-3002 : Step(264): len = 88305.2, overlap = 12.75
PHY-3002 : Step(265): len = 88284.5, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006012s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (259.9%)

PHY-3001 : Legalized: Len = 91833, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 91941, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8013, tnet num: 1557, tinst num: 703, tnode num: 9103, tedge num: 13667.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/1559.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 128360, over cnt = 345(0%), over = 944, worst = 11
PHY-1002 : len = 132432, over cnt = 188(0%), over = 468, worst = 11
PHY-1002 : len = 134392, over cnt = 114(0%), over = 322, worst = 10
PHY-1002 : len = 138096, over cnt = 28(0%), over = 68, worst = 10
PHY-1002 : len = 139208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.482124s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (129.6%)

PHY-1001 : Congestion index: top1 = 38.02, top5 = 30.28, top10 = 25.02, top15 = 20.74.
PHY-1001 : End incremental global routing;  0.546842s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (125.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057069s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.636207s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (120.3%)

OPT-1001 : Current memory(MB): used = 179, reserve = 152, peak = 179.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1393/1559.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 38.02, top5 = 30.28, top10 = 25.02, top15 = 20.74.
OPT-1001 : End congestion update;  0.070054s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037428s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.5%)

OPT-0007 : Start: WNS 33747 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.107608s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.6%)

OPT-1001 : Current memory(MB): used = 182, reserve = 155, peak = 182.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037065s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1393/1559.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 38.02, top5 = 30.28, top10 = 25.02, top15 = 20.74.
PHY-1001 : End incremental global routing;  0.063761s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054821s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1393/1559.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 139208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009639s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 38.02, top5 = 30.28, top10 = 25.02, top15 = 20.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036431s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 33747 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 37.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 33747ps with logic level 6 
RUN-1001 :       #2 path slack 33813ps with logic level 5 
OPT-1001 : End physical optimization;  1.380839s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (110.9%)

RUN-1003 : finish command "place" in  8.633647s wall, 12.609375s user + 4.984375s system = 17.593750s CPU (203.8%)

RUN-1004 : used memory is 165 MB, reserved memory is 138 MB, peak memory is 182 MB
RUN-1002 : start command "export_db cam_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 705 instances
RUN-1001 : 295 mslices, 295 lslices, 45 pads, 61 brams, 1 dsps
RUN-1001 : There are total 1559 nets
RUN-1001 : 1086 nets have 2 pins
RUN-1001 : 287 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8013, tnet num: 1557, tinst num: 703, tnode num: 9103, tedge num: 13667.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 295 mslices, 295 lslices, 45 pads, 61 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 126312, over cnt = 377(1%), over = 1088, worst = 12
PHY-1002 : len = 131032, over cnt = 226(0%), over = 565, worst = 11
PHY-1002 : len = 135624, over cnt = 110(0%), over = 217, worst = 11
PHY-1002 : len = 138616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.566686s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (113.0%)

PHY-1001 : Congestion index: top1 = 38.30, top5 = 30.36, top10 = 24.96, top15 = 20.65.
PHY-1001 : End global routing;  0.633067s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (113.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 197, reserve = 171, peak = 199.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_vga_sync/clk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_8 will be merged with clock u_camera_reader/wrreq
PHY-1001 : Current memory(MB): used = 458, reserve = 435, peak = 458.
PHY-1001 : End build detailed router design. 4.018722s wall, 3.968750s user + 0.046875s system = 4.015625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 38160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.524473s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 490, reserve = 468, peak = 490.
PHY-1001 : End phase 1; 2.529904s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Patch 692 net; 6.602905s wall, 6.593750s user + 0.000000s system = 6.593750s CPU (99.9%)

PHY-1022 : len = 257200, over cnt = 585(0%), over = 610, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 492, reserve = 471, peak = 492.
PHY-1001 : End initial routed; 7.560657s wall, 7.953125s user + 0.015625s system = 7.968750s CPU (105.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1418(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  32.361   |   0.000   |   0   
RUN-1001 :   Hold   |   0.242   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.465274s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.4%)

PHY-1001 : Current memory(MB): used = 494, reserve = 473, peak = 494.
PHY-1001 : End phase 2; 8.026000s wall, 8.406250s user + 0.015625s system = 8.421875s CPU (104.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 257200, over cnt = 585(0%), over = 610, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.013088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 257952, over cnt = 366(0%), over = 371, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.916454s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (162.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 260312, over cnt = 146(0%), over = 147, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.368123s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (111.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 262216, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.459018s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (129.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 262336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.036930s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1418(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  32.361   |   0.000   |   0   
RUN-1001 :   Hold   |   0.274   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.460343s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 55 feed throughs used by 39 nets
PHY-1001 : End commit to database; 0.313758s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 511, reserve = 489, peak = 511.
PHY-1001 : End phase 3; 3.735316s wall, 4.593750s user + 0.000000s system = 4.593750s CPU (123.0%)

PHY-1003 : Routed, final wirelength = 262336
PHY-1001 : Current memory(MB): used = 511, reserve = 490, peak = 511.
PHY-1001 : End export database. 0.010298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  18.558426s wall, 19.750000s user + 0.078125s system = 19.828125s CPU (106.8%)

RUN-1003 : finish command "route" in  19.679942s wall, 20.921875s user + 0.093750s system = 21.015625s CPU (106.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 444 MB, peak memory is 511 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1096   out of  19600    5.59%
#reg                      213   out of  19600    1.09%
#le                      1123
  #lut only               910   out of   1123   81.03%
  #reg only                27   out of   1123    2.40%
  #lut&reg                186   out of   1123   16.56%
#dsp                        1   out of     29    3.45%
#bram                      61   out of     64   95.31%
  #bram9k                  61
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                             Fanout
#1        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                  97
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0               91
#3        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc2               22
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1       21
#5        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0       18
#6        u_camera_reader/wrreq            GCLK               lslice             u_camera_reader/wrreq_syn_17.f1    13
#7        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                   1
#8        u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc1               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------+
|Instance          |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------+
|top               |test_camera   |1123   |979     |117     |213     |61      |1       |
|  u_camera_init   |camera_init   |534    |513     |9       |90      |0       |0       |
|    u_i2c_write   |i2c_module    |171    |171     |0       |42      |0       |0       |
|  u_camera_reader |camera_reader |127    |90      |22      |68      |0       |0       |
|  u_img           |img_cache     |0      |0       |0       |0       |61      |0       |
|  u_pll           |ip_pll        |0      |0       |0       |0       |0       |0       |
|  u_vga_sync      |lcd_sync      |223    |137     |86      |47      |0       |1       |
+--------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1039  
    #2          2       202   
    #3          3        41   
    #4          4        43   
    #5        5-10       86   
    #6        11-50      57   
    #7       51-100      33   
    #8       101-500     2    
  Average     4.09            

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8013, tnet num: 1557, tinst num: 703, tnode num: 9103, tedge num: 13667.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 8 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
		cam_pclk_dup_1
		u_camera_init/divider2[7]_syn_2
		u_camera_init/divider2[8]_syn_4
		u_camera_reader/wrreq_syn_8
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1002 : start command "export_bid cam_inst.bid"
RUN-1002 : start command "bitgen -bit cam.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 703
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1559, pip num: 20299
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 55
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1391 valid insts, and 53710 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit" in  3.881276s wall, 19.343750s user + 0.078125s system = 19.421875s CPU (500.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 468 MB, peak memory is 628 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_175824.log"
