<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443435380910" xml:lang="en-us">
  
  
  <title class="- topic/title " id="TitleArchitecturalFeatureTrapRegister_EL2">CPTR_EL2, Architectural Feature Trap Register, EL2</title>
  <shortdesc class="- topic/shortdesc ">The CPTR_EL2 controls trapping to EL2 for accesses to CPACR, trace
    functionality and registers associated with Advanced SIMD and floating-point execution. It also
    controls EL2 access to this functionality.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">CPTR_EL2 is a 32-bit register, and is part of the Virtualization registers
        functional group.</p>
      <fig class="- topic/fig " id="fig_n2q_1h1_3v">
        <title class="- topic/title ">CPTR_EL2 bit assignments</title>
        <image class="- topic/image " href="lau1443435423038.svg" id="image_fhq_1h1_3v" placement="inline">
          <alt class="- topic/alt ">CPTR_EL2 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        
      
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TTA, [20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Trap Trace Access.</p>
            <p class="- topic/p ">This bit is not implemented. <term class="- topic/term " outputclass="archterm">RES0</term>.</p>
          </dd>
        </dlentry>
      
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">RW fields in this register reset to <term class="- topic/term " outputclass="archterm">unknown</term> values.</p>
            <p class="- topic/p ">Bit fields and details that are not provided in this description are
              architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
          </dd>
        </dlentry>
      </dl>
    </section>
  </refbody>
</reference>