
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.02

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.01

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.01

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency byte_controller.bit_controller.sSCL$_DFF_PN1_/CLK ^
  -0.41 target latency byte_controller.bit_controller.sto_condition$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.58    0.59    0.46    0.96 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.59    0.00    0.96 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.96   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    0.23 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.19    0.41 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.47    0.88   library removal time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: scl_pad_i (input port clocked by core_clock)
Endpoint: byte_controller.bit_controller.sSCL$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.00    0.00    0.00    0.50 ^ scl_pad_i (in)
                                         scl_pad_i (net)
                  0.00    0.00    0.50 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.06    0.07    0.57 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.06    0.00    0.57 ^ _0716_/B (sky130_fd_sc_hd__or2_0)
     1    0.00    0.06    0.10    0.68 ^ _0716_/X (sky130_fd_sc_hd__or2_0)
                                         _0026_ (net)
                  0.06    0.00    0.68 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.68   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    0.23 ^ clkbuf_4_2_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.04    0.06    0.19    0.41 ^ clkbuf_4_2_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_wb_clk_i (net)
                  0.06    0.00    0.41 ^ byte_controller.bit_controller.sSCL$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.41   clock reconvergence pessimism
                         -0.04    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: cr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.58    0.59    0.46    0.96 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.60    0.02    0.98 ^ cr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.98   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.03    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    2.73 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    2.73 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    2.91 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_wb_clk_i (net)
                  0.05    0.00    2.91 ^ cr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                          0.05    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    0.23 ^ clkbuf_4_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.18    0.41 ^ clkbuf_4_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11_0_wb_clk_i (net)
                  0.05    0.00    0.41 ^ byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.45    0.86 v byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         byte_controller.bit_controller.c_state[5] (net)
                  0.09    0.00    0.86 v rebuffer4/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.04    0.13    0.99 v rebuffer4/X (sky130_fd_sc_hd__clkbuf_2)
                                         net35 (net)
                  0.04    0.00    0.99 v _0766_/A (sky130_fd_sc_hd__or4_4)
     1    0.01    0.09    0.54    1.54 v _0766_/X (sky130_fd_sc_hd__or4_4)
                                         _0304_ (net)
                  0.09    0.00    1.54 v _0767_/A (sky130_fd_sc_hd__nor4_4)
     3    0.01    0.23    0.31    1.85 ^ _0767_/Y (sky130_fd_sc_hd__nor4_4)
                                         _0305_ (net)
                  0.23    0.00    1.85 ^ _0768_/B1 (sky130_fd_sc_hd__a32o_2)
     2    0.01    0.09    0.20    2.05 ^ _0768_/X (sky130_fd_sc_hd__a32o_2)
                                         _0306_ (net)
                  0.09    0.00    2.05 ^ _0769_/B (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.12    0.08    2.13 v _0769_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0307_ (net)
                  0.12    0.00    2.13 v _0777_/A1 (sky130_fd_sc_hd__a41oi_4)
     2    0.01    0.17    0.17    2.30 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.17    0.00    2.30 ^ rebuffer2/A (sky130_fd_sc_hd__buf_6)
     8    0.04    0.09    0.17    2.47 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
                                         net33 (net)
                  0.09    0.00    2.47 ^ _0802_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.80 v _0802_/X (sky130_fd_sc_hd__mux2_1)
                                         _0043_ (net)
                  0.06    0.00    2.80 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.80   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.03    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    2.73 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    2.73 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.19    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                         -0.12    2.79   library setup time
                                  2.79   data required time
-----------------------------------------------------------------------------
                                  2.79   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: arst_i (input port clocked by core_clock)
Endpoint: cr[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.50    0.50 ^ input external delay
     1    0.02    0.00    0.00    0.50 ^ arst_i (in)
                                         arst_i (net)
                  0.00    0.00    0.50 ^ input1/A (sky130_fd_sc_hd__buf_16)
   118    0.58    0.59    0.46    0.96 ^ input1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.60    0.02    0.98 ^ cr[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.98   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.03    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    2.73 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    2.73 ^ clkbuf_4_6_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.18    2.91 ^ clkbuf_4_6_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_wb_clk_i (net)
                  0.05    0.00    2.91 ^ cr[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                          0.05    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    0.23 ^ clkbuf_4_11_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.18    0.41 ^ clkbuf_4_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_11_0_wb_clk_i (net)
                  0.05    0.00    0.41 ^ byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.45    0.86 v byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         byte_controller.bit_controller.c_state[5] (net)
                  0.09    0.00    0.86 v rebuffer4/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.04    0.13    0.99 v rebuffer4/X (sky130_fd_sc_hd__clkbuf_2)
                                         net35 (net)
                  0.04    0.00    0.99 v _0766_/A (sky130_fd_sc_hd__or4_4)
     1    0.01    0.09    0.54    1.54 v _0766_/X (sky130_fd_sc_hd__or4_4)
                                         _0304_ (net)
                  0.09    0.00    1.54 v _0767_/A (sky130_fd_sc_hd__nor4_4)
     3    0.01    0.23    0.31    1.85 ^ _0767_/Y (sky130_fd_sc_hd__nor4_4)
                                         _0305_ (net)
                  0.23    0.00    1.85 ^ _0768_/B1 (sky130_fd_sc_hd__a32o_2)
     2    0.01    0.09    0.20    2.05 ^ _0768_/X (sky130_fd_sc_hd__a32o_2)
                                         _0306_ (net)
                  0.09    0.00    2.05 ^ _0769_/B (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.12    0.08    2.13 v _0769_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0307_ (net)
                  0.12    0.00    2.13 v _0777_/A1 (sky130_fd_sc_hd__a41oi_4)
     2    0.01    0.17    0.17    2.30 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
                                         _0314_ (net)
                  0.17    0.00    2.30 ^ rebuffer2/A (sky130_fd_sc_hd__buf_6)
     8    0.04    0.09    0.17    2.47 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
                                         net33 (net)
                  0.09    0.00    2.47 ^ _0802_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.33    2.80 v _0802_/X (sky130_fd_sc_hd__mux2_1)
                                         _0043_ (net)
                  0.06    0.00    2.80 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.80   data arrival time

                          2.50    2.50   clock core_clock (rise edge)
                          0.00    2.50   clock source latency
     1    0.03    0.00    0.00    2.50 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.00    0.00    2.50 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.18    0.19    0.23    2.73 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_wb_clk_i (net)
                  0.19    0.00    2.73 ^ clkbuf_4_10_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.03    0.06    0.19    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_wb_clk_i (net)
                  0.06    0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    2.91   clock reconvergence pessimism
                         -0.12    2.79   library setup time
                                  2.79   data required time
-----------------------------------------------------------------------------
                                  2.79   data required time
                                 -2.80   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.9038709998130798

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6026

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.026217255741357803

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.02930700220167637

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8946

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 5

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.41 ^ clkbuf_4_11_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.45    0.86 v byte_controller.bit_controller.c_state[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.13    0.99 v rebuffer4/X (sky130_fd_sc_hd__clkbuf_2)
   0.54    1.54 v _0766_/X (sky130_fd_sc_hd__or4_4)
   0.31    1.85 ^ _0767_/Y (sky130_fd_sc_hd__nor4_4)
   0.20    2.05 ^ _0768_/X (sky130_fd_sc_hd__a32o_2)
   0.08    2.13 v _0769_/Y (sky130_fd_sc_hd__nor2_2)
   0.17    2.30 ^ _0777_/Y (sky130_fd_sc_hd__a41oi_4)
   0.17    2.47 ^ rebuffer2/X (sky130_fd_sc_hd__buf_6)
   0.33    2.80 v _0802_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.80 v byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           2.80   data arrival time

   2.50    2.50   clock core_clock (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 ^ wb_clk_i (in)
   0.23    2.73 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    2.91 ^ clkbuf_4_10_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    2.91 ^ byte_controller.bit_controller.c_state[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    2.91   clock reconvergence pessimism
  -0.12    2.79   library setup time
           2.79   data required time
---------------------------------------------------------
           2.79   data required time
          -2.80   data arrival time
---------------------------------------------------------
          -0.01   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_ack_o$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_ack_o$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.74 ^ wb_ack_o$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.79 v _0710_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.79 v wb_ack_o$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wb_clk_i (in)
   0.23    0.23 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.41 ^ clkbuf_4_5_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.41 ^ wb_ack_o$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.41   clock reconvergence pessimism
  -0.04    0.37   library hold time
           0.37   data required time
---------------------------------------------------------
           0.37   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4099

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4119

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.7994

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0060

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-0.214332

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.15e-03   5.53e-05   1.56e-09   2.21e-03  42.2%
Combinational          1.63e-04   2.75e-04   1.64e-09   4.38e-04   8.4%
Clock                  1.69e-03   8.92e-04   3.01e-10   2.59e-03  49.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.01e-03   1.22e-03   3.50e-09   5.23e-03 100.0%
                          76.6%      23.4%       0.0%
