vendor_name = ModelSim
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/part4.sv
source_file = 1, latchD.sv
source_file = 1, dff_p.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/part4_tb.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/gated_d_latch.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/pos_edge_flip_flop.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/neg_edge_flip_flop.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part4/db/part4.cbx.xml
design_name = part4
instance = comp, \Qd~output , Qd~output, part4, 1
instance = comp, \Qp~output , Qp~output, part4, 1
instance = comp, \Qn~output , Qn~output, part4, 1
instance = comp, \D~input , D~input, part4, 1
instance = comp, \Clk~input , Clk~input, part4, 1
instance = comp, \uut_gated_d_latch|Qd , uut_gated_d_latch|Qd, part4, 1
instance = comp, \Clk~inputCLKENA0 , Clk~inputCLKENA0, part4, 1
instance = comp, \uut_pos_edge_flip_flop|Qp~feeder , uut_pos_edge_flip_flop|Qp~feeder, part4, 1
instance = comp, \uut_pos_edge_flip_flop|Qp , uut_pos_edge_flip_flop|Qp, part4, 1
instance = comp, \uut_neg_edge_flip_flop|Qn~feeder , uut_neg_edge_flip_flop|Qn~feeder, part4, 1
instance = comp, \uut_neg_edge_flip_flop|Qn , uut_neg_edge_flip_flop|Qn, part4, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, part4, 1
