<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>SmartBert_Core_0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./SmartBert_Core_0.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./SmartBert_Core_0_cfg.cxf1</name><userFileType>CXF</userFileType></file><file fileid="2"><name>./SmartBert_Core_0_cfg.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./PF_XCVR_0/SmartBert_Core_0_PF_XCVR_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="4"><name>./SmartBert_Core_0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="5"><name>./PF_XCVR_0/SmartBert_Core_0_PF_XCVR_0_PF_XCVR.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>../../Actel/SgCore/PF_XCVR/2.1.101/PF_XCVR.cxf</name><userFileType>CXF</userFileType></file><file fileid="7"><name>../../Actel/SgCore/SB_GEN_CHKR/0.0.20/SB_GEN_CHKR.cxf</name><userFileType>CXF</userFileType></file><file fileid="8"><name>../../Actel/SgCore/SB_VER_GEN/0.0.18/SB_VER_GEN.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="9"><name>./SmartBert_Core_0.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SysBldDesign</category><function/><variation>SysBldDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SysBldDesign</type></vendorExtension><vendorExtension><state invalidateMessage="InvalidateNone" value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SystemBuilder" name="CORESMARTBERT" vendor="Actel" version="2.8.101"/><configuration/><dependentModules><module id_library="SgCore" id_name="PF_XCVR" id_vendor="Actel" id_version="2.1.101" module_class="SpiritModule" name="PF_XCVR" state="GOOD" type="3"/><module id_library="SgCore" id_name="SB_GEN_CHKR" id_vendor="Actel" id_version="0.0.20" module_class="SpiritModule" name="SB_GEN_CHKR" state="GOOD" type="3"/><module id_library="SgCore" id_name="SB_VER_GEN" id_vendor="Actel" id_version="0.0.18" module_class="SpiritModule" name="SB_VER_GEN" state="GOOD" type="3"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>CLKS_FROM_TXPLL_0</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>TX_PLL_LOCK_0</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>TX_BIT_CLK_0</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>TX_PLL_REF_CLK_0</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_IN</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_RXD_P</componentSignalName><busSignalName>LANE0_RXD_P</busSignalName></signal><signal><componentSignalName>LANE0_RXD_N</componentSignalName><busSignalName>LANE0_RXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>PADs_OUT</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_TXD_P</componentSignalName><busSignalName>LANE0_TXD_P</busSignalName></signal><signal><componentSignalName>LANE0_TXD_N</componentSignalName><busSignalName>LANE0_TXD_N</busSignalName></signal></signalMap></busInterface><busInterface><name>LANE0_XCVR</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LANE0_CDR_REF_CLK_0</componentSignalName><busSignalName>LANE0_CDR_REF_CLK_0</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>LANE0_RXD_P</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_RXD_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_P</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>LANE0_TXD_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>SYS_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LANE0_CDR_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_PLL_LOCK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_BIT_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_PLL_REF_CLK_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>