Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off flip_flop_d_positivo -c flip_flop_d_positivo --vector_source="C:/Users/revox/Desktop/pratica4/ex4/ex_a/Waveform.vwf" --testbench_file="C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri May  3 06:12:46 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off flip_flop_d_positivo -c flip_flop_d_positivo --vector_source=C:/Users/revox/Desktop/pratica4/ex4/ex_a/Waveform.vwf --testbench_file=C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/Waveform.vwf.vht

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/" flip_flop_d_positivo -c flip_flop_d_positivo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri May  3 06:12:48 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/ flip_flop_d_positivo -c flip_flop_d_positivo
Info (204019): Generated file flip_flop_d_positivo.vho in folder "C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4620 megabytes
    Info: Processing ended: Fri May  3 06:12:49 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/flip_flop_d_positivo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do flip_flop_d_positivo.do

Reading pref.tcl


# 2020.1


# do flip_flop_d_positivo.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 06:12:52 on May 03,2024

# vcom -work work flip_flop_d_positivo.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package maxii_atom_pack

# -- Loading package maxii_components

# -- Compiling entity flip_flop_d_positivo

# -- Compiling architecture structure of flip_flop_d_positivo

# End time: 06:12:52 on May 03,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 06:12:52 on May 03,2024

# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity flip_flop_d_positivo_vhd_vec_tst

# -- Compiling architecture flip_flop_d_positivo_arch of flip_flop_d_positivo_vhd_vec_tst

# End time: 06:12:52 on May 03,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.flip_flop_d_positivo_vhd_vec_tst 
# Start time: 06:12:52 on May 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.flip_flop_d_positivo_vhd_vec_tst(flip_flop_d_positivo_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.flip_flop_d_positivo(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)

# after#31

# End time: 06:12:54 on May 03,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/revox/Desktop/pratica4/ex4/ex_a/Waveform.vwf...

Reading C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/flip_flop_d_positivo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/revox/Desktop/pratica4/ex4/ex_a/simulation/qsim/flip_flop_d_positivo_20240503061254.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.