// Seed: 1184817794
module module_0 #(
    parameter id_3 = 32'd10,
    parameter id_4 = 32'd32
);
  assign id_1 = 1;
  wire id_2;
  always @(posedge 1) id_1 = 1 == -id_2;
  defparam id_3.id_4 = id_1 == 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output tri1  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  tri   id_8,
    input  tri0  id_9,
    output logic id_10
);
  wire id_12;
  always @(posedge 1) id_10 <= id_2 != 1;
  module_0();
endmodule
