library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DE1_SoC_Lab4 is
	port (
		CLOCK_50       : in  std_logic;
		KEY            : in  std_logic_vector(3 downto 0);
		SW             : in  std_logic_vector(7 downto 0);
		HEX0           : out std_logic_vector(6 downto 0);
		LEDR				: out std_logic_vector(7 downto 0)
	);
end entity DE1_SoC_Lab4;