Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct  6 11:56:58 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.326        0.000                      0                 7013        0.068        0.000                      0                 7013        1.500        0.000                       0                  3905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.711        0.000                      0                 2012        0.088        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.326        0.000                      0                  136        0.147        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     1.222        0.000                      0                 4864        0.068        0.000                      0                 4864        4.000        0.000                       0                  1645  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.733        0.000                      0                    1        0.420        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[396]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.433ns (16.390%)  route 7.310ns (83.610%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.715    13.207    U_pattern_matcher/SR[0]
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[396]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[396]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[396]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[404]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.433ns (16.390%)  route 7.310ns (83.610%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.715    13.207    U_pattern_matcher/SR[0]
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[404]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[404]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[404]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[412]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.433ns (16.390%)  route 7.310ns (83.610%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.715    13.207    U_pattern_matcher/SR[0]
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[412]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[412]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[412]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[420]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 1.433ns (16.390%)  route 7.310ns (83.610%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.715    13.207    U_pattern_matcher/SR[0]
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[420]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[420]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[420]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[380]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 1.433ns (16.558%)  route 7.222ns (83.442%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 20.208 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.626    13.118    U_pattern_matcher/SR[0]
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[380]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.267    20.208    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[380]/C
                         clock pessimism              0.164    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X8Y38          FDRE (Setup_fdre_C_R)       -0.352    19.985    U_pattern_matcher/input_data_reg[380]
  -------------------------------------------------------------------
                         required time                         19.985    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[381]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 1.433ns (16.558%)  route 7.222ns (83.442%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 20.208 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.626    13.118    U_pattern_matcher/SR[0]
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[381]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.267    20.208    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[381]/C
                         clock pessimism              0.164    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X8Y38          FDRE (Setup_fdre_C_R)       -0.352    19.985    U_pattern_matcher/input_data_reg[381]
  -------------------------------------------------------------------
                         required time                         19.985    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[387]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 1.433ns (16.558%)  route 7.222ns (83.442%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 20.208 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.626    13.118    U_pattern_matcher/SR[0]
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[387]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.267    20.208    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y38          FDRE                                         r  U_pattern_matcher/input_data_reg[387]/C
                         clock pessimism              0.164    20.373    
                         clock uncertainty           -0.035    20.337    
    SLICE_X8Y38          FDRE (Setup_fdre_C_R)       -0.352    19.985    U_pattern_matcher/input_data_reg[387]
  -------------------------------------------------------------------
                         required time                         19.985    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.433ns (16.661%)  route 7.168ns (83.339%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 20.196 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.573    13.064    U_pattern_matcher/SR[0]
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.255    20.196    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/C
                         clock pessimism              0.224    20.421    
                         clock uncertainty           -0.035    20.385    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.423    19.962    U_pattern_matcher/input_data_reg[484]
  -------------------------------------------------------------------
                         required time                         19.962    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[485]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.433ns (16.661%)  route 7.168ns (83.339%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 20.196 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.573    13.064    U_pattern_matcher/SR[0]
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[485]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.255    20.196    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[485]/C
                         clock pessimism              0.224    20.421    
                         clock uncertainty           -0.035    20.385    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.423    19.962    U_pattern_matcher/input_data_reg[485]
  -------------------------------------------------------------------
                         required time                         19.962    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[492]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.433ns (16.661%)  route 7.168ns (83.339%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 20.196 - 16.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.364     4.464    U_trigger/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.379     4.843 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.065     5.908    U_trigger/out[7]
    SLICE_X21Y14         LUT6 (Prop_lut6_I2_O)        0.105     6.013 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.013    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.345 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.345    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.477 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.574     7.051    U_trigger/capture_enable_start0
    SLICE_X27Y15         LUT5 (Prop_lut5_I4_O)        0.275     7.326 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.600     7.926    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.105     8.031 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.356     9.387    U_fe_capture/LED_TRIG_OBUF
    SLICE_X27Y16         LUT4 (Prop_lut4_I1_O)        0.105     9.492 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.573    13.064    U_pattern_matcher/SR[0]
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.255    20.196    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[492]/C
                         clock pessimism              0.224    20.421    
                         clock uncertainty           -0.035    20.385    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.423    19.962    U_pattern_matcher/input_data_reg[492]
  -------------------------------------------------------------------
                         required time                         19.962    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  6.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fe_linestate1
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_usb_autodetect/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 1.434ns (50.043%)  route 1.431ns (49.957%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M14                                               0.000     2.000 r  fe_linestate1 (IN)
                         net (fo=0)                   0.000     2.000    fe_linestate1
    M14                  IBUF (Prop_ibuf_I_O)         1.350     3.350 r  fe_linestate1_IBUF_inst/O
                         net (fo=8, routed)           1.431     4.781    U_usb_autodetect/fe_linestate1_IBUF
    SLICE_X24Y7          LUT5 (Prop_lut5_I1_O)        0.084     4.865 r  U_usb_autodetect/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     4.865    U_usb_autodetect/FSM_onehot_state[7]_i_1_n_0
    SLICE_X24Y7          FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.369     4.469    U_usb_autodetect/clk_fe_buf
    SLICE_X24Y7          FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.000     4.469    
                         clock uncertainty            0.035     4.504    
    SLICE_X24Y7          FDRE (Hold_fdre_C_D)         0.273     4.777    U_usb_autodetect/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.777    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.512%)  route 0.262ns (61.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.554     1.413    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y19         FDRE                                         r  U_pattern_matcher/input_data_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.164     1.577 r  U_pattern_matcher/input_data_reg[145]/Q
                         net (fo=2, routed)           0.262     1.839    U_pattern_matcher/input_data[145]
    SLICE_X6Y19          FDRE                                         r  U_pattern_matcher/input_data_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.828     1.930    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y19          FDRE                                         r  U_pattern_matcher/input_data_reg[153]/C
                         clock pessimism             -0.248     1.682    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.059     1.741    U_pattern_matcher/input_data_reg[153]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_pw/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_reg_pw/U_match_cdc/clk_fe_buf
    SLICE_X31Y16         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_reg_pw/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.616    U_reg_pw/U_match_cdc/ack_pipe[0]
    SLICE_X31Y16         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.828     1.930    U_reg_pw/U_match_cdc/clk_fe_buf
    SLICE_X31Y16         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.420    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.075     1.495    U_reg_pw/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_usb_autodetect/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_usb_autodetect/state_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.730%)  route 0.073ns (28.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.563     1.422    U_usb_autodetect/clk_fe_buf
    SLICE_X23Y8          FDRE                                         r  U_usb_autodetect/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_usb_autodetect/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.073     1.636    U_usb_autodetect/state_done
    SLICE_X22Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.681 r  U_usb_autodetect/state_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.681    U_usb_autodetect/state_reg[2]
    SLICE_X22Y8          FDRE                                         r  U_usb_autodetect/state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.833     1.935    U_usb_autodetect/clk_fe_buf
    SLICE_X22Y8          FDRE                                         r  U_usb_autodetect/state_r_reg[2]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.121     1.556    U_usb_autodetect/state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fe_capture/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.587     1.446    U_fe_capture/clk_fe_buf
    SLICE_X36Y17         FDRE                                         r  U_fe_capture/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  U_fe_capture/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.651    U_fe_capture/arm_pipe[0]
    SLICE_X36Y17         FDRE                                         r  U_fe_capture/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.856     1.958    U_fe_capture/clk_fe_buf
    SLICE_X36Y17         FDRE                                         r  U_fe_capture/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.075     1.521    U_fe_capture/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.593 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.064     1.657    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X36Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.864     1.966    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X36Y3          FDPE (Hold_fdpe_C_D)         0.075     1.527    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[375]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[383]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.148ns (35.136%)  route 0.273ns (64.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.559     1.418    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y37         FDRE                                         r  U_pattern_matcher/input_data_reg[375]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.148     1.566 r  U_pattern_matcher/input_data_reg[375]/Q
                         net (fo=2, routed)           0.273     1.839    U_pattern_matcher/input_data[375]
    SLICE_X13Y39         FDRE                                         r  U_pattern_matcher/input_data_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.833     1.935    U_pattern_matcher/clk_fe_buf
    SLICE_X13Y39         FDRE                                         r  U_pattern_matcher/input_data_reg[383]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.013     1.700    U_pattern_matcher/input_data_reg[383]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[228]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[236]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.559     1.418    U_pattern_matcher/clk_fe_buf
    SLICE_X4Y29          FDRE                                         r  U_pattern_matcher/input_data_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_pattern_matcher/input_data_reg[228]/Q
                         net (fo=2, routed)           0.075     1.634    U_pattern_matcher/input_data[228]
    SLICE_X4Y29          FDRE                                         r  U_pattern_matcher/input_data_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.827     1.929    U_pattern_matcher/clk_fe_buf
    SLICE_X4Y29          FDRE                                         r  U_pattern_matcher/input_data_reg[236]/C
                         clock pessimism             -0.511     1.418    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.075     1.493    U_pattern_matcher/input_data_reg[236]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_trigger/capturing_r_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/match_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.560     1.419    U_trigger/clk_fe_buf
    SLICE_X27Y16         FDRE                                         r  U_trigger/capturing_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  U_trigger/capturing_r_reg/Q
                         net (fo=3, routed)           0.097     1.657    U_pattern_matcher/capturing_r
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.702 r  U_pattern_matcher/match_trigger_i_1/O
                         net (fo=1, routed)           0.000     1.702    U_pattern_matcher/match_trigger_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  U_pattern_matcher/match_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.827     1.929    U_pattern_matcher/clk_fe_buf
    SLICE_X26Y16         FDRE                                         r  U_pattern_matcher/match_trigger_reg/C
                         clock pessimism             -0.497     1.432    
    SLICE_X26Y16         FDRE (Hold_fdre_C_D)         0.120     1.552    U_pattern_matcher/match_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[288]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.209%)  route 0.342ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.557     1.416    U_pattern_matcher/clk_fe_buf
    SLICE_X13Y30         FDRE                                         r  U_pattern_matcher/input_data_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  U_pattern_matcher/input_data_reg[280]/Q
                         net (fo=2, routed)           0.342     1.898    U_pattern_matcher/input_data[280]
    SLICE_X21Y30         FDRE                                         r  U_pattern_matcher/input_data_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.821     1.923    U_pattern_matcher/clk_fe_buf
    SLICE_X21Y30         FDRE                                         r  U_pattern_matcher/input_data_reg[288]/C
                         clock pessimism             -0.248     1.675    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.070     1.745    U_pattern_matcher/input_data_reg[288]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y1      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X32Y36     U_pattern_matcher/input_data_reg[336]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y35     U_pattern_matcher/input_data_reg[337]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y35     U_pattern_matcher/input_data_reg[338]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X25Y35     U_pattern_matcher/input_data_reg[339]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y20     U_pattern_matcher/input_data_reg[33]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[340]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[341]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[348]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[349]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         8.000       7.500      SLICE_X21Y8      U_usb_autodetect/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X18Y37     U_pattern_matcher/input_data_reg[354]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X34Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X32Y36     U_pattern_matcher/input_data_reg[336]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y20     U_pattern_matcher/input_data_reg[33]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[340]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[341]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X32Y36     U_pattern_matcher/input_data_reg[344]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X20Y36     U_pattern_matcher/input_data_reg[348]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.405ns (41.178%)  route 2.007ns (58.822%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.397     7.887    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  U_trigger/trigger_width_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X8Y7           FDRE                                         r  U_trigger/trigger_width_reg[12]/C
                         clock pessimism              0.239     8.451    
                         clock uncertainty           -0.069     8.381    
    SLICE_X8Y7           FDRE (Setup_fdre_C_CE)      -0.168     8.213    U_trigger/trigger_width_reg[12]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.405ns (41.178%)  route 2.007ns (58.822%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.397     7.887    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y7           FDRE                                         r  U_trigger/trigger_width_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X8Y7           FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism              0.239     8.451    
                         clock uncertainty           -0.069     8.381    
    SLICE_X8Y7           FDRE (Setup_fdre_C_CE)      -0.168     8.213    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.405ns (42.167%)  route 1.927ns (57.833%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.317     7.807    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[0]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y8           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[0]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.405ns (42.167%)  route 1.927ns (57.833%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.317     7.807    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[10]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y8           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[10]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.405ns (42.167%)  route 1.927ns (57.833%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.317     7.807    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y8           FDRE                                         r  U_trigger/trigger_width_reg[11]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y8           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[11]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.405ns (42.498%)  route 1.901ns (57.502%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.291     7.781    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[15]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[15]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.405ns (42.498%)  route 1.901ns (57.502%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.291     7.781    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[16]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[16]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.405ns (42.498%)  route 1.901ns (57.502%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.291     7.781    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.405ns (42.498%)  route 1.901ns (57.502%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.291     7.781    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X8Y9           FDRE                                         r  U_trigger/trigger_width_reg[3]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X8Y9           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[3]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 U_trigger/trigger_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.405ns (42.498%)  route 1.901ns (57.502%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 8.210 - 4.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.375     4.475    U_trigger/clk_out1
    SLICE_X9Y11          FDRE                                         r  U_trigger/trigger_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.348     4.823 f  U_trigger/trigger_index_reg[2]/Q
                         net (fo=41, routed)          0.842     5.665    U_trigger/trigger_index_reg_n_0_[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.240     5.905 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     6.049    U_trigger/state0_carry_i_3_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.467 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    U_trigger/state0_carry_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.565 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.565    U_trigger/state0_carry__0_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.663 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.663    U_trigger/state0_carry__1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.761 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.625     7.385    U_trigger/state0_carry__2_n_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I3_O)        0.105     7.490 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.291     7.781    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.269     8.210    U_trigger/clk_out1
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[4]/C
                         clock pessimism              0.239     8.450    
                         clock uncertainty           -0.069     8.380    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.168     8.212    U_trigger/trigger_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.692%)  route 0.350ns (65.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X19Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_width_r_reg[0][5]/Q
                         net (fo=2, routed)           0.350     1.911    U_trigger/trigger_width_r[0]__0[5]
    SLICE_X10Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.956 r  U_trigger/trigger_width[5]_i_1/O
                         net (fo=1, routed)           0.000     1.956    U_trigger/trigger_width[5]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  U_trigger/trigger_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X10Y8          FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism             -0.248     1.689    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     1.809    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.587     1.446    U_pattern_matcher/CLK
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.665    U_pattern_matcher/arm_pipe[0]
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.855     1.957    U_pattern_matcher/CLK
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.060     1.506    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.112%)  route 0.412ns (68.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X20Y2          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y2          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_delay_r_reg[0][5]/Q
                         net (fo=2, routed)           0.412     1.975    U_trigger/trigger_delay_r[0]__0[5]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.045     2.020 r  U_trigger/trigger_delay[5]_i_1/O
                         net (fo=1, routed)           0.000     2.020    U_trigger/trigger_delay[5]_i_1_n_0
    SLICE_X10Y7          FDRE                                         r  U_trigger/trigger_delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X10Y7          FDRE                                         r  U_trigger/trigger_delay_reg[5]/C
                         clock pessimism             -0.248     1.689    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.120     1.809    U_trigger/trigger_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X11Y8          FDRE                                         r  U_trigger/trigger_width_r_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][8]/Q
                         net (fo=2, routed)           0.135     1.700    U_trigger/trigger_width_r[0]__0[8]
    SLICE_X9Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.745 r  U_trigger/trigger_width[8]_i_1/O
                         net (fo=1, routed)           0.000     1.745    U_trigger/trigger_width[8]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X9Y9           FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism             -0.497     1.440    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092     1.532    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_trigger/trigger_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.246ns (39.622%)  route 0.375ns (60.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X18Y10         FDRE                                         r  U_trigger/trigger_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.148     1.567 r  U_trigger/trigger_enable_r_reg/Q
                         net (fo=4, routed)           0.375     1.942    U_trigger/U_match_cdc/out
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.098     2.040 r  U_trigger/U_match_cdc/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    U_trigger/U_match_cdc_n_2
    SLICE_X9Y10          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X9Y10          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.248     1.688    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107     1.795    U_trigger/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.968%)  route 0.456ns (71.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X20Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_width_r_reg[0][13]/Q
                         net (fo=2, routed)           0.456     2.017    U_trigger/trigger_width_r[0]__0[13]
    SLICE_X10Y8          LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  U_trigger/trigger_width[13]_i_1/O
                         net (fo=1, routed)           0.000     2.062    U_trigger/trigger_width[13]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  U_trigger/trigger_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X10Y8          FDRE                                         r  U_trigger/trigger_width_reg[13]/C
                         clock pessimism             -0.248     1.689    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.121     1.810    U_trigger/trigger_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_req_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.562     1.421    U_trigger/U_match_cdc/clk_out1
    SLICE_X24Y12         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.148     1.569 r  U_trigger/U_match_cdc/req_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.684    U_trigger/U_match_cdc/req_pipe[1]
    SLICE_X24Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/U_match_cdc/clk_out1
    SLICE_X24Y12         FDRE                                         r  U_trigger/U_match_cdc/dst_req_reg/C
                         clock pessimism             -0.511     1.421    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.010     1.431    U_trigger/U_match_cdc/dst_req_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.670%)  route 0.412ns (66.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X18Y10         FDRE                                         r  U_trigger/trigger_delay_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.164     1.583 r  U_trigger/trigger_delay_r_reg[0][7]/Q
                         net (fo=2, routed)           0.412     1.994    U_trigger/trigger_delay_r[0]__0[7]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.045     2.039 r  U_trigger/trigger_delay[7]_i_1/O
                         net (fo=1, routed)           0.000     2.039    U_trigger/trigger_delay[7]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  U_trigger/trigger_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.837     1.939    U_trigger/clk_out1
    SLICE_X4Y9           FDRE                                         r  U_trigger/trigger_delay_reg[7]/C
                         clock pessimism             -0.248     1.691    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.092     1.783    U_trigger/trigger_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_trigger/trigger_enable_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.247ns (39.720%)  route 0.375ns (60.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.560     1.419    U_trigger/clk_out1
    SLICE_X18Y10         FDRE                                         r  U_trigger/trigger_enable_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y10         FDRE (Prop_fdre_C_Q)         0.148     1.567 f  U_trigger/trigger_enable_r_reg/Q
                         net (fo=4, routed)           0.375     1.942    U_trigger/U_match_cdc/out
    SLICE_X9Y10          LUT5 (Prop_lut5_I2_O)        0.099     2.041 r  U_trigger/U_match_cdc/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.041    U_trigger/U_match_cdc_n_3
    SLICE_X9Y10          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X9Y10          FDSE                                         r  U_trigger/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.248     1.688    
    SLICE_X9Y10          FDSE (Hold_fdse_C_D)         0.091     1.779    U_trigger/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.587     1.446    U_pattern_matcher/CLK
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  U_pattern_matcher/arm_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.709    U_pattern_matcher/arm_pipe[1]
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.855     1.957    U_pattern_matcher/CLK
    SLICE_X34Y17         FDRE                                         r  U_pattern_matcher/arm_r_reg/C
                         clock pessimism             -0.511     1.446    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)        -0.001     1.445    U_pattern_matcher/arm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X6Y33      U_pattern_matcher/mask_r_reg[260]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y30      U_pattern_matcher/mask_r_reg[261]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y32      U_pattern_matcher/mask_r_reg[262]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X7Y32      U_pattern_matcher/mask_r_reg[263]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y31      U_pattern_matcher/mask_r_reg[264]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X6Y31      U_pattern_matcher/mask_r_reg[265]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X6Y31      U_pattern_matcher/mask_r_reg[266]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y34      U_pattern_matcher/mask_r_reg[267]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y33      U_pattern_matcher/mask_r_reg[274]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y33      U_pattern_matcher/mask_r_reg[275]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y31     U_pattern_matcher/mask_r_reg[288]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y31     U_pattern_matcher/mask_r_reg[291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y31     U_pattern_matcher/mask_r_reg[295]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y31     U_pattern_matcher/mask_r_reg[296]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y30     U_pattern_matcher/mask_r_reg[297]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y31     U_pattern_matcher/mask_r_reg[299]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y31     U_pattern_matcher/mask_r_reg[307]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X19Y31     U_pattern_matcher/mask_r_reg[308]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y19     U_pattern_matcher/pattern_r_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y32      U_pattern_matcher/mask_r_reg[276]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y19     U_pattern_matcher/pattern_r_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X5Y29      U_pattern_matcher/pattern_r_reg[244]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X5Y29      U_pattern_matcher/pattern_r_reg[245]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y2       U_trigger/trigger_delay_r_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y12      U_trigger/trigger_delay_r_reg[0][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y4       U_trigger/trigger_delay_r_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y2       U_trigger/trigger_delay_r_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X24Y30     U_pattern_matcher/mask_r_reg[304]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.433ns (5.028%)  route 8.178ns (94.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         8.178    13.217    U_reg_pw/Q[4]
    SLICE_X23Y41         FDRE                                         r  U_reg_pw/reg_pattern_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.259    14.282    U_reg_pw/clk_usb_buf
    SLICE_X23Y41         FDRE                                         r  U_reg_pw/reg_pattern_reg[460]/C
                         clock pessimism              0.224    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)       -0.032    14.439    U_reg_pw/reg_pattern_reg[460]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.217    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 0.433ns (5.177%)  route 7.931ns (94.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.931    12.970    U_reg_pw/Q[4]
    SLICE_X21Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.255    14.278    U_reg_pw/clk_usb_buf
    SLICE_X21Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[468]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.032    14.435    U_reg_pw/reg_pattern_mask_reg[468]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.433ns (5.322%)  route 7.703ns (94.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.703    12.742    U_reg_pw/Q[4]
    SLICE_X18Y43         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.255    14.278    U_reg_pw/clk_usb_buf
    SLICE_X18Y43         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[444]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)       -0.027    14.440    U_reg_pw/reg_pattern_mask_reg[444]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_bytes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.433ns (5.452%)  route 7.509ns (94.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.509    12.548    U_reg_pw/Q[4]
    SLICE_X25Y29         FDRE                                         r  U_reg_pw/reg_pattern_bytes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.251    14.274    U_reg_pw/clk_usb_buf
    SLICE_X25Y29         FDRE                                         r  U_reg_pw/reg_pattern_bytes_reg[4]/C
                         clock pessimism              0.224    14.498    
                         clock uncertainty           -0.035    14.463    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)       -0.042    14.421    U_reg_pw/reg_pattern_bytes_reg[4]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[300]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 0.433ns (5.551%)  route 7.368ns (94.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.368    12.407    U_reg_pw/Q[4]
    SLICE_X20Y32         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[300]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.248    14.271    U_reg_pw/clk_usb_buf
    SLICE_X20Y32         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[300]/C
                         clock pessimism              0.224    14.495    
                         clock uncertainty           -0.035    14.460    
    SLICE_X20Y32         FDRE (Setup_fdre_C_D)       -0.073    14.387    U_reg_pw/reg_pattern_mask_reg[300]
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[332]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 0.433ns (5.521%)  route 7.409ns (94.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.409    12.448    U_reg_pw/Q[4]
    SLICE_X28Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[332]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.255    14.278    U_reg_pw/clk_usb_buf
    SLICE_X28Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[332]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)       -0.004    14.463    U_reg_pw/reg_pattern_mask_reg[332]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[287]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.433ns (5.662%)  route 7.214ns (94.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 14.287 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y9          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=177, routed)         7.214    12.265    U_reg_pw/Q[7]
    SLICE_X10Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[287]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.264    14.287    U_reg_pw/clk_usb_buf
    SLICE_X10Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[287]/C
                         clock pessimism              0.164    14.451    
                         clock uncertainty           -0.035    14.416    
    SLICE_X10Y34         FDRE (Setup_fdre_C_D)       -0.017    14.399    U_reg_pw/reg_pattern_mask_reg[287]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.710ns  (logic 0.433ns (5.616%)  route 7.277ns (94.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.277    12.316    U_reg_pw/Q[4]
    SLICE_X26Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.255    14.278    U_reg_pw/clk_usb_buf
    SLICE_X26Y34         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[324]/C
                         clock pessimism              0.224    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X26Y34         FDRE (Setup_fdre_C_D)       -0.015    14.452    U_reg_pw/reg_pattern_mask_reg[324]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[460]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.433ns (5.653%)  route 7.226ns (94.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.425     4.606    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y20         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.433     5.039 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=182, routed)         7.226    12.265    U_reg_pw/Q[4]
    SLICE_X23Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[460]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.260    14.283    U_reg_pw/clk_usb_buf
    SLICE_X23Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[460]/C
                         clock pessimism              0.224    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.039    14.433    U_reg_pw/reg_pattern_mask_reg[460]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[391]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 0.433ns (5.708%)  route 7.153ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 14.291 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y9          FDRE                                         r  U_usb_reg_main/reg_datao_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[7]/Q
                         net (fo=177, routed)         7.153    12.203    U_reg_pw/Q[7]
    SLICE_X11Y39         FDRE                                         r  U_reg_pw/reg_pattern_reg[391]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.268    14.291    U_reg_pw/clk_usb_buf
    SLICE_X11Y39         FDRE                                         r  U_reg_pw/reg_pattern_reg[391]/C
                         clock pessimism              0.164    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X11Y39         FDRE (Setup_fdre_C_D)       -0.032    14.388    U_reg_pw/reg_pattern_reg[391]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_capture_len_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.329ns (48.422%)  route 1.416ns (51.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.416     4.746    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.431     4.612    U_reg_pw/clk_usb_buf
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[16]/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.647    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.030     4.677    U_reg_pw/reg_capture_len_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_capture_len_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.329ns (48.422%)  route 1.416ns (51.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.416     4.746    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.431     4.612    U_reg_pw/clk_usb_buf
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[20]/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.647    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.030     4.677    U_reg_pw/reg_capture_len_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_capture_len_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.329ns (48.422%)  route 1.416ns (51.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.416     4.746    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.431     4.612    U_reg_pw/clk_usb_buf
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[21]/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.647    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.030     4.677    U_reg_pw/reg_capture_len_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_capture_len_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.329ns (48.422%)  route 1.416ns (51.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.416     4.746    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.431     4.612    U_reg_pw/clk_usb_buf
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[22]/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.647    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.030     4.677    U_reg_pw/reg_capture_len_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_capture_len_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.329ns (48.422%)  route 1.416ns (51.578%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.416     4.746    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.431     4.612    U_reg_pw/clk_usb_buf
    SLICE_X34Y13         FDRE                                         r  U_reg_pw/reg_capture_len_reg[23]/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.647    
    SLICE_X34Y13         FDRE (Hold_fdre_C_R)         0.030     4.677    U_reg_pw/reg_capture_len_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           4.746    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[368]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 1.329ns (49.061%)  route 1.380ns (50.939%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.380     4.710    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X26Y37         FDRE                                         r  U_reg_pw/reg_pattern_reg[368]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.366     4.547    U_reg_pw/clk_usb_buf
    SLICE_X26Y37         FDRE                                         r  U_reg_pw/reg_pattern_reg[368]/C
                         clock pessimism              0.000     4.547    
                         clock uncertainty            0.035     4.582    
    SLICE_X26Y37         FDRE (Hold_fdre_C_R)         0.030     4.612    U_reg_pw/reg_pattern_reg[368]
  -------------------------------------------------------------------
                         required time                         -4.612    
                         arrival time                           4.710    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[360]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.329ns (49.939%)  route 1.333ns (50.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.333     4.662    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[360]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.364     4.545    U_reg_pw/clk_usb_buf
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[360]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.035     4.580    
    SLICE_X23Y36         FDRE (Hold_fdre_C_R)        -0.022     4.558    U_reg_pw/reg_pattern_mask_reg[360]
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[361]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.329ns (49.939%)  route 1.333ns (50.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.333     4.662    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[361]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.364     4.545    U_reg_pw/clk_usb_buf
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[361]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.035     4.580    
    SLICE_X23Y36         FDRE (Hold_fdre_C_R)        -0.022     4.558    U_reg_pw/reg_pattern_mask_reg[361]
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[363]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.329ns (49.939%)  route 1.333ns (50.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.333     4.662    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[363]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.364     4.545    U_reg_pw/clk_usb_buf
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[363]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.035     4.580    
    SLICE_X23Y36         FDRE (Hold_fdre_C_R)        -0.022     4.558    U_reg_pw/reg_pattern_mask_reg[363]
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[366]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 1.329ns (49.939%)  route 1.333ns (50.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3138, routed)        1.333     4.662    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[366]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1644, routed)        1.364     4.545    U_reg_pw/clk_usb_buf
    SLICE_X23Y36         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[366]/C
                         clock pessimism              0.000     4.545    
                         clock uncertainty            0.035     4.580    
    SLICE_X23Y36         FDRE (Hold_fdre_C_R)        -0.022     4.558    U_reg_pw/reg_pattern_mask_reg[366]
  -------------------------------------------------------------------
                         required time                         -4.558    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y4      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y4      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y17     U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y22     U_reg_pw/reg_pattern_mask_reg[40]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y22     U_reg_pw/reg_pattern_mask_reg[42]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X20Y13     U_reg_pw/reg_capture_delay_reg[16]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y22     U_reg_pw/reg_pattern_mask_reg[43]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_pw/reg_pattern_reg[360]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y22     U_reg_pw/reg_pattern_mask_reg[44]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X33Y22     U_reg_pw/reg_pattern_mask_reg[45]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X21Y36     U_reg_pw/reg_pattern_reg[367]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y1       U_reg_pw/reg_trigger_delay_reg[128]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y1       U_reg_pw/reg_trigger_delay_reg[129]/C
High Pulse Width  Fast    FDSE/C            n/a            0.500         5.000       4.500      SLICE_X23Y9      U_reg_pw/reg_userio_pwdriven_reg[4]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_pw/reg_trigger_delay_reg[144]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_pw/reg_trigger_delay_reg[145]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_pw/reg_trigger_delay_reg[148]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9      U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y9      U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.733ns  (required time - arrival time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.348ns (45.954%)  route 0.409ns (54.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.438     4.538    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.409     5.295    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y3          FDPE                                         f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.224    20.493    
                         clock uncertainty           -0.035    20.457    
    SLICE_X35Y3          FDPE (Recov_fdpe_C_PRE)     -0.429    20.028    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.028    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 14.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.656%)  route 0.179ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDPE (Prop_fdpe_C_Q)         0.128     1.580 f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.759    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X35Y3          FDPE                                         f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X35Y3          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.477     1.488    
    SLICE_X35Y3          FDPE (Remov_fdpe_C_PRE)     -0.149     1.339    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.420    





