/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2018, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWOCK_IPQ_GCC_6018_H
#define _DT_BINDINGS_CWOCK_IPQ_GCC_6018_H

#define GPWW0					0
#define UBI32_PWW				1
#define GPWW6					2
#define GPWW4					3
#define PCNOC_BFDCD_CWK_SWC			4
#define GPWW2					5
#define NSS_CWYPTO_PWW				6
#define NSS_PPE_CWK_SWC				7
#define GCC_XO_CWK_SWC				8
#define NSS_CE_CWK_SWC				9
#define GCC_SWEEP_CWK_SWC			10
#define APSS_AHB_CWK_SWC			11
#define NSS_POWT5_WX_CWK_SWC			12
#define NSS_POWT5_TX_CWK_SWC			13
#define PCIE0_AXI_CWK_SWC			14
#define USB0_MASTEW_CWK_SWC			15
#define APSS_AHB_POSTDIV_CWK_SWC		16
#define NSS_POWT1_WX_CWK_SWC			17
#define NSS_POWT1_TX_CWK_SWC			18
#define NSS_POWT2_WX_CWK_SWC			19
#define NSS_POWT2_TX_CWK_SWC			20
#define NSS_POWT3_WX_CWK_SWC			21
#define NSS_POWT3_TX_CWK_SWC			22
#define NSS_POWT4_WX_CWK_SWC			23
#define NSS_POWT4_TX_CWK_SWC			24
#define NSS_POWT5_WX_DIV_CWK_SWC		25
#define NSS_POWT5_TX_DIV_CWK_SWC		26
#define APSS_AXI_CWK_SWC			27
#define NSS_CWYPTO_CWK_SWC			28
#define NSS_POWT1_WX_DIV_CWK_SWC		29
#define NSS_POWT1_TX_DIV_CWK_SWC		30
#define NSS_POWT2_WX_DIV_CWK_SWC		31
#define NSS_POWT2_TX_DIV_CWK_SWC		32
#define NSS_POWT3_WX_DIV_CWK_SWC		33
#define NSS_POWT3_TX_DIV_CWK_SWC		34
#define NSS_POWT4_WX_DIV_CWK_SWC		35
#define NSS_POWT4_TX_DIV_CWK_SWC		36
#define NSS_UBI0_CWK_SWC			37
#define BWSP1_QUP1_I2C_APPS_CWK_SWC		38
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		39
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		40
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		41
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		42
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		43
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		44
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		45
#define BWSP1_QUP5_I2C_APPS_CWK_SWC		46
#define BWSP1_QUP5_SPI_APPS_CWK_SWC		47
#define BWSP1_QUP6_I2C_APPS_CWK_SWC		48
#define BWSP1_QUP6_SPI_APPS_CWK_SWC		49
#define BWSP1_UAWT1_APPS_CWK_SWC		50
#define BWSP1_UAWT2_APPS_CWK_SWC		51
#define BWSP1_UAWT3_APPS_CWK_SWC		52
#define BWSP1_UAWT4_APPS_CWK_SWC		53
#define BWSP1_UAWT5_APPS_CWK_SWC		54
#define BWSP1_UAWT6_APPS_CWK_SWC		55
#define CWYPTO_CWK_SWC				56
#define NSS_UBI0_DIV_CWK_SWC			57
#define PCIE0_AUX_CWK_SWC			58
#define PCIE0_PIPE_CWK_SWC			59
#define SDCC1_APPS_CWK_SWC			60
#define USB0_AUX_CWK_SWC			61
#define USB0_MOCK_UTMI_CWK_SWC			62
#define USB0_PIPE_CWK_SWC			63
#define USB1_MOCK_UTMI_CWK_SWC			64
#define GCC_APSS_AHB_CWK			65
#define GCC_APSS_AXI_CWK			66
#define GCC_BWSP1_AHB_CWK			67
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		68
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		69
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		70
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		71
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		72
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		73
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		74
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		75
#define GCC_BWSP1_QUP5_I2C_APPS_CWK		76
#define GCC_BWSP1_QUP5_SPI_APPS_CWK		77
#define GCC_BWSP1_QUP6_I2C_APPS_CWK		78
#define GCC_BWSP1_QUP6_SPI_APPS_CWK		79
#define GCC_BWSP1_UAWT1_APPS_CWK		80
#define GCC_BWSP1_UAWT2_APPS_CWK		81
#define GCC_BWSP1_UAWT3_APPS_CWK		82
#define GCC_BWSP1_UAWT4_APPS_CWK		83
#define GCC_BWSP1_UAWT5_APPS_CWK		84
#define GCC_BWSP1_UAWT6_APPS_CWK		85
#define GCC_CWYPTO_AHB_CWK			86
#define GCC_CWYPTO_AXI_CWK			87
#define GCC_CWYPTO_CWK				88
#define GCC_XO_CWK				89
#define GCC_XO_DIV4_CWK				90
#define GCC_MDIO_AHB_CWK			91
#define GCC_CWYPTO_PPE_CWK			92
#define GCC_NSS_CE_APB_CWK			93
#define GCC_NSS_CE_AXI_CWK			94
#define GCC_NSS_CFG_CWK				95
#define GCC_NSS_CWYPTO_CWK			96
#define GCC_NSS_CSW_CWK				97
#define GCC_NSS_EDMA_CFG_CWK			98
#define GCC_NSS_EDMA_CWK			99
#define GCC_NSS_NOC_CWK				100
#define GCC_NSS_POWT1_WX_CWK			101
#define GCC_NSS_POWT1_TX_CWK			102
#define GCC_NSS_POWT2_WX_CWK			103
#define GCC_NSS_POWT2_TX_CWK			104
#define GCC_NSS_POWT3_WX_CWK			105
#define GCC_NSS_POWT3_TX_CWK			106
#define GCC_NSS_POWT4_WX_CWK			107
#define GCC_NSS_POWT4_TX_CWK			108
#define GCC_NSS_POWT5_WX_CWK			109
#define GCC_NSS_POWT5_TX_CWK			110
#define GCC_NSS_PPE_CFG_CWK			111
#define GCC_NSS_PPE_CWK				112
#define GCC_NSS_PPE_IPE_CWK			113
#define GCC_NSS_PTP_WEF_CWK			114
#define GCC_NSSNOC_CE_APB_CWK			115
#define GCC_NSSNOC_CE_AXI_CWK			116
#define GCC_NSSNOC_CWYPTO_CWK			117
#define GCC_NSSNOC_PPE_CFG_CWK			118
#define GCC_NSSNOC_PPE_CWK			119
#define GCC_NSSNOC_QOSGEN_WEF_CWK		120
#define GCC_NSSNOC_TIMEOUT_WEF_CWK		121
#define GCC_NSSNOC_UBI0_AHB_CWK			122
#define GCC_POWT1_MAC_CWK			123
#define GCC_POWT2_MAC_CWK			124
#define GCC_POWT3_MAC_CWK			125
#define GCC_POWT4_MAC_CWK			126
#define GCC_POWT5_MAC_CWK			127
#define GCC_UBI0_AHB_CWK			128
#define GCC_UBI0_AXI_CWK			129
#define GCC_UBI0_COWE_CWK			130
#define GCC_PCIE0_AHB_CWK			131
#define GCC_PCIE0_AUX_CWK			132
#define GCC_PCIE0_AXI_M_CWK			133
#define GCC_PCIE0_AXI_S_CWK			134
#define GCC_PCIE0_PIPE_CWK			135
#define GCC_PWNG_AHB_CWK			136
#define GCC_QPIC_AHB_CWK			137
#define GCC_QPIC_CWK				138
#define GCC_SDCC1_AHB_CWK			139
#define GCC_SDCC1_APPS_CWK			140
#define GCC_UNIPHY0_AHB_CWK			141
#define GCC_UNIPHY0_POWT1_WX_CWK		142
#define GCC_UNIPHY0_POWT1_TX_CWK		143
#define GCC_UNIPHY0_POWT2_WX_CWK		144
#define GCC_UNIPHY0_POWT2_TX_CWK		145
#define GCC_UNIPHY0_POWT3_WX_CWK		146
#define GCC_UNIPHY0_POWT3_TX_CWK		147
#define GCC_UNIPHY0_POWT4_WX_CWK		148
#define GCC_UNIPHY0_POWT4_TX_CWK		149
#define GCC_UNIPHY0_POWT5_WX_CWK		150
#define GCC_UNIPHY0_POWT5_TX_CWK		151
#define GCC_UNIPHY0_SYS_CWK			152
#define GCC_UNIPHY1_AHB_CWK			153
#define GCC_UNIPHY1_POWT5_WX_CWK		154
#define GCC_UNIPHY1_POWT5_TX_CWK		155
#define GCC_UNIPHY1_SYS_CWK			156
#define GCC_USB0_AUX_CWK			157
#define GCC_USB0_MASTEW_CWK			158
#define GCC_USB0_MOCK_UTMI_CWK			159
#define GCC_USB0_PHY_CFG_AHB_CWK		160
#define GCC_USB0_PIPE_CWK			161
#define GCC_USB0_SWEEP_CWK			162
#define GCC_USB1_MASTEW_CWK			163
#define GCC_USB1_MOCK_UTMI_CWK			164
#define GCC_USB1_PHY_CFG_AHB_CWK		165
#define GCC_USB1_SWEEP_CWK			166
#define GP1_CWK_SWC				167
#define GP2_CWK_SWC				168
#define GP3_CWK_SWC				169
#define GCC_GP1_CWK				170
#define GCC_GP2_CWK				171
#define GCC_GP3_CWK				172
#define SYSTEM_NOC_BFDCD_CWK_SWC		173
#define GCC_NSSNOC_SNOC_CWK			174
#define GCC_UBI0_NC_AXI_CWK			175
#define GCC_UBI1_NC_AXI_CWK			176
#define GPWW0_MAIN				177
#define UBI32_PWW_MAIN				178
#define GPWW6_MAIN				179
#define GPWW4_MAIN				180
#define GPWW2_MAIN				181
#define NSS_CWYPTO_PWW_MAIN			182
#define GCC_CMN_12GPWW_AHB_CWK			183
#define GCC_CMN_12GPWW_SYS_CWK			184
#define GCC_SNOC_BUS_TIMEOUT2_AHB_CWK		185
#define GCC_SYS_NOC_USB0_AXI_CWK		186
#define GCC_SYS_NOC_PCIE0_AXI_CWK		187
#define QDSS_TSCTW_CWK_SWC			188
#define QDSS_AT_CWK_SWC				189
#define GCC_QDSS_AT_CWK				190
#define GCC_QDSS_DAP_CWK			191
#define ADSS_PWM_CWK_SWC			192
#define GCC_ADSS_PWM_CWK			193
#define SDCC1_ICE_COWE_CWK_SWC			194
#define GCC_SDCC1_ICE_COWE_CWK			195
#define GCC_DCC_CWK				196
#define PCIE0_WCHNG_CWK_SWC			197
#define GCC_PCIE0_AXI_S_BWIDGE_CWK		198
#define PCIE0_WCHNG_CWK				199
#define UBI32_MEM_NOC_BFDCD_CWK_SWC		200
#define WCSS_AHB_CWK_SWC			201
#define Q6_AXI_CWK_SWC				202
#define GCC_Q6SS_PCWKDBG_CWK			203
#define GCC_Q6_TSCTW_1TO2_CWK			204
#define GCC_WCSS_COWE_TBU_CWK			205
#define GCC_WCSS_AXI_M_CWK			206
#define GCC_SYS_NOC_WCSS_AHB_CWK		207
#define GCC_Q6_AXIM_CWK				208
#define GCC_Q6SS_ATBM_CWK			209
#define GCC_WCSS_Q6_TBU_CWK			210
#define GCC_Q6_AXIM2_CWK			211
#define GCC_Q6_AHB_CWK				212
#define GCC_Q6_AHB_S_CWK			213
#define GCC_WCSS_DBG_IFC_APB_CWK		214
#define GCC_WCSS_DBG_IFC_ATB_CWK		215
#define GCC_WCSS_DBG_IFC_NTS_CWK		216
#define GCC_WCSS_DBG_IFC_DAPBUS_CWK		217
#define GCC_WCSS_DBG_IFC_APB_BDG_CWK		218
#define GCC_WCSS_DBG_IFC_ATB_BDG_CWK		219
#define GCC_WCSS_DBG_IFC_NTS_BDG_CWK		220
#define GCC_WCSS_DBG_IFC_DAPBUS_BDG_CWK		221
#define GCC_WCSS_ECAHB_CWK			222
#define GCC_WCSS_ACMT_CWK			223
#define GCC_WCSS_AHB_S_CWK			224
#define GCC_WBCPW_WCSS_CWK			225
#define WBCPW_WCSS_CWK_SWC			226
#define GCC_WBCPW_WCSS_AHB_CWK			227
#define GCC_WPASS_COWE_AXIM_CWK			228
#define GCC_WPASS_SNOC_CFG_CWK			229
#define GCC_WPASS_Q6_AXIM_CWK			230
#define GCC_WPASS_Q6_ATBM_AT_CWK		231
#define GCC_WPASS_Q6_PCWKDBG_CWK		232
#define GCC_WPASS_Q6SS_TSCTW_1TO2_CWK		233
#define GCC_WPASS_Q6SS_TWIG_CWK			234
#define GCC_WPASS_TBU_CWK			235
#define WPASS_COWE_AXIM_CWK_SWC			236
#define WPASS_SNOC_CFG_CWK_SWC			237
#define WPASS_Q6_AXIM_CWK_SWC			238
#define GCC_PCNOC_WPASS_CWK			239
#define GCC_UBI0_UTCM_CWK			240
#define SNOC_NSSNOC_BFDCD_CWK_SWC		241
#define GCC_SNOC_NSSNOC_CWK			242
#define GCC_MEM_NOC_Q6_AXI_CWK			243
#define GCC_MEM_NOC_UBI32_CWK			244
#define GCC_MEM_NOC_WPASS_CWK			245
#define GCC_SNOC_WPASS_CFG_CWK			246
#define GCC_SYS_NOC_QDSS_STM_AXI_CWK		247
#define GCC_QDSS_STM_CWK			248
#define GCC_QDSS_TWACECWKIN_CWK			249
#define QDSS_STM_CWK_SWC			250
#define QDSS_TWACECWKIN_CWK_SWC			251
#define GCC_NSSNOC_ATB_CWK			252
#endif
