strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0fe27cecd0>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0fe2a71650>",
		fillcolor=turquoise,
		label="16:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0fe2a7d4d0>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['we']",
		label=we,
		lineno=16];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0fe2a71550>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f0fe2a63890>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="12:AS
q = (we)? ram[addr] : 8'bzzzz_zzzz;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['we', 'ram', 'addr']"];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0fe27ce4d0>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"Leaf_14:AL"	[def_var="['ram']",
		label="Leaf_14:AL"];
	"Leaf_14:AL" -> "12:AS";
	"16:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
