#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 30 22:07:35 2024
# Process ID: 9196
# Current directory: C:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.runs/SIG_sigmoid_0_0_synth_1
# Command line: vivado.exe -log SIG_sigmoid_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SIG_sigmoid_0_0.tcl
# Log file: C:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.runs/SIG_sigmoid_0_0_synth_1/SIG_sigmoid_0_0.vds
# Journal file: C:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.runs/SIG_sigmoid_0_0_synth_1\vivado.jou
# Running On: iresh, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34069 MB
#-----------------------------------------------------------
source SIG_sigmoid_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 475.586 ; gain = 179.012
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Project_dis/siu.edu_user_sigmoid_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: SIG_sigmoid_0_0
Command: synth_design -top SIG_sigmoid_0_0 -part xc7a12tcpg238-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1302.914 ; gain = 437.129
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dataOUT' is not allowed [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/saturationLogic.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'dataOUT' is not allowed [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/dataConv.v:29]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'addrOUT' is not allowed [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/addrConv.v:29]
ERROR: [Synth 8-5809] Error generated from encrypted envelope. [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1]
INFO: [Synth 8-10443] VHDL file 'c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd' is ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'SIG_sigmoid_0_0' [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ip/SIG_sigmoid_0_0/synth/SIG_sigmoid_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/sigmoid.v:23]
INFO: [Synth 8-6157] synthesizing module 'addrConv' [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/addrConv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addrConv' (0#1) [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/addrConv.v:23]
ERROR: [Synth 8-439] module 'dist_mem_gen_0' not found [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/sigmoid.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'sigmoid' [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ipshared/10c3/sources_1/new/sigmoid.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'SIG_sigmoid_0_0' [c:/Users/iresh/OneDrive/Desktop/sem2/528 asic/ECE-428-Project/Verilog/project_1/project_1.gen/sources_1/bd/SIG/ip/SIG_sigmoid_0_0/synth/SIG_sigmoid_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1410.117 ; gain = 544.332
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 22:08:02 2024...
