$date
	Wed Nov  2 17:45:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_adder_tb $end
$var wire 1 ! l_d $end
$var reg 1 " l_a $end
$var reg 1 # l_b $end
$var reg 1 $ l_c $end
$scope module m_dut $end
$var wire 1 " i_a $end
$var wire 1 # i_b $end
$var wire 1 $ i_c $end
$var wire 1 % l_anotc $end
$var wire 1 & l_bc $end
$var wire 1 ' l_notc $end
$var wire 1 ! o_d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
1$
1#
1"
x!
$end
#3
0'
1&
#6
0%
1!
#10
0$
#13
1'
0&
#16
1%
0!
#19
1!
#20
