multiline_comment|/*&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; *&n; * Copyright (c) 2001-2002 Silicon Graphics, Inc.  All rights reserved.&n; */
macro_line|#ifndef _ASM_IA64_SN_SN2_SHUB_MMR_T_H
DECL|macro|_ASM_IA64_SN_SN2_SHUB_MMR_T_H
mdefine_line|#define _ASM_IA64_SN_SN2_SHUB_MMR_T_H
macro_line|#include &lt;asm/sn/arch.h&gt;
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_FSB_BINIT_CONTROL&quot;                    */
multiline_comment|/*                          FSB BINIT# Control                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_binit_control_u
r_typedef
r_union
id|sh_fsb_binit_control_u
(brace
DECL|member|sh_fsb_binit_control_regval
id|mmr_t
id|sh_fsb_binit_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|binit
id|mmr_t
id|binit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_fsb_binit_control_s
)brace
id|sh_fsb_binit_control_s
suffix:semicolon
DECL|typedef|sh_fsb_binit_control_u_t
)brace
id|sh_fsb_binit_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_binit_control_u
r_typedef
r_union
id|sh_fsb_binit_control_u
(brace
DECL|member|sh_fsb_binit_control_regval
id|mmr_t
id|sh_fsb_binit_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|binit
id|mmr_t
id|binit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_binit_control_s
)brace
id|sh_fsb_binit_control_s
suffix:semicolon
DECL|typedef|sh_fsb_binit_control_u_t
)brace
id|sh_fsb_binit_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_FSB_RESET_CONTROL&quot;                    */
multiline_comment|/*                          FSB Reset Control                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_reset_control_u
r_typedef
r_union
id|sh_fsb_reset_control_u
(brace
DECL|member|sh_fsb_reset_control_regval
id|mmr_t
id|sh_fsb_reset_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reset
id|mmr_t
id|reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_fsb_reset_control_s
)brace
id|sh_fsb_reset_control_s
suffix:semicolon
DECL|typedef|sh_fsb_reset_control_u_t
)brace
id|sh_fsb_reset_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_reset_control_u
r_typedef
r_union
id|sh_fsb_reset_control_u
(brace
DECL|member|sh_fsb_reset_control_regval
id|mmr_t
id|sh_fsb_reset_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|reset
id|mmr_t
id|reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_reset_control_s
)brace
id|sh_fsb_reset_control_s
suffix:semicolon
DECL|typedef|sh_fsb_reset_control_u_t
)brace
id|sh_fsb_reset_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_FSB_SYSTEM_AGENT_CONFIG&quot;                 */
multiline_comment|/*                    FSB System Agent Configuration                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_system_agent_config_u
r_typedef
r_union
id|sh_fsb_system_agent_config_u
(brace
DECL|member|sh_fsb_system_agent_config_regval
id|mmr_t
id|sh_fsb_system_agent_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|rcnt_scnt_en
id|mmr_t
id|rcnt_scnt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|berr_assert_en
id|mmr_t
id|berr_assert_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|berr_sampling_en
id|mmr_t
id|berr_sampling_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|binit_assert_en
id|mmr_t
id|binit_assert_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bnr_throttling_en
id|mmr_t
id|bnr_throttling_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|short_hang_en
id|mmr_t
id|short_hang_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inta_rsp_data
id|mmr_t
id|inta_rsp_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|io_trans_rsp
id|mmr_t
id|io_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xtpr_trans_rsp
id|mmr_t
id|xtpr_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inta_trans_rsp
id|mmr_t
id|inta_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|tdot
id|mmr_t
id|tdot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|serialize_fsb_en
id|mmr_t
id|serialize_fsb_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|binit_event_enables
id|mmr_t
id|binit_event_enables
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|18
suffix:semicolon
DECL|member|sh_fsb_system_agent_config_s
)brace
id|sh_fsb_system_agent_config_s
suffix:semicolon
DECL|typedef|sh_fsb_system_agent_config_u_t
)brace
id|sh_fsb_system_agent_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_system_agent_config_u
r_typedef
r_union
id|sh_fsb_system_agent_config_u
(brace
DECL|member|sh_fsb_system_agent_config_regval
id|mmr_t
id|sh_fsb_system_agent_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|18
suffix:semicolon
DECL|member|binit_event_enables
id|mmr_t
id|binit_event_enables
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|serialize_fsb_en
id|mmr_t
id|serialize_fsb_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tdot
id|mmr_t
id|tdot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|inta_trans_rsp
id|mmr_t
id|inta_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xtpr_trans_rsp
id|mmr_t
id|xtpr_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|io_trans_rsp
id|mmr_t
id|io_trans_rsp
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inta_rsp_data
id|mmr_t
id|inta_rsp_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|short_hang_en
id|mmr_t
id|short_hang_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bnr_throttling_en
id|mmr_t
id|bnr_throttling_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|binit_assert_en
id|mmr_t
id|binit_assert_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|berr_sampling_en
id|mmr_t
id|berr_sampling_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|berr_assert_en
id|mmr_t
id|berr_assert_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rcnt_scnt_en
id|mmr_t
id|rcnt_scnt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_system_agent_config_s
)brace
id|sh_fsb_system_agent_config_s
suffix:semicolon
DECL|typedef|sh_fsb_system_agent_config_u_t
)brace
id|sh_fsb_system_agent_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_FSB_VGA_REMAP&quot;                      */
multiline_comment|/*                     FSB VGA Address Space Remap                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_vga_remap_u
r_typedef
r_union
id|sh_fsb_vga_remap_u
(brace
DECL|member|sh_fsb_vga_remap_regval
id|mmr_t
id|sh_fsb_vga_remap_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|17
suffix:semicolon
DECL|member|offset
id|mmr_t
id|offset
suffix:colon
l_int|19
suffix:semicolon
DECL|member|asid
id|mmr_t
id|asid
suffix:colon
l_int|2
suffix:semicolon
DECL|member|nid
id|mmr_t
id|nid
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|13
suffix:semicolon
DECL|member|vga_remapping_enabled
id|mmr_t
id|vga_remapping_enabled
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_vga_remap_s
)brace
id|sh_fsb_vga_remap_s
suffix:semicolon
DECL|typedef|sh_fsb_vga_remap_u_t
)brace
id|sh_fsb_vga_remap_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_vga_remap_u
r_typedef
r_union
id|sh_fsb_vga_remap_u
(brace
DECL|member|sh_fsb_vga_remap_regval
id|mmr_t
id|sh_fsb_vga_remap_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vga_remapping_enabled
id|mmr_t
id|vga_remapping_enabled
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|13
suffix:semicolon
DECL|member|nid
id|mmr_t
id|nid
suffix:colon
l_int|11
suffix:semicolon
DECL|member|asid
id|mmr_t
id|asid
suffix:colon
l_int|2
suffix:semicolon
DECL|member|offset
id|mmr_t
id|offset
suffix:colon
l_int|19
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_fsb_vga_remap_s
)brace
id|sh_fsb_vga_remap_s
suffix:semicolon
DECL|typedef|sh_fsb_vga_remap_u_t
)brace
id|sh_fsb_vga_remap_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_FSB_RESET_STATUS&quot;                    */
multiline_comment|/*                           FSB Reset Status                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_reset_status_u
r_typedef
r_union
id|sh_fsb_reset_status_u
(brace
DECL|member|sh_fsb_reset_status_regval
id|mmr_t
id|sh_fsb_reset_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reset_in_progress
id|mmr_t
id|reset_in_progress
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_fsb_reset_status_s
)brace
id|sh_fsb_reset_status_s
suffix:semicolon
DECL|typedef|sh_fsb_reset_status_u_t
)brace
id|sh_fsb_reset_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_reset_status_u
r_typedef
r_union
id|sh_fsb_reset_status_u
(brace
DECL|member|sh_fsb_reset_status_regval
id|mmr_t
id|sh_fsb_reset_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|reset_in_progress
id|mmr_t
id|reset_in_progress
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_reset_status_s
)brace
id|sh_fsb_reset_status_s
suffix:semicolon
DECL|typedef|sh_fsb_reset_status_u_t
)brace
id|sh_fsb_reset_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_FSB_SYMMETRIC_AGENT_STATUS&quot;               */
multiline_comment|/*                      FSB Symmetric Agent Status                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_fsb_symmetric_agent_status_u
r_typedef
r_union
id|sh_fsb_symmetric_agent_status_u
(brace
DECL|member|sh_fsb_symmetric_agent_status_regval
id|mmr_t
id|sh_fsb_symmetric_agent_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|cpu_0_active
id|mmr_t
id|cpu_0_active
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cpu_1_active
id|mmr_t
id|cpu_1_active
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cpus_ready
id|mmr_t
id|cpus_ready
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_fsb_symmetric_agent_status_s
)brace
id|sh_fsb_symmetric_agent_status_s
suffix:semicolon
DECL|typedef|sh_fsb_symmetric_agent_status_u_t
)brace
id|sh_fsb_symmetric_agent_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_fsb_symmetric_agent_status_u
r_typedef
r_union
id|sh_fsb_symmetric_agent_status_u
(brace
DECL|member|sh_fsb_symmetric_agent_status_regval
id|mmr_t
id|sh_fsb_symmetric_agent_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|cpus_ready
id|mmr_t
id|cpus_ready
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cpu_1_active
id|mmr_t
id|cpu_1_active
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cpu_0_active
id|mmr_t
id|cpu_0_active
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_fsb_symmetric_agent_status_s
)brace
id|sh_fsb_symmetric_agent_status_s
suffix:semicolon
DECL|typedef|sh_fsb_symmetric_agent_status_u_t
)brace
id|sh_fsb_symmetric_agent_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_CREDIT_COUNT_0&quot;                   */
multiline_comment|/*                Graphics-write Credit Count for CPU 0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_credit_count_0_u
r_typedef
r_union
id|sh_gfx_credit_count_0_u
(brace
DECL|member|sh_gfx_credit_count_0_regval
id|mmr_t
id|sh_gfx_credit_count_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|reset_gfx_state
id|mmr_t
id|reset_gfx_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_credit_count_0_s
)brace
id|sh_gfx_credit_count_0_s
suffix:semicolon
DECL|typedef|sh_gfx_credit_count_0_u_t
)brace
id|sh_gfx_credit_count_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_credit_count_0_u
r_typedef
r_union
id|sh_gfx_credit_count_0_u
(brace
DECL|member|sh_gfx_credit_count_0_regval
id|mmr_t
id|sh_gfx_credit_count_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reset_gfx_state
id|mmr_t
id|reset_gfx_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_gfx_credit_count_0_s
)brace
id|sh_gfx_credit_count_0_s
suffix:semicolon
DECL|typedef|sh_gfx_credit_count_0_u_t
)brace
id|sh_gfx_credit_count_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_CREDIT_COUNT_1&quot;                   */
multiline_comment|/*                Graphics-write Credit Count for CPU 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_credit_count_1_u
r_typedef
r_union
id|sh_gfx_credit_count_1_u
(brace
DECL|member|sh_gfx_credit_count_1_regval
id|mmr_t
id|sh_gfx_credit_count_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|reset_gfx_state
id|mmr_t
id|reset_gfx_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_credit_count_1_s
)brace
id|sh_gfx_credit_count_1_s
suffix:semicolon
DECL|typedef|sh_gfx_credit_count_1_u_t
)brace
id|sh_gfx_credit_count_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_credit_count_1_u
r_typedef
r_union
id|sh_gfx_credit_count_1_u
(brace
DECL|member|sh_gfx_credit_count_1_regval
id|mmr_t
id|sh_gfx_credit_count_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reset_gfx_state
id|mmr_t
id|reset_gfx_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_gfx_credit_count_1_s
)brace
id|sh_gfx_credit_count_1_s
suffix:semicolon
DECL|typedef|sh_gfx_credit_count_1_u_t
)brace
id|sh_gfx_credit_count_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_GFX_MODE_CNTRL_0&quot;                    */
multiline_comment|/*         Graphics credit mode amd message ordering for CPU 0          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_mode_cntrl_0_u
r_typedef
r_union
id|sh_gfx_mode_cntrl_0_u
(brace
DECL|member|sh_gfx_mode_cntrl_0_regval
id|mmr_t
id|sh_gfx_mode_cntrl_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|dword_credits
id|mmr_t
id|dword_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mixed_mode_credits
id|mmr_t
id|mixed_mode_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|relaxed_ordering
id|mmr_t
id|relaxed_ordering
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_gfx_mode_cntrl_0_s
)brace
id|sh_gfx_mode_cntrl_0_s
suffix:semicolon
DECL|typedef|sh_gfx_mode_cntrl_0_u_t
)brace
id|sh_gfx_mode_cntrl_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_mode_cntrl_0_u
r_typedef
r_union
id|sh_gfx_mode_cntrl_0_u
(brace
DECL|member|sh_gfx_mode_cntrl_0_regval
id|mmr_t
id|sh_gfx_mode_cntrl_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|relaxed_ordering
id|mmr_t
id|relaxed_ordering
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mixed_mode_credits
id|mmr_t
id|mixed_mode_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dword_credits
id|mmr_t
id|dword_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_mode_cntrl_0_s
)brace
id|sh_gfx_mode_cntrl_0_s
suffix:semicolon
DECL|typedef|sh_gfx_mode_cntrl_0_u_t
)brace
id|sh_gfx_mode_cntrl_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_GFX_MODE_CNTRL_1&quot;                    */
multiline_comment|/*         Graphics credit mode amd message ordering for CPU 1          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_mode_cntrl_1_u
r_typedef
r_union
id|sh_gfx_mode_cntrl_1_u
(brace
DECL|member|sh_gfx_mode_cntrl_1_regval
id|mmr_t
id|sh_gfx_mode_cntrl_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|dword_credits
id|mmr_t
id|dword_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mixed_mode_credits
id|mmr_t
id|mixed_mode_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|relaxed_ordering
id|mmr_t
id|relaxed_ordering
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_gfx_mode_cntrl_1_s
)brace
id|sh_gfx_mode_cntrl_1_s
suffix:semicolon
DECL|typedef|sh_gfx_mode_cntrl_1_u_t
)brace
id|sh_gfx_mode_cntrl_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_mode_cntrl_1_u
r_typedef
r_union
id|sh_gfx_mode_cntrl_1_u
(brace
DECL|member|sh_gfx_mode_cntrl_1_regval
id|mmr_t
id|sh_gfx_mode_cntrl_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|relaxed_ordering
id|mmr_t
id|relaxed_ordering
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mixed_mode_credits
id|mmr_t
id|mixed_mode_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dword_credits
id|mmr_t
id|dword_credits
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_mode_cntrl_1_s
)brace
id|sh_gfx_mode_cntrl_1_s
suffix:semicolon
DECL|typedef|sh_gfx_mode_cntrl_1_u_t
)brace
id|sh_gfx_mode_cntrl_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_GFX_SKID_CREDIT_COUNT_0&quot;                 */
multiline_comment|/*              Graphics-write Skid Credit Count for CPU 0              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_skid_credit_count_0_u
r_typedef
r_union
id|sh_gfx_skid_credit_count_0_u
(brace
DECL|member|sh_gfx_skid_credit_count_0_regval
id|mmr_t
id|sh_gfx_skid_credit_count_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_gfx_skid_credit_count_0_s
)brace
id|sh_gfx_skid_credit_count_0_s
suffix:semicolon
DECL|typedef|sh_gfx_skid_credit_count_0_u_t
)brace
id|sh_gfx_skid_credit_count_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_skid_credit_count_0_u
r_typedef
r_union
id|sh_gfx_skid_credit_count_0_u
(brace
DECL|member|sh_gfx_skid_credit_count_0_regval
id|mmr_t
id|sh_gfx_skid_credit_count_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_gfx_skid_credit_count_0_s
)brace
id|sh_gfx_skid_credit_count_0_s
suffix:semicolon
DECL|typedef|sh_gfx_skid_credit_count_0_u_t
)brace
id|sh_gfx_skid_credit_count_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_GFX_SKID_CREDIT_COUNT_1&quot;                 */
multiline_comment|/*              Graphics-write Skid Credit Count for CPU 1              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_skid_credit_count_1_u
r_typedef
r_union
id|sh_gfx_skid_credit_count_1_u
(brace
DECL|member|sh_gfx_skid_credit_count_1_regval
id|mmr_t
id|sh_gfx_skid_credit_count_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_gfx_skid_credit_count_1_s
)brace
id|sh_gfx_skid_credit_count_1_s
suffix:semicolon
DECL|typedef|sh_gfx_skid_credit_count_1_u_t
)brace
id|sh_gfx_skid_credit_count_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_skid_credit_count_1_u
r_typedef
r_union
id|sh_gfx_skid_credit_count_1_u
(brace
DECL|member|sh_gfx_skid_credit_count_1_regval
id|mmr_t
id|sh_gfx_skid_credit_count_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_gfx_skid_credit_count_1_s
)brace
id|sh_gfx_skid_credit_count_1_s
suffix:semicolon
DECL|typedef|sh_gfx_skid_credit_count_1_u_t
)brace
id|sh_gfx_skid_credit_count_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_STALL_LIMIT_0&quot;                    */
multiline_comment|/*                 Graphics-write Stall Limit for CPU 0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_stall_limit_0_u
r_typedef
r_union
id|sh_gfx_stall_limit_0_u
(brace
DECL|member|sh_gfx_stall_limit_0_regval
id|mmr_t
id|sh_gfx_stall_limit_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|26
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|sh_gfx_stall_limit_0_s
)brace
id|sh_gfx_stall_limit_0_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_limit_0_u_t
)brace
id|sh_gfx_stall_limit_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_stall_limit_0_u
r_typedef
r_union
id|sh_gfx_stall_limit_0_u
(brace
DECL|member|sh_gfx_stall_limit_0_regval
id|mmr_t
id|sh_gfx_stall_limit_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_gfx_stall_limit_0_s
)brace
id|sh_gfx_stall_limit_0_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_limit_0_u_t
)brace
id|sh_gfx_stall_limit_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_STALL_LIMIT_1&quot;                    */
multiline_comment|/*                 Graphics-write Stall Limit for CPU 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_stall_limit_1_u
r_typedef
r_union
id|sh_gfx_stall_limit_1_u
(brace
DECL|member|sh_gfx_stall_limit_1_regval
id|mmr_t
id|sh_gfx_stall_limit_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|26
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|sh_gfx_stall_limit_1_s
)brace
id|sh_gfx_stall_limit_1_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_limit_1_u_t
)brace
id|sh_gfx_stall_limit_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_stall_limit_1_u
r_typedef
r_union
id|sh_gfx_stall_limit_1_u
(brace
DECL|member|sh_gfx_stall_limit_1_regval
id|mmr_t
id|sh_gfx_stall_limit_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_gfx_stall_limit_1_s
)brace
id|sh_gfx_stall_limit_1_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_limit_1_u_t
)brace
id|sh_gfx_stall_limit_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_STALL_TIMER_0&quot;                    */
multiline_comment|/*                 Graphics-write Stall Timer for CPU 0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_stall_timer_0_u
r_typedef
r_union
id|sh_gfx_stall_timer_0_u
(brace
DECL|member|sh_gfx_stall_timer_0_regval
id|mmr_t
id|sh_gfx_stall_timer_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|timer_value
id|mmr_t
id|timer_value
suffix:colon
l_int|26
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|sh_gfx_stall_timer_0_s
)brace
id|sh_gfx_stall_timer_0_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_timer_0_u_t
)brace
id|sh_gfx_stall_timer_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_stall_timer_0_u
r_typedef
r_union
id|sh_gfx_stall_timer_0_u
(brace
DECL|member|sh_gfx_stall_timer_0_regval
id|mmr_t
id|sh_gfx_stall_timer_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|timer_value
id|mmr_t
id|timer_value
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_gfx_stall_timer_0_s
)brace
id|sh_gfx_stall_timer_0_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_timer_0_u_t
)brace
id|sh_gfx_stall_timer_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_STALL_TIMER_1&quot;                    */
multiline_comment|/*                 Graphics-write Stall Timer for CPU 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_stall_timer_1_u
r_typedef
r_union
id|sh_gfx_stall_timer_1_u
(brace
DECL|member|sh_gfx_stall_timer_1_regval
id|mmr_t
id|sh_gfx_stall_timer_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|timer_value
id|mmr_t
id|timer_value
suffix:colon
l_int|26
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|sh_gfx_stall_timer_1_s
)brace
id|sh_gfx_stall_timer_1_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_timer_1_u_t
)brace
id|sh_gfx_stall_timer_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_stall_timer_1_u
r_typedef
r_union
id|sh_gfx_stall_timer_1_u
(brace
DECL|member|sh_gfx_stall_timer_1_regval
id|mmr_t
id|sh_gfx_stall_timer_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|38
suffix:semicolon
DECL|member|timer_value
id|mmr_t
id|timer_value
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_gfx_stall_timer_1_s
)brace
id|sh_gfx_stall_timer_1_s
suffix:semicolon
DECL|typedef|sh_gfx_stall_timer_1_u_t
)brace
id|sh_gfx_stall_timer_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_GFX_WINDOW_0&quot;                      */
multiline_comment|/*                   Graphics-write Window for CPU 0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_window_0_u
r_typedef
r_union
id|sh_gfx_window_0_u
(brace
DECL|member|sh_gfx_window_0_regval
id|mmr_t
id|sh_gfx_window_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|24
suffix:semicolon
DECL|member|base_addr
id|mmr_t
id|base_addr
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|27
suffix:semicolon
DECL|member|gfx_window_en
id|mmr_t
id|gfx_window_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_window_0_s
)brace
id|sh_gfx_window_0_s
suffix:semicolon
DECL|typedef|sh_gfx_window_0_u_t
)brace
id|sh_gfx_window_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_window_0_u
r_typedef
r_union
id|sh_gfx_window_0_u
(brace
DECL|member|sh_gfx_window_0_regval
id|mmr_t
id|sh_gfx_window_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|gfx_window_en
id|mmr_t
id|gfx_window_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|27
suffix:semicolon
DECL|member|base_addr
id|mmr_t
id|base_addr
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_gfx_window_0_s
)brace
id|sh_gfx_window_0_s
suffix:semicolon
DECL|typedef|sh_gfx_window_0_u_t
)brace
id|sh_gfx_window_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_GFX_WINDOW_1&quot;                      */
multiline_comment|/*                   Graphics-write Window for CPU 1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_window_1_u
r_typedef
r_union
id|sh_gfx_window_1_u
(brace
DECL|member|sh_gfx_window_1_regval
id|mmr_t
id|sh_gfx_window_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|24
suffix:semicolon
DECL|member|base_addr
id|mmr_t
id|base_addr
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|27
suffix:semicolon
DECL|member|gfx_window_en
id|mmr_t
id|gfx_window_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_window_1_s
)brace
id|sh_gfx_window_1_s
suffix:semicolon
DECL|typedef|sh_gfx_window_1_u_t
)brace
id|sh_gfx_window_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_window_1_u
r_typedef
r_union
id|sh_gfx_window_1_u
(brace
DECL|member|sh_gfx_window_1_regval
id|mmr_t
id|sh_gfx_window_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|gfx_window_en
id|mmr_t
id|gfx_window_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|27
suffix:semicolon
DECL|member|base_addr
id|mmr_t
id|base_addr
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_gfx_window_1_s
)brace
id|sh_gfx_window_1_s
suffix:semicolon
DECL|typedef|sh_gfx_window_1_u_t
)brace
id|sh_gfx_window_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_GFX_INTERRUPT_TIMER_LIMIT_0&quot;               */
multiline_comment|/*               Graphics-write Interrupt Limit for CPU 0               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_interrupt_timer_limit_0_u
r_typedef
r_union
id|sh_gfx_interrupt_timer_limit_0_u
(brace
DECL|member|sh_gfx_interrupt_timer_limit_0_regval
id|mmr_t
id|sh_gfx_interrupt_timer_limit_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|interrupt_timer_limit
id|mmr_t
id|interrupt_timer_limit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_gfx_interrupt_timer_limit_0_s
)brace
id|sh_gfx_interrupt_timer_limit_0_s
suffix:semicolon
DECL|typedef|sh_gfx_interrupt_timer_limit_0_u_t
)brace
id|sh_gfx_interrupt_timer_limit_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_interrupt_timer_limit_0_u
r_typedef
r_union
id|sh_gfx_interrupt_timer_limit_0_u
(brace
DECL|member|sh_gfx_interrupt_timer_limit_0_regval
id|mmr_t
id|sh_gfx_interrupt_timer_limit_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|interrupt_timer_limit
id|mmr_t
id|interrupt_timer_limit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_gfx_interrupt_timer_limit_0_s
)brace
id|sh_gfx_interrupt_timer_limit_0_s
suffix:semicolon
DECL|typedef|sh_gfx_interrupt_timer_limit_0_u_t
)brace
id|sh_gfx_interrupt_timer_limit_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_GFX_INTERRUPT_TIMER_LIMIT_1&quot;               */
multiline_comment|/*               Graphics-write Interrupt Limit for CPU 1               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_interrupt_timer_limit_1_u
r_typedef
r_union
id|sh_gfx_interrupt_timer_limit_1_u
(brace
DECL|member|sh_gfx_interrupt_timer_limit_1_regval
id|mmr_t
id|sh_gfx_interrupt_timer_limit_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|interrupt_timer_limit
id|mmr_t
id|interrupt_timer_limit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_gfx_interrupt_timer_limit_1_s
)brace
id|sh_gfx_interrupt_timer_limit_1_s
suffix:semicolon
DECL|typedef|sh_gfx_interrupt_timer_limit_1_u_t
)brace
id|sh_gfx_interrupt_timer_limit_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_interrupt_timer_limit_1_u
r_typedef
r_union
id|sh_gfx_interrupt_timer_limit_1_u
(brace
DECL|member|sh_gfx_interrupt_timer_limit_1_regval
id|mmr_t
id|sh_gfx_interrupt_timer_limit_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|interrupt_timer_limit
id|mmr_t
id|interrupt_timer_limit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_gfx_interrupt_timer_limit_1_s
)brace
id|sh_gfx_interrupt_timer_limit_1_s
suffix:semicolon
DECL|typedef|sh_gfx_interrupt_timer_limit_1_u_t
)brace
id|sh_gfx_interrupt_timer_limit_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_WRITE_STATUS_0&quot;                   */
multiline_comment|/*                   Graphics Write Status for CPU 0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_write_status_0_u
r_typedef
r_union
id|sh_gfx_write_status_0_u
(brace
DECL|member|sh_gfx_write_status_0_regval
id|mmr_t
id|sh_gfx_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|re_enable_gfx_stall
id|mmr_t
id|re_enable_gfx_stall
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_write_status_0_s
)brace
id|sh_gfx_write_status_0_s
suffix:semicolon
DECL|typedef|sh_gfx_write_status_0_u_t
)brace
id|sh_gfx_write_status_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_write_status_0_u
r_typedef
r_union
id|sh_gfx_write_status_0_u
(brace
DECL|member|sh_gfx_write_status_0_regval
id|mmr_t
id|sh_gfx_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|re_enable_gfx_stall
id|mmr_t
id|re_enable_gfx_stall
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_write_status_0_s
)brace
id|sh_gfx_write_status_0_s
suffix:semicolon
DECL|typedef|sh_gfx_write_status_0_u_t
)brace
id|sh_gfx_write_status_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_GFX_WRITE_STATUS_1&quot;                   */
multiline_comment|/*                   Graphics Write Status for CPU 1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gfx_write_status_1_u
r_typedef
r_union
id|sh_gfx_write_status_1_u
(brace
DECL|member|sh_gfx_write_status_1_regval
id|mmr_t
id|sh_gfx_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|re_enable_gfx_stall
id|mmr_t
id|re_enable_gfx_stall
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_write_status_1_s
)brace
id|sh_gfx_write_status_1_s
suffix:semicolon
DECL|typedef|sh_gfx_write_status_1_u_t
)brace
id|sh_gfx_write_status_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gfx_write_status_1_u
r_typedef
r_union
id|sh_gfx_write_status_1_u
(brace
DECL|member|sh_gfx_write_status_1_regval
id|mmr_t
id|sh_gfx_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|re_enable_gfx_stall
id|mmr_t
id|re_enable_gfx_stall
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gfx_write_status_1_s
)brace
id|sh_gfx_write_status_1_s
suffix:semicolon
DECL|typedef|sh_gfx_write_status_1_u_t
)brace
id|sh_gfx_write_status_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_II_INT0&quot;                         */
multiline_comment|/*                    SHub II Interrupt 0 Registers                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int0_u
r_typedef
r_union
id|sh_ii_int0_u
(brace
DECL|member|sh_ii_int0_regval
id|mmr_t
id|sh_ii_int0_regval
suffix:semicolon
r_struct
(brace
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_ii_int0_s
)brace
id|sh_ii_int0_s
suffix:semicolon
DECL|typedef|sh_ii_int0_u_t
)brace
id|sh_ii_int0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int0_u
r_typedef
r_union
id|sh_ii_int0_u
(brace
DECL|member|sh_ii_int0_regval
id|mmr_t
id|sh_ii_int0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|55
suffix:semicolon
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_ii_int0_s
)brace
id|sh_ii_int0_s
suffix:semicolon
DECL|typedef|sh_ii_int0_u_t
)brace
id|sh_ii_int0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_II_INT0_CONFIG&quot;                     */
multiline_comment|/*                 SHub II Interrupt 0 Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int0_config_u
r_typedef
r_union
id|sh_ii_int0_config_u
(brace
DECL|member|sh_ii_int0_config_regval
id|mmr_t
id|sh_ii_int0_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_ii_int0_config_s
)brace
id|sh_ii_int0_config_s
suffix:semicolon
DECL|typedef|sh_ii_int0_config_u_t
)brace
id|sh_ii_int0_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int0_config_u
r_typedef
r_union
id|sh_ii_int0_config_u
(brace
DECL|member|sh_ii_int0_config_regval
id|mmr_t
id|sh_ii_int0_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_ii_int0_config_s
)brace
id|sh_ii_int0_config_s
suffix:semicolon
DECL|typedef|sh_ii_int0_config_u_t
)brace
id|sh_ii_int0_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_II_INT0_ENABLE&quot;                     */
multiline_comment|/*                 SHub II Interrupt 0 Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int0_enable_u
r_typedef
r_union
id|sh_ii_int0_enable_u
(brace
DECL|member|sh_ii_int0_enable_regval
id|mmr_t
id|sh_ii_int0_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|ii_enable
id|mmr_t
id|ii_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ii_int0_enable_s
)brace
id|sh_ii_int0_enable_s
suffix:semicolon
DECL|typedef|sh_ii_int0_enable_u_t
)brace
id|sh_ii_int0_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int0_enable_u
r_typedef
r_union
id|sh_ii_int0_enable_u
(brace
DECL|member|sh_ii_int0_enable_regval
id|mmr_t
id|sh_ii_int0_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|ii_enable
id|mmr_t
id|ii_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ii_int0_enable_s
)brace
id|sh_ii_int0_enable_s
suffix:semicolon
DECL|typedef|sh_ii_int0_enable_u_t
)brace
id|sh_ii_int0_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_II_INT1&quot;                         */
multiline_comment|/*                    SHub II Interrupt 1 Registers                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int1_u
r_typedef
r_union
id|sh_ii_int1_u
(brace
DECL|member|sh_ii_int1_regval
id|mmr_t
id|sh_ii_int1_regval
suffix:semicolon
r_struct
(brace
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_ii_int1_s
)brace
id|sh_ii_int1_s
suffix:semicolon
DECL|typedef|sh_ii_int1_u_t
)brace
id|sh_ii_int1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int1_u
r_typedef
r_union
id|sh_ii_int1_u
(brace
DECL|member|sh_ii_int1_regval
id|mmr_t
id|sh_ii_int1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|55
suffix:semicolon
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_ii_int1_s
)brace
id|sh_ii_int1_s
suffix:semicolon
DECL|typedef|sh_ii_int1_u_t
)brace
id|sh_ii_int1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_II_INT1_CONFIG&quot;                     */
multiline_comment|/*                 SHub II Interrupt 1 Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int1_config_u
r_typedef
r_union
id|sh_ii_int1_config_u
(brace
DECL|member|sh_ii_int1_config_regval
id|mmr_t
id|sh_ii_int1_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_ii_int1_config_s
)brace
id|sh_ii_int1_config_s
suffix:semicolon
DECL|typedef|sh_ii_int1_config_u_t
)brace
id|sh_ii_int1_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int1_config_u
r_typedef
r_union
id|sh_ii_int1_config_u
(brace
DECL|member|sh_ii_int1_config_regval
id|mmr_t
id|sh_ii_int1_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_ii_int1_config_s
)brace
id|sh_ii_int1_config_s
suffix:semicolon
DECL|typedef|sh_ii_int1_config_u_t
)brace
id|sh_ii_int1_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_II_INT1_ENABLE&quot;                     */
multiline_comment|/*                 SHub II Interrupt 1 Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_int1_enable_u
r_typedef
r_union
id|sh_ii_int1_enable_u
(brace
DECL|member|sh_ii_int1_enable_regval
id|mmr_t
id|sh_ii_int1_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|ii_enable
id|mmr_t
id|ii_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ii_int1_enable_s
)brace
id|sh_ii_int1_enable_s
suffix:semicolon
DECL|typedef|sh_ii_int1_enable_u_t
)brace
id|sh_ii_int1_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_int1_enable_u
r_typedef
r_union
id|sh_ii_int1_enable_u
(brace
DECL|member|sh_ii_int1_enable_regval
id|mmr_t
id|sh_ii_int1_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|ii_enable
id|mmr_t
id|ii_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ii_int1_enable_s
)brace
id|sh_ii_int1_enable_s
suffix:semicolon
DECL|typedef|sh_ii_int1_enable_u_t
)brace
id|sh_ii_int1_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_INT_NODE_ID_CONFIG&quot;                   */
multiline_comment|/*                 SHub Interrupt Node ID Configuration                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_node_id_config_u
r_typedef
r_union
id|sh_int_node_id_config_u
(brace
DECL|member|sh_int_node_id_config_regval
id|mmr_t
id|sh_int_node_id_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|node_id
id|mmr_t
id|node_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|id_sel
id|mmr_t
id|id_sel
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_int_node_id_config_s
)brace
id|sh_int_node_id_config_s
suffix:semicolon
DECL|typedef|sh_int_node_id_config_u_t
)brace
id|sh_int_node_id_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_node_id_config_u
r_typedef
r_union
id|sh_int_node_id_config_u
(brace
DECL|member|sh_int_node_id_config_regval
id|mmr_t
id|sh_int_node_id_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|id_sel
id|mmr_t
id|id_sel
suffix:colon
l_int|1
suffix:semicolon
DECL|member|node_id
id|mmr_t
id|node_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_int_node_id_config_s
)brace
id|sh_int_node_id_config_s
suffix:semicolon
DECL|typedef|sh_int_node_id_config_u_t
)brace
id|sh_int_node_id_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_IPI_INT&quot;                         */
multiline_comment|/*               SHub Inter-Processor Interrupt Registers               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ipi_int_u
r_typedef
r_union
id|sh_ipi_int_u
(brace
DECL|member|sh_ipi_int_regval
id|mmr_t
id|sh_ipi_int_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ipi_int_s
)brace
id|sh_ipi_int_s
suffix:semicolon
DECL|typedef|sh_ipi_int_u_t
)brace
id|sh_ipi_int_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ipi_int_u
r_typedef
r_union
id|sh_ipi_int_u
(brace
DECL|member|sh_ipi_int_regval
id|mmr_t
id|sh_ipi_int_regval
suffix:semicolon
r_struct
(brace
DECL|member|send
id|mmr_t
id|send
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_ipi_int_s
)brace
id|sh_ipi_int_s
suffix:semicolon
DECL|typedef|sh_ipi_int_u_t
)brace
id|sh_ipi_int_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_IPI_INT_ENABLE&quot;                     */
multiline_comment|/*           SHub Inter-Processor Interrupt Enable Registers            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ipi_int_enable_u
r_typedef
r_union
id|sh_ipi_int_enable_u
(brace
DECL|member|sh_ipi_int_enable_regval
id|mmr_t
id|sh_ipi_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pio_enable
id|mmr_t
id|pio_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ipi_int_enable_s
)brace
id|sh_ipi_int_enable_s
suffix:semicolon
DECL|typedef|sh_ipi_int_enable_u_t
)brace
id|sh_ipi_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ipi_int_enable_u
r_typedef
r_union
id|sh_ipi_int_enable_u
(brace
DECL|member|sh_ipi_int_enable_regval
id|mmr_t
id|sh_ipi_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|pio_enable
id|mmr_t
id|pio_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ipi_int_enable_s
)brace
id|sh_ipi_int_enable_s
suffix:semicolon
DECL|typedef|sh_ipi_int_enable_u_t
)brace
id|sh_ipi_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT0_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 0 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int0_config_u
r_typedef
r_union
id|sh_local_int0_config_u
(brace
DECL|member|sh_local_int0_config_regval
id|mmr_t
id|sh_local_int0_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int0_config_s
)brace
id|sh_local_int0_config_s
suffix:semicolon
DECL|typedef|sh_local_int0_config_u_t
)brace
id|sh_local_int0_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int0_config_u
r_typedef
r_union
id|sh_local_int0_config_u
(brace
DECL|member|sh_local_int0_config_regval
id|mmr_t
id|sh_local_int0_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int0_config_s
)brace
id|sh_local_int0_config_s
suffix:semicolon
DECL|typedef|sh_local_int0_config_u_t
)brace
id|sh_local_int0_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT0_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 0 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int0_enable_u
r_typedef
r_union
id|sh_local_int0_enable_u
(brace
DECL|member|sh_local_int0_enable_regval
id|mmr_t
id|sh_local_int0_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int0_enable_s
)brace
id|sh_local_int0_enable_s
suffix:semicolon
DECL|typedef|sh_local_int0_enable_u_t
)brace
id|sh_local_int0_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int0_enable_u
r_typedef
r_union
id|sh_local_int0_enable_u
(brace
DECL|member|sh_local_int0_enable_regval
id|mmr_t
id|sh_local_int0_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int0_enable_s
)brace
id|sh_local_int0_enable_s
suffix:semicolon
DECL|typedef|sh_local_int0_enable_u_t
)brace
id|sh_local_int0_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT1_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 1 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int1_config_u
r_typedef
r_union
id|sh_local_int1_config_u
(brace
DECL|member|sh_local_int1_config_regval
id|mmr_t
id|sh_local_int1_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int1_config_s
)brace
id|sh_local_int1_config_s
suffix:semicolon
DECL|typedef|sh_local_int1_config_u_t
)brace
id|sh_local_int1_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int1_config_u
r_typedef
r_union
id|sh_local_int1_config_u
(brace
DECL|member|sh_local_int1_config_regval
id|mmr_t
id|sh_local_int1_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int1_config_s
)brace
id|sh_local_int1_config_s
suffix:semicolon
DECL|typedef|sh_local_int1_config_u_t
)brace
id|sh_local_int1_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT1_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 1 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int1_enable_u
r_typedef
r_union
id|sh_local_int1_enable_u
(brace
DECL|member|sh_local_int1_enable_regval
id|mmr_t
id|sh_local_int1_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int1_enable_s
)brace
id|sh_local_int1_enable_s
suffix:semicolon
DECL|typedef|sh_local_int1_enable_u_t
)brace
id|sh_local_int1_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int1_enable_u
r_typedef
r_union
id|sh_local_int1_enable_u
(brace
DECL|member|sh_local_int1_enable_regval
id|mmr_t
id|sh_local_int1_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int1_enable_s
)brace
id|sh_local_int1_enable_s
suffix:semicolon
DECL|typedef|sh_local_int1_enable_u_t
)brace
id|sh_local_int1_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT2_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 2 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int2_config_u
r_typedef
r_union
id|sh_local_int2_config_u
(brace
DECL|member|sh_local_int2_config_regval
id|mmr_t
id|sh_local_int2_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int2_config_s
)brace
id|sh_local_int2_config_s
suffix:semicolon
DECL|typedef|sh_local_int2_config_u_t
)brace
id|sh_local_int2_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int2_config_u
r_typedef
r_union
id|sh_local_int2_config_u
(brace
DECL|member|sh_local_int2_config_regval
id|mmr_t
id|sh_local_int2_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int2_config_s
)brace
id|sh_local_int2_config_s
suffix:semicolon
DECL|typedef|sh_local_int2_config_u_t
)brace
id|sh_local_int2_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT2_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 2 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int2_enable_u
r_typedef
r_union
id|sh_local_int2_enable_u
(brace
DECL|member|sh_local_int2_enable_regval
id|mmr_t
id|sh_local_int2_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int2_enable_s
)brace
id|sh_local_int2_enable_s
suffix:semicolon
DECL|typedef|sh_local_int2_enable_u_t
)brace
id|sh_local_int2_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int2_enable_u
r_typedef
r_union
id|sh_local_int2_enable_u
(brace
DECL|member|sh_local_int2_enable_regval
id|mmr_t
id|sh_local_int2_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int2_enable_s
)brace
id|sh_local_int2_enable_s
suffix:semicolon
DECL|typedef|sh_local_int2_enable_u_t
)brace
id|sh_local_int2_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT3_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 3 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int3_config_u
r_typedef
r_union
id|sh_local_int3_config_u
(brace
DECL|member|sh_local_int3_config_regval
id|mmr_t
id|sh_local_int3_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int3_config_s
)brace
id|sh_local_int3_config_s
suffix:semicolon
DECL|typedef|sh_local_int3_config_u_t
)brace
id|sh_local_int3_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int3_config_u
r_typedef
r_union
id|sh_local_int3_config_u
(brace
DECL|member|sh_local_int3_config_regval
id|mmr_t
id|sh_local_int3_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int3_config_s
)brace
id|sh_local_int3_config_s
suffix:semicolon
DECL|typedef|sh_local_int3_config_u_t
)brace
id|sh_local_int3_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT3_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 3 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int3_enable_u
r_typedef
r_union
id|sh_local_int3_enable_u
(brace
DECL|member|sh_local_int3_enable_regval
id|mmr_t
id|sh_local_int3_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int3_enable_s
)brace
id|sh_local_int3_enable_s
suffix:semicolon
DECL|typedef|sh_local_int3_enable_u_t
)brace
id|sh_local_int3_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int3_enable_u
r_typedef
r_union
id|sh_local_int3_enable_u
(brace
DECL|member|sh_local_int3_enable_regval
id|mmr_t
id|sh_local_int3_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int3_enable_s
)brace
id|sh_local_int3_enable_s
suffix:semicolon
DECL|typedef|sh_local_int3_enable_u_t
)brace
id|sh_local_int3_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT4_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 4 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int4_config_u
r_typedef
r_union
id|sh_local_int4_config_u
(brace
DECL|member|sh_local_int4_config_regval
id|mmr_t
id|sh_local_int4_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int4_config_s
)brace
id|sh_local_int4_config_s
suffix:semicolon
DECL|typedef|sh_local_int4_config_u_t
)brace
id|sh_local_int4_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int4_config_u
r_typedef
r_union
id|sh_local_int4_config_u
(brace
DECL|member|sh_local_int4_config_regval
id|mmr_t
id|sh_local_int4_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int4_config_s
)brace
id|sh_local_int4_config_s
suffix:semicolon
DECL|typedef|sh_local_int4_config_u_t
)brace
id|sh_local_int4_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT4_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 4 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int4_enable_u
r_typedef
r_union
id|sh_local_int4_enable_u
(brace
DECL|member|sh_local_int4_enable_regval
id|mmr_t
id|sh_local_int4_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int4_enable_s
)brace
id|sh_local_int4_enable_s
suffix:semicolon
DECL|typedef|sh_local_int4_enable_u_t
)brace
id|sh_local_int4_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int4_enable_u
r_typedef
r_union
id|sh_local_int4_enable_u
(brace
DECL|member|sh_local_int4_enable_regval
id|mmr_t
id|sh_local_int4_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int4_enable_s
)brace
id|sh_local_int4_enable_s
suffix:semicolon
DECL|typedef|sh_local_int4_enable_u_t
)brace
id|sh_local_int4_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT5_CONFIG&quot;                    */
multiline_comment|/*                   SHub Local Interrupt 5 Registers                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int5_config_u
r_typedef
r_union
id|sh_local_int5_config_u
(brace
DECL|member|sh_local_int5_config_regval
id|mmr_t
id|sh_local_int5_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_local_int5_config_s
)brace
id|sh_local_int5_config_s
suffix:semicolon
DECL|typedef|sh_local_int5_config_u_t
)brace
id|sh_local_int5_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int5_config_u
r_typedef
r_union
id|sh_local_int5_config_u
(brace
DECL|member|sh_local_int5_config_regval
id|mmr_t
id|sh_local_int5_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_local_int5_config_s
)brace
id|sh_local_int5_config_s
suffix:semicolon
DECL|typedef|sh_local_int5_config_u_t
)brace
id|sh_local_int5_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LOCAL_INT5_ENABLE&quot;                    */
multiline_comment|/*                    SHub Local Interrupt 5 Enable                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_local_int5_enable_u
r_typedef
r_union
id|sh_local_int5_enable_u
(brace
DECL|member|sh_local_int5_enable_regval
id|mmr_t
id|sh_local_int5_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_local_int5_enable_s
)brace
id|sh_local_int5_enable_s
suffix:semicolon
DECL|typedef|sh_local_int5_enable_u_t
)brace
id|sh_local_int5_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_local_int5_enable_u
r_typedef
r_union
id|sh_local_int5_enable_u
(brace
DECL|member|sh_local_int5_enable_regval
id|mmr_t
id|sh_local_int5_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|48
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_local_int5_enable_s
)brace
id|sh_local_int5_enable_s
suffix:semicolon
DECL|typedef|sh_local_int5_enable_u_t
)brace
id|sh_local_int5_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ERR_INT_CONFIG&quot;                  */
multiline_comment|/*              SHub Processor 0 Error Interrupt Registers              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_err_int_config_u
r_typedef
r_union
id|sh_proc0_err_int_config_u
(brace
DECL|member|sh_proc0_err_int_config_regval
id|mmr_t
id|sh_proc0_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc0_err_int_config_s
)brace
id|sh_proc0_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc0_err_int_config_u_t
)brace
id|sh_proc0_err_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_err_int_config_u
r_typedef
r_union
id|sh_proc0_err_int_config_u
(brace
DECL|member|sh_proc0_err_int_config_regval
id|mmr_t
id|sh_proc0_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc0_err_int_config_s
)brace
id|sh_proc0_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc0_err_int_config_u_t
)brace
id|sh_proc0_err_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ERR_INT_CONFIG&quot;                  */
multiline_comment|/*              SHub Processor 1 Error Interrupt Registers              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_err_int_config_u
r_typedef
r_union
id|sh_proc1_err_int_config_u
(brace
DECL|member|sh_proc1_err_int_config_regval
id|mmr_t
id|sh_proc1_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc1_err_int_config_s
)brace
id|sh_proc1_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc1_err_int_config_u_t
)brace
id|sh_proc1_err_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_err_int_config_u
r_typedef
r_union
id|sh_proc1_err_int_config_u
(brace
DECL|member|sh_proc1_err_int_config_regval
id|mmr_t
id|sh_proc1_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc1_err_int_config_s
)brace
id|sh_proc1_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc1_err_int_config_u_t
)brace
id|sh_proc1_err_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ERR_INT_CONFIG&quot;                  */
multiline_comment|/*              SHub Processor 2 Error Interrupt Registers              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_err_int_config_u
r_typedef
r_union
id|sh_proc2_err_int_config_u
(brace
DECL|member|sh_proc2_err_int_config_regval
id|mmr_t
id|sh_proc2_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc2_err_int_config_s
)brace
id|sh_proc2_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc2_err_int_config_u_t
)brace
id|sh_proc2_err_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_err_int_config_u
r_typedef
r_union
id|sh_proc2_err_int_config_u
(brace
DECL|member|sh_proc2_err_int_config_regval
id|mmr_t
id|sh_proc2_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc2_err_int_config_s
)brace
id|sh_proc2_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc2_err_int_config_u_t
)brace
id|sh_proc2_err_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ERR_INT_CONFIG&quot;                  */
multiline_comment|/*              SHub Processor 3 Error Interrupt Registers              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_err_int_config_u
r_typedef
r_union
id|sh_proc3_err_int_config_u
(brace
DECL|member|sh_proc3_err_int_config_regval
id|mmr_t
id|sh_proc3_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc3_err_int_config_s
)brace
id|sh_proc3_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc3_err_int_config_u_t
)brace
id|sh_proc3_err_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_err_int_config_u
r_typedef
r_union
id|sh_proc3_err_int_config_u
(brace
DECL|member|sh_proc3_err_int_config_regval
id|mmr_t
id|sh_proc3_err_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc3_err_int_config_s
)brace
id|sh_proc3_err_int_config_s
suffix:semicolon
DECL|typedef|sh_proc3_err_int_config_u_t
)brace
id|sh_proc3_err_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ADV_INT_CONFIG&quot;                  */
multiline_comment|/*            SHub Processor 0 Advisory Interrupt Registers             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_adv_int_config_u
r_typedef
r_union
id|sh_proc0_adv_int_config_u
(brace
DECL|member|sh_proc0_adv_int_config_regval
id|mmr_t
id|sh_proc0_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc0_adv_int_config_s
)brace
id|sh_proc0_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_int_config_u_t
)brace
id|sh_proc0_adv_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_adv_int_config_u
r_typedef
r_union
id|sh_proc0_adv_int_config_u
(brace
DECL|member|sh_proc0_adv_int_config_regval
id|mmr_t
id|sh_proc0_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc0_adv_int_config_s
)brace
id|sh_proc0_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_int_config_u_t
)brace
id|sh_proc0_adv_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ADV_INT_CONFIG&quot;                  */
multiline_comment|/*            SHub Processor 1 Advisory Interrupt Registers             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_adv_int_config_u
r_typedef
r_union
id|sh_proc1_adv_int_config_u
(brace
DECL|member|sh_proc1_adv_int_config_regval
id|mmr_t
id|sh_proc1_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc1_adv_int_config_s
)brace
id|sh_proc1_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_int_config_u_t
)brace
id|sh_proc1_adv_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_adv_int_config_u
r_typedef
r_union
id|sh_proc1_adv_int_config_u
(brace
DECL|member|sh_proc1_adv_int_config_regval
id|mmr_t
id|sh_proc1_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc1_adv_int_config_s
)brace
id|sh_proc1_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_int_config_u_t
)brace
id|sh_proc1_adv_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ADV_INT_CONFIG&quot;                  */
multiline_comment|/*            SHub Processor 2 Advisory Interrupt Registers             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_adv_int_config_u
r_typedef
r_union
id|sh_proc2_adv_int_config_u
(brace
DECL|member|sh_proc2_adv_int_config_regval
id|mmr_t
id|sh_proc2_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc2_adv_int_config_s
)brace
id|sh_proc2_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_int_config_u_t
)brace
id|sh_proc2_adv_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_adv_int_config_u
r_typedef
r_union
id|sh_proc2_adv_int_config_u
(brace
DECL|member|sh_proc2_adv_int_config_regval
id|mmr_t
id|sh_proc2_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc2_adv_int_config_s
)brace
id|sh_proc2_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_int_config_u_t
)brace
id|sh_proc2_adv_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ADV_INT_CONFIG&quot;                  */
multiline_comment|/*            SHub Processor 3 Advisory Interrupt Registers             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_adv_int_config_u
r_typedef
r_union
id|sh_proc3_adv_int_config_u
(brace
DECL|member|sh_proc3_adv_int_config_regval
id|mmr_t
id|sh_proc3_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_proc3_adv_int_config_s
)brace
id|sh_proc3_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_int_config_u_t
)brace
id|sh_proc3_adv_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_adv_int_config_u
r_typedef
r_union
id|sh_proc3_adv_int_config_u
(brace
DECL|member|sh_proc3_adv_int_config_regval
id|mmr_t
id|sh_proc3_adv_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_proc3_adv_int_config_s
)brace
id|sh_proc3_adv_int_config_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_int_config_u_t
)brace
id|sh_proc3_adv_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ERR_INT_ENABLE&quot;                  */
multiline_comment|/*          SHub Processor 0 Error Interrupt Enable Registers           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_err_int_enable_u
r_typedef
r_union
id|sh_proc0_err_int_enable_u
(brace
DECL|member|sh_proc0_err_int_enable_regval
id|mmr_t
id|sh_proc0_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc0_err_enable
id|mmr_t
id|proc0_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc0_err_int_enable_s
)brace
id|sh_proc0_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc0_err_int_enable_u_t
)brace
id|sh_proc0_err_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_err_int_enable_u
r_typedef
r_union
id|sh_proc0_err_int_enable_u
(brace
DECL|member|sh_proc0_err_int_enable_regval
id|mmr_t
id|sh_proc0_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc0_err_enable
id|mmr_t
id|proc0_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc0_err_int_enable_s
)brace
id|sh_proc0_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc0_err_int_enable_u_t
)brace
id|sh_proc0_err_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ERR_INT_ENABLE&quot;                  */
multiline_comment|/*          SHub Processor 1 Error Interrupt Enable Registers           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_err_int_enable_u
r_typedef
r_union
id|sh_proc1_err_int_enable_u
(brace
DECL|member|sh_proc1_err_int_enable_regval
id|mmr_t
id|sh_proc1_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc1_err_enable
id|mmr_t
id|proc1_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc1_err_int_enable_s
)brace
id|sh_proc1_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc1_err_int_enable_u_t
)brace
id|sh_proc1_err_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_err_int_enable_u
r_typedef
r_union
id|sh_proc1_err_int_enable_u
(brace
DECL|member|sh_proc1_err_int_enable_regval
id|mmr_t
id|sh_proc1_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc1_err_enable
id|mmr_t
id|proc1_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc1_err_int_enable_s
)brace
id|sh_proc1_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc1_err_int_enable_u_t
)brace
id|sh_proc1_err_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ERR_INT_ENABLE&quot;                  */
multiline_comment|/*          SHub Processor 2 Error Interrupt Enable Registers           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_err_int_enable_u
r_typedef
r_union
id|sh_proc2_err_int_enable_u
(brace
DECL|member|sh_proc2_err_int_enable_regval
id|mmr_t
id|sh_proc2_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc2_err_enable
id|mmr_t
id|proc2_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc2_err_int_enable_s
)brace
id|sh_proc2_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc2_err_int_enable_u_t
)brace
id|sh_proc2_err_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_err_int_enable_u
r_typedef
r_union
id|sh_proc2_err_int_enable_u
(brace
DECL|member|sh_proc2_err_int_enable_regval
id|mmr_t
id|sh_proc2_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc2_err_enable
id|mmr_t
id|proc2_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc2_err_int_enable_s
)brace
id|sh_proc2_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc2_err_int_enable_u_t
)brace
id|sh_proc2_err_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ERR_INT_ENABLE&quot;                  */
multiline_comment|/*          SHub Processor 3 Error Interrupt Enable Registers           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_err_int_enable_u
r_typedef
r_union
id|sh_proc3_err_int_enable_u
(brace
DECL|member|sh_proc3_err_int_enable_regval
id|mmr_t
id|sh_proc3_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc3_err_enable
id|mmr_t
id|proc3_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc3_err_int_enable_s
)brace
id|sh_proc3_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc3_err_int_enable_u_t
)brace
id|sh_proc3_err_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_err_int_enable_u
r_typedef
r_union
id|sh_proc3_err_int_enable_u
(brace
DECL|member|sh_proc3_err_int_enable_regval
id|mmr_t
id|sh_proc3_err_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc3_err_enable
id|mmr_t
id|proc3_err_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc3_err_int_enable_s
)brace
id|sh_proc3_err_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc3_err_int_enable_u_t
)brace
id|sh_proc3_err_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ADV_INT_ENABLE&quot;                  */
multiline_comment|/*         SHub Processor 0 Advisory Interrupt Enable Registers         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_adv_int_enable_u
r_typedef
r_union
id|sh_proc0_adv_int_enable_u
(brace
DECL|member|sh_proc0_adv_int_enable_regval
id|mmr_t
id|sh_proc0_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc0_adv_enable
id|mmr_t
id|proc0_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc0_adv_int_enable_s
)brace
id|sh_proc0_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_int_enable_u_t
)brace
id|sh_proc0_adv_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_adv_int_enable_u
r_typedef
r_union
id|sh_proc0_adv_int_enable_u
(brace
DECL|member|sh_proc0_adv_int_enable_regval
id|mmr_t
id|sh_proc0_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc0_adv_enable
id|mmr_t
id|proc0_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc0_adv_int_enable_s
)brace
id|sh_proc0_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_int_enable_u_t
)brace
id|sh_proc0_adv_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ADV_INT_ENABLE&quot;                  */
multiline_comment|/*         SHub Processor 1 Advisory Interrupt Enable Registers         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_adv_int_enable_u
r_typedef
r_union
id|sh_proc1_adv_int_enable_u
(brace
DECL|member|sh_proc1_adv_int_enable_regval
id|mmr_t
id|sh_proc1_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc1_adv_enable
id|mmr_t
id|proc1_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc1_adv_int_enable_s
)brace
id|sh_proc1_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_int_enable_u_t
)brace
id|sh_proc1_adv_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_adv_int_enable_u
r_typedef
r_union
id|sh_proc1_adv_int_enable_u
(brace
DECL|member|sh_proc1_adv_int_enable_regval
id|mmr_t
id|sh_proc1_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc1_adv_enable
id|mmr_t
id|proc1_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc1_adv_int_enable_s
)brace
id|sh_proc1_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_int_enable_u_t
)brace
id|sh_proc1_adv_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ADV_INT_ENABLE&quot;                  */
multiline_comment|/*         SHub Processor 2 Advisory Interrupt Enable Registers         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_adv_int_enable_u
r_typedef
r_union
id|sh_proc2_adv_int_enable_u
(brace
DECL|member|sh_proc2_adv_int_enable_regval
id|mmr_t
id|sh_proc2_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc2_adv_enable
id|mmr_t
id|proc2_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc2_adv_int_enable_s
)brace
id|sh_proc2_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_int_enable_u_t
)brace
id|sh_proc2_adv_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_adv_int_enable_u
r_typedef
r_union
id|sh_proc2_adv_int_enable_u
(brace
DECL|member|sh_proc2_adv_int_enable_regval
id|mmr_t
id|sh_proc2_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc2_adv_enable
id|mmr_t
id|proc2_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc2_adv_int_enable_s
)brace
id|sh_proc2_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_int_enable_u_t
)brace
id|sh_proc2_adv_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ADV_INT_ENABLE&quot;                  */
multiline_comment|/*         SHub Processor 3 Advisory Interrupt Enable Registers         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_adv_int_enable_u
r_typedef
r_union
id|sh_proc3_adv_int_enable_u
(brace
DECL|member|sh_proc3_adv_int_enable_regval
id|mmr_t
id|sh_proc3_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|proc3_adv_enable
id|mmr_t
id|proc3_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc3_adv_int_enable_s
)brace
id|sh_proc3_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_int_enable_u_t
)brace
id|sh_proc3_adv_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_adv_int_enable_u
r_typedef
r_union
id|sh_proc3_adv_int_enable_u
(brace
DECL|member|sh_proc3_adv_int_enable_regval
id|mmr_t
id|sh_proc3_adv_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|proc3_adv_enable
id|mmr_t
id|proc3_adv_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc3_adv_int_enable_s
)brace
id|sh_proc3_adv_int_enable_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_int_enable_u_t
)brace
id|sh_proc3_adv_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PROFILE_INT_CONFIG&quot;                   */
multiline_comment|/*            SHub Profile Interrupt Configuration Registers            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_int_config_u
r_typedef
r_union
id|sh_profile_int_config_u
(brace
DECL|member|sh_profile_int_config_regval
id|mmr_t
id|sh_profile_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_profile_int_config_s
)brace
id|sh_profile_int_config_s
suffix:semicolon
DECL|typedef|sh_profile_int_config_u_t
)brace
id|sh_profile_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_int_config_u
r_typedef
r_union
id|sh_profile_int_config_u
(brace
DECL|member|sh_profile_int_config_regval
id|mmr_t
id|sh_profile_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_profile_int_config_s
)brace
id|sh_profile_int_config_s
suffix:semicolon
DECL|typedef|sh_profile_int_config_u_t
)brace
id|sh_profile_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PROFILE_INT_ENABLE&quot;                   */
multiline_comment|/*               SHub Profile Interrupt Enable Registers                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_int_enable_u
r_typedef
r_union
id|sh_profile_int_enable_u
(brace
DECL|member|sh_profile_int_enable_regval
id|mmr_t
id|sh_profile_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|profile_enable
id|mmr_t
id|profile_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_profile_int_enable_s
)brace
id|sh_profile_int_enable_s
suffix:semicolon
DECL|typedef|sh_profile_int_enable_u_t
)brace
id|sh_profile_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_int_enable_u
r_typedef
r_union
id|sh_profile_int_enable_u
(brace
DECL|member|sh_profile_int_enable_regval
id|mmr_t
id|sh_profile_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|profile_enable
id|mmr_t
id|profile_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_profile_int_enable_s
)brace
id|sh_profile_int_enable_s
suffix:semicolon
DECL|typedef|sh_profile_int_enable_u_t
)brace
id|sh_profile_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC0_INT_CONFIG&quot;                     */
multiline_comment|/*                SHub RTC 0 Interrupt Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc0_int_config_u
r_typedef
r_union
id|sh_rtc0_int_config_u
(brace
DECL|member|sh_rtc0_int_config_regval
id|mmr_t
id|sh_rtc0_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_rtc0_int_config_s
)brace
id|sh_rtc0_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc0_int_config_u_t
)brace
id|sh_rtc0_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc0_int_config_u
r_typedef
r_union
id|sh_rtc0_int_config_u
(brace
DECL|member|sh_rtc0_int_config_regval
id|mmr_t
id|sh_rtc0_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_rtc0_int_config_s
)brace
id|sh_rtc0_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc0_int_config_u_t
)brace
id|sh_rtc0_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC0_INT_ENABLE&quot;                     */
multiline_comment|/*                SHub RTC 0 Interrupt Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc0_int_enable_u
r_typedef
r_union
id|sh_rtc0_int_enable_u
(brace
DECL|member|sh_rtc0_int_enable_regval
id|mmr_t
id|sh_rtc0_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|rtc0_enable
id|mmr_t
id|rtc0_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_rtc0_int_enable_s
)brace
id|sh_rtc0_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc0_int_enable_u_t
)brace
id|sh_rtc0_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc0_int_enable_u
r_typedef
r_union
id|sh_rtc0_int_enable_u
(brace
DECL|member|sh_rtc0_int_enable_regval
id|mmr_t
id|sh_rtc0_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|rtc0_enable
id|mmr_t
id|rtc0_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_rtc0_int_enable_s
)brace
id|sh_rtc0_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc0_int_enable_u_t
)brace
id|sh_rtc0_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC1_INT_CONFIG&quot;                     */
multiline_comment|/*                SHub RTC 1 Interrupt Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc1_int_config_u
r_typedef
r_union
id|sh_rtc1_int_config_u
(brace
DECL|member|sh_rtc1_int_config_regval
id|mmr_t
id|sh_rtc1_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_rtc1_int_config_s
)brace
id|sh_rtc1_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc1_int_config_u_t
)brace
id|sh_rtc1_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc1_int_config_u
r_typedef
r_union
id|sh_rtc1_int_config_u
(brace
DECL|member|sh_rtc1_int_config_regval
id|mmr_t
id|sh_rtc1_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_rtc1_int_config_s
)brace
id|sh_rtc1_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc1_int_config_u_t
)brace
id|sh_rtc1_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC1_INT_ENABLE&quot;                     */
multiline_comment|/*                SHub RTC 1 Interrupt Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc1_int_enable_u
r_typedef
r_union
id|sh_rtc1_int_enable_u
(brace
DECL|member|sh_rtc1_int_enable_regval
id|mmr_t
id|sh_rtc1_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|rtc1_enable
id|mmr_t
id|rtc1_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_rtc1_int_enable_s
)brace
id|sh_rtc1_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc1_int_enable_u_t
)brace
id|sh_rtc1_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc1_int_enable_u
r_typedef
r_union
id|sh_rtc1_int_enable_u
(brace
DECL|member|sh_rtc1_int_enable_regval
id|mmr_t
id|sh_rtc1_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|rtc1_enable
id|mmr_t
id|rtc1_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_rtc1_int_enable_s
)brace
id|sh_rtc1_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc1_int_enable_u_t
)brace
id|sh_rtc1_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC2_INT_CONFIG&quot;                     */
multiline_comment|/*                SHub RTC 2 Interrupt Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc2_int_config_u
r_typedef
r_union
id|sh_rtc2_int_config_u
(brace
DECL|member|sh_rtc2_int_config_regval
id|mmr_t
id|sh_rtc2_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_rtc2_int_config_s
)brace
id|sh_rtc2_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc2_int_config_u_t
)brace
id|sh_rtc2_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc2_int_config_u
r_typedef
r_union
id|sh_rtc2_int_config_u
(brace
DECL|member|sh_rtc2_int_config_regval
id|mmr_t
id|sh_rtc2_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_rtc2_int_config_s
)brace
id|sh_rtc2_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc2_int_config_u_t
)brace
id|sh_rtc2_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC2_INT_ENABLE&quot;                     */
multiline_comment|/*                SHub RTC 2 Interrupt Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc2_int_enable_u
r_typedef
r_union
id|sh_rtc2_int_enable_u
(brace
DECL|member|sh_rtc2_int_enable_regval
id|mmr_t
id|sh_rtc2_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|rtc2_enable
id|mmr_t
id|rtc2_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_rtc2_int_enable_s
)brace
id|sh_rtc2_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc2_int_enable_u_t
)brace
id|sh_rtc2_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc2_int_enable_u
r_typedef
r_union
id|sh_rtc2_int_enable_u
(brace
DECL|member|sh_rtc2_int_enable_regval
id|mmr_t
id|sh_rtc2_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|rtc2_enable
id|mmr_t
id|rtc2_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_rtc2_int_enable_s
)brace
id|sh_rtc2_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc2_int_enable_u_t
)brace
id|sh_rtc2_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC3_INT_CONFIG&quot;                     */
multiline_comment|/*                SHub RTC 3 Interrupt Config Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc3_int_config_u
r_typedef
r_union
id|sh_rtc3_int_config_u
(brace
DECL|member|sh_rtc3_int_config_regval
id|mmr_t
id|sh_rtc3_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_rtc3_int_config_s
)brace
id|sh_rtc3_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc3_int_config_u_t
)brace
id|sh_rtc3_int_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc3_int_config_u
r_typedef
r_union
id|sh_rtc3_int_config_u
(brace
DECL|member|sh_rtc3_int_config_regval
id|mmr_t
id|sh_rtc3_int_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|idx
id|mmr_t
id|idx
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|base
id|mmr_t
id|base
suffix:colon
l_int|29
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pid
id|mmr_t
id|pid
suffix:colon
l_int|16
suffix:semicolon
DECL|member|agt
id|mmr_t
id|agt
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_rtc3_int_config_s
)brace
id|sh_rtc3_int_config_s
suffix:semicolon
DECL|typedef|sh_rtc3_int_config_u_t
)brace
id|sh_rtc3_int_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_RTC3_INT_ENABLE&quot;                     */
multiline_comment|/*                SHub RTC 3 Interrupt Enable Registers                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc3_int_enable_u
r_typedef
r_union
id|sh_rtc3_int_enable_u
(brace
DECL|member|sh_rtc3_int_enable_regval
id|mmr_t
id|sh_rtc3_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|rtc3_enable
id|mmr_t
id|rtc3_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_rtc3_int_enable_s
)brace
id|sh_rtc3_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc3_int_enable_u_t
)brace
id|sh_rtc3_int_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc3_int_enable_u
r_typedef
r_union
id|sh_rtc3_int_enable_u
(brace
DECL|member|sh_rtc3_int_enable_regval
id|mmr_t
id|sh_rtc3_int_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|rtc3_enable
id|mmr_t
id|rtc3_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_rtc3_int_enable_s
)brace
id|sh_rtc3_int_enable_s
suffix:semicolon
DECL|typedef|sh_rtc3_int_enable_u_t
)brace
id|sh_rtc3_int_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_EVENT_OCCURRED&quot;                     */
multiline_comment|/*                    SHub Interrupt Event Occurred                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_event_occurred_u
r_typedef
r_union
id|sh_event_occurred_u
(brace
DECL|member|sh_event_occurred_regval
id|mmr_t
id|sh_event_occurred_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_adv_int
id|mmr_t
id|proc0_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_adv_int
id|mmr_t
id|proc1_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_adv_int
id|mmr_t
id|proc2_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_adv_int
id|mmr_t
id|proc3_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_err_int
id|mmr_t
id|proc0_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_err_int
id|mmr_t
id|proc1_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_err_int
id|mmr_t
id|proc2_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_err_int
id|mmr_t
id|proc3_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc0_int
id|mmr_t
id|rtc0_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc1_int
id|mmr_t
id|rtc1_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc2_int
id|mmr_t
id|rtc2_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc3_int
id|mmr_t
id|rtc3_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|profile_int
id|mmr_t
id|profile_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ipi_int
id|mmr_t
id|ipi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_int0
id|mmr_t
id|ii_int0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_int1
id|mmr_t
id|ii_int1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_event_occurred_s
)brace
id|sh_event_occurred_s
suffix:semicolon
DECL|typedef|sh_event_occurred_u_t
)brace
id|sh_event_occurred_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_event_occurred_u
r_typedef
r_union
id|sh_event_occurred_u
(brace
DECL|member|sh_event_occurred_regval
id|mmr_t
id|sh_event_occurred_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|33
suffix:semicolon
DECL|member|ii_int1
id|mmr_t
id|ii_int1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_int0
id|mmr_t
id|ii_int0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ipi_int
id|mmr_t
id|ipi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|profile_int
id|mmr_t
id|profile_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc3_int
id|mmr_t
id|rtc3_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc2_int
id|mmr_t
id|rtc2_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc1_int
id|mmr_t
id|rtc1_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc0_int
id|mmr_t
id|rtc0_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_err_int
id|mmr_t
id|proc3_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_err_int
id|mmr_t
id|proc2_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_err_int
id|mmr_t
id|proc1_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_err_int
id|mmr_t
id|proc0_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_adv_int
id|mmr_t
id|proc3_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_adv_int
id|mmr_t
id|proc2_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_adv_int
id|mmr_t
id|proc1_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_adv_int
id|mmr_t
id|proc0_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_event_occurred_s
)brace
id|sh_event_occurred_s
suffix:semicolon
DECL|typedef|sh_event_occurred_u_t
)brace
id|sh_event_occurred_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_EVENT_OVERFLOW&quot;                     */
multiline_comment|/*                SHub Interrupt Event Occurred Overflow                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_event_overflow_u
r_typedef
r_union
id|sh_event_overflow_u
(brace
DECL|member|sh_event_overflow_regval
id|mmr_t
id|sh_event_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_adv_int
id|mmr_t
id|proc0_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_adv_int
id|mmr_t
id|proc1_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_adv_int
id|mmr_t
id|proc2_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_adv_int
id|mmr_t
id|proc3_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_err_int
id|mmr_t
id|proc0_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_err_int
id|mmr_t
id|proc1_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_err_int
id|mmr_t
id|proc2_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_err_int
id|mmr_t
id|proc3_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc0_int
id|mmr_t
id|rtc0_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc1_int
id|mmr_t
id|rtc1_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc2_int
id|mmr_t
id|rtc2_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc3_int
id|mmr_t
id|rtc3_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|profile_int
id|mmr_t
id|profile_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_event_overflow_s
)brace
id|sh_event_overflow_s
suffix:semicolon
DECL|typedef|sh_event_overflow_u_t
)brace
id|sh_event_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_event_overflow_u
r_typedef
r_union
id|sh_event_overflow_u
(brace
DECL|member|sh_event_overflow_regval
id|mmr_t
id|sh_event_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|profile_int
id|mmr_t
id|profile_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc3_int
id|mmr_t
id|rtc3_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc2_int
id|mmr_t
id|rtc2_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc1_int
id|mmr_t
id|rtc1_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rtc0_int
id|mmr_t
id|rtc0_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stop_clock
id|mmr_t
id|stop_clock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|l1_nmi_int
id|mmr_t
id|l1_nmi_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uart_int
id|mmr_t
id|uart_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_shutdown_int
id|mmr_t
id|system_shutdown_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_err_int
id|mmr_t
id|proc3_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_err_int
id|mmr_t
id|proc2_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_err_int
id|mmr_t
id|proc1_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_err_int
id|mmr_t
id|proc0_err_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc3_adv_int
id|mmr_t
id|proc3_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc2_adv_int
id|mmr_t
id|proc2_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc1_adv_int
id|mmr_t
id|proc1_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|proc0_adv_int
id|mmr_t
id|proc0_adv_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_uce_int
id|mmr_t
id|xn_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_uce_int
id|mmr_t
id|md_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_uce_int
id|mmr_t
id|pi_uce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_ce_int
id|mmr_t
id|xn_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_ce_int
id|mmr_t
id|md_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_ce_int
id|mmr_t
id|pi_ce_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_hw_int
id|mmr_t
id|ii_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lb_hw_int
id|mmr_t
id|lb_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_hw_int
id|mmr_t
id|xn_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_hw_int
id|mmr_t
id|md_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_hw_int
id|mmr_t
id|pi_hw_int
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_event_overflow_s
)brace
id|sh_event_overflow_s
suffix:semicolon
DECL|typedef|sh_event_overflow_u_t
)brace
id|sh_event_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_JUNK_BUS_TIME&quot;                      */
multiline_comment|/*                           Junk Bus Timing                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_bus_time_u
r_typedef
r_union
id|sh_junk_bus_time_u
(brace
DECL|member|sh_junk_bus_time_regval
id|mmr_t
id|sh_junk_bus_time_regval
suffix:semicolon
r_struct
(brace
DECL|member|fprom_setup_hold
id|mmr_t
id|fprom_setup_hold
suffix:colon
l_int|8
suffix:semicolon
DECL|member|fprom_enable
id|mmr_t
id|fprom_enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|uart_setup_hold
id|mmr_t
id|uart_setup_hold
suffix:colon
l_int|8
suffix:semicolon
DECL|member|uart_enable
id|mmr_t
id|uart_enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_junk_bus_time_s
)brace
id|sh_junk_bus_time_s
suffix:semicolon
DECL|typedef|sh_junk_bus_time_u_t
)brace
id|sh_junk_bus_time_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_bus_time_u
r_typedef
r_union
id|sh_junk_bus_time_u
(brace
DECL|member|sh_junk_bus_time_regval
id|mmr_t
id|sh_junk_bus_time_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|uart_enable
id|mmr_t
id|uart_enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|uart_setup_hold
id|mmr_t
id|uart_setup_hold
suffix:colon
l_int|8
suffix:semicolon
DECL|member|fprom_enable
id|mmr_t
id|fprom_enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|fprom_setup_hold
id|mmr_t
id|fprom_setup_hold
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_junk_bus_time_s
)brace
id|sh_junk_bus_time_s
suffix:semicolon
DECL|typedef|sh_junk_bus_time_u_t
)brace
id|sh_junk_bus_time_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_JUNK_LATCH_TIME&quot;                     */
multiline_comment|/*                        Junk Bus Latch Timing                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_latch_time_u
r_typedef
r_union
id|sh_junk_latch_time_u
(brace
DECL|member|sh_junk_latch_time_regval
id|mmr_t
id|sh_junk_latch_time_regval
suffix:semicolon
r_struct
(brace
DECL|member|setup_hold
id|mmr_t
id|setup_hold
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_junk_latch_time_s
)brace
id|sh_junk_latch_time_s
suffix:semicolon
DECL|typedef|sh_junk_latch_time_u_t
)brace
id|sh_junk_latch_time_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_latch_time_u
r_typedef
r_union
id|sh_junk_latch_time_u
(brace
DECL|member|sh_junk_latch_time_regval
id|mmr_t
id|sh_junk_latch_time_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|setup_hold
id|mmr_t
id|setup_hold
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_junk_latch_time_s
)brace
id|sh_junk_latch_time_s
suffix:semicolon
DECL|typedef|sh_junk_latch_time_u_t
)brace
id|sh_junk_latch_time_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_JUNK_NACK_RESET&quot;                     */
multiline_comment|/*                     Junk Bus Nack Counter Reset                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_nack_reset_u
r_typedef
r_union
id|sh_junk_nack_reset_u
(brace
DECL|member|sh_junk_nack_reset_regval
id|mmr_t
id|sh_junk_nack_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|pulse
id|mmr_t
id|pulse
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_junk_nack_reset_s
)brace
id|sh_junk_nack_reset_s
suffix:semicolon
DECL|typedef|sh_junk_nack_reset_u_t
)brace
id|sh_junk_nack_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_nack_reset_u
r_typedef
r_union
id|sh_junk_nack_reset_u
(brace
DECL|member|sh_junk_nack_reset_regval
id|mmr_t
id|sh_junk_nack_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|pulse
id|mmr_t
id|pulse
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_junk_nack_reset_s
)brace
id|sh_junk_nack_reset_s
suffix:semicolon
DECL|typedef|sh_junk_nack_reset_u_t
)brace
id|sh_junk_nack_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_JUNK_BUS_LED0&quot;                      */
multiline_comment|/*                            Junk Bus LED0                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_bus_led0_u
r_typedef
r_union
id|sh_junk_bus_led0_u
(brace
DECL|member|sh_junk_bus_led0_regval
id|mmr_t
id|sh_junk_bus_led0_regval
suffix:semicolon
r_struct
(brace
DECL|member|led0_data
id|mmr_t
id|led0_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_junk_bus_led0_s
)brace
id|sh_junk_bus_led0_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led0_u_t
)brace
id|sh_junk_bus_led0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_bus_led0_u
r_typedef
r_union
id|sh_junk_bus_led0_u
(brace
DECL|member|sh_junk_bus_led0_regval
id|mmr_t
id|sh_junk_bus_led0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|led0_data
id|mmr_t
id|led0_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_junk_bus_led0_s
)brace
id|sh_junk_bus_led0_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led0_u_t
)brace
id|sh_junk_bus_led0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_JUNK_BUS_LED1&quot;                      */
multiline_comment|/*                            Junk Bus LED1                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_bus_led1_u
r_typedef
r_union
id|sh_junk_bus_led1_u
(brace
DECL|member|sh_junk_bus_led1_regval
id|mmr_t
id|sh_junk_bus_led1_regval
suffix:semicolon
r_struct
(brace
DECL|member|led1_data
id|mmr_t
id|led1_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_junk_bus_led1_s
)brace
id|sh_junk_bus_led1_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led1_u_t
)brace
id|sh_junk_bus_led1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_bus_led1_u
r_typedef
r_union
id|sh_junk_bus_led1_u
(brace
DECL|member|sh_junk_bus_led1_regval
id|mmr_t
id|sh_junk_bus_led1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|led1_data
id|mmr_t
id|led1_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_junk_bus_led1_s
)brace
id|sh_junk_bus_led1_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led1_u_t
)brace
id|sh_junk_bus_led1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_JUNK_BUS_LED2&quot;                      */
multiline_comment|/*                            Junk Bus LED2                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_bus_led2_u
r_typedef
r_union
id|sh_junk_bus_led2_u
(brace
DECL|member|sh_junk_bus_led2_regval
id|mmr_t
id|sh_junk_bus_led2_regval
suffix:semicolon
r_struct
(brace
DECL|member|led2_data
id|mmr_t
id|led2_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_junk_bus_led2_s
)brace
id|sh_junk_bus_led2_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led2_u_t
)brace
id|sh_junk_bus_led2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_bus_led2_u
r_typedef
r_union
id|sh_junk_bus_led2_u
(brace
DECL|member|sh_junk_bus_led2_regval
id|mmr_t
id|sh_junk_bus_led2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|led2_data
id|mmr_t
id|led2_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_junk_bus_led2_s
)brace
id|sh_junk_bus_led2_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led2_u_t
)brace
id|sh_junk_bus_led2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_JUNK_BUS_LED3&quot;                      */
multiline_comment|/*                            Junk Bus LED3                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_bus_led3_u
r_typedef
r_union
id|sh_junk_bus_led3_u
(brace
DECL|member|sh_junk_bus_led3_regval
id|mmr_t
id|sh_junk_bus_led3_regval
suffix:semicolon
r_struct
(brace
DECL|member|led3_data
id|mmr_t
id|led3_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_junk_bus_led3_s
)brace
id|sh_junk_bus_led3_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led3_u_t
)brace
id|sh_junk_bus_led3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_bus_led3_u
r_typedef
r_union
id|sh_junk_bus_led3_u
(brace
DECL|member|sh_junk_bus_led3_regval
id|mmr_t
id|sh_junk_bus_led3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|led3_data
id|mmr_t
id|led3_data
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_junk_bus_led3_s
)brace
id|sh_junk_bus_led3_s
suffix:semicolon
DECL|typedef|sh_junk_bus_led3_u_t
)brace
id|sh_junk_bus_led3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_JUNK_ERROR_STATUS&quot;                    */
multiline_comment|/*                        Junk Bus Error Status                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_junk_error_status_u
r_typedef
r_union
id|sh_junk_error_status_u
(brace
DECL|member|sh_junk_error_status_regval
id|mmr_t
id|sh_junk_error_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_junk_error_status_s
)brace
id|sh_junk_error_status_s
suffix:semicolon
DECL|typedef|sh_junk_error_status_u_t
)brace
id|sh_junk_error_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_junk_error_status_u
r_typedef
r_union
id|sh_junk_error_status_u
(brace
DECL|member|sh_junk_error_status_regval
id|mmr_t
id|sh_junk_error_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_junk_error_status_s
)brace
id|sh_junk_error_status_s
suffix:semicolon
DECL|typedef|sh_junk_error_status_u_t
)brace
id|sh_junk_error_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_NI0_LLP_STAT&quot;                      */
multiline_comment|/*               This register describes the LLP status.                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_stat_u
r_typedef
r_union
id|sh_ni0_llp_stat_u
(brace
DECL|member|sh_ni0_llp_stat_regval
id|mmr_t
id|sh_ni0_llp_stat_regval
suffix:semicolon
r_struct
(brace
DECL|member|link_reset_state
id|mmr_t
id|link_reset_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|60
suffix:semicolon
DECL|member|sh_ni0_llp_stat_s
)brace
id|sh_ni0_llp_stat_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_stat_u_t
)brace
id|sh_ni0_llp_stat_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_stat_u
r_typedef
r_union
id|sh_ni0_llp_stat_u
(brace
DECL|member|sh_ni0_llp_stat_regval
id|mmr_t
id|sh_ni0_llp_stat_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|60
suffix:semicolon
DECL|member|link_reset_state
id|mmr_t
id|link_reset_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni0_llp_stat_s
)brace
id|sh_ni0_llp_stat_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_stat_u_t
)brace
id|sh_ni0_llp_stat_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_NI0_LLP_RESET&quot;                      */
multiline_comment|/*           Writing issues a reset to the network interface            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_reset_u
r_typedef
r_union
id|sh_ni0_llp_reset_u
(brace
DECL|member|sh_ni0_llp_reset_regval
id|mmr_t
id|sh_ni0_llp_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|link
id|mmr_t
id|link
suffix:colon
l_int|1
suffix:semicolon
DECL|member|warm
id|mmr_t
id|warm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|sh_ni0_llp_reset_s
)brace
id|sh_ni0_llp_reset_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_reset_u_t
)brace
id|sh_ni0_llp_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_reset_u
r_typedef
r_union
id|sh_ni0_llp_reset_u
(brace
DECL|member|sh_ni0_llp_reset_regval
id|mmr_t
id|sh_ni0_llp_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|warm
id|mmr_t
id|warm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|link
id|mmr_t
id|link
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_llp_reset_s
)brace
id|sh_ni0_llp_reset_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_reset_u_t
)brace
id|sh_ni0_llp_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_LLP_RESET_EN&quot;                    */
multiline_comment|/*                 Controls LLP warm reset propagation                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_reset_en_u
r_typedef
r_union
id|sh_ni0_llp_reset_en_u
(brace
DECL|member|sh_ni0_llp_reset_en_regval
id|mmr_t
id|sh_ni0_llp_reset_en_regval
suffix:semicolon
r_struct
(brace
DECL|member|ok
id|mmr_t
id|ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ni0_llp_reset_en_s
)brace
id|sh_ni0_llp_reset_en_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_reset_en_u_t
)brace
id|sh_ni0_llp_reset_en_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_reset_en_u
r_typedef
r_union
id|sh_ni0_llp_reset_en_u
(brace
DECL|member|sh_ni0_llp_reset_en_regval
id|mmr_t
id|sh_ni0_llp_reset_en_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|ok
id|mmr_t
id|ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_llp_reset_en_s
)brace
id|sh_ni0_llp_reset_en_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_reset_en_u_t
)brace
id|sh_ni0_llp_reset_en_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_LLP_CHAN_MODE&quot;                    */
multiline_comment|/*              Sets the signaling mode of LLP and channel              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_chan_mode_u
r_typedef
r_union
id|sh_ni0_llp_chan_mode_u
(brace
DECL|member|sh_ni0_llp_chan_mode_regval
id|mmr_t
id|sh_ni0_llp_chan_mode_regval
suffix:semicolon
r_struct
(brace
DECL|member|bitmode32
id|mmr_t
id|bitmode32
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ac_encode
id|mmr_t
id|ac_encode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_tuning
id|mmr_t
id|enable_tuning
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_rmt_ft_upd
id|mmr_t
id|enable_rmt_ft_upd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_clkquad
id|mmr_t
id|enable_clkquad
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_ni0_llp_chan_mode_s
)brace
id|sh_ni0_llp_chan_mode_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_chan_mode_u_t
)brace
id|sh_ni0_llp_chan_mode_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_chan_mode_u
r_typedef
r_union
id|sh_ni0_llp_chan_mode_u
(brace
DECL|member|sh_ni0_llp_chan_mode_regval
id|mmr_t
id|sh_ni0_llp_chan_mode_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|enable_clkquad
id|mmr_t
id|enable_clkquad
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_rmt_ft_upd
id|mmr_t
id|enable_rmt_ft_upd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_tuning
id|mmr_t
id|enable_tuning
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ac_encode
id|mmr_t
id|ac_encode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bitmode32
id|mmr_t
id|bitmode32
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_llp_chan_mode_s
)brace
id|sh_ni0_llp_chan_mode_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_chan_mode_u_t
)brace
id|sh_ni0_llp_chan_mode_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_NI0_LLP_CONFIG&quot;                     */
multiline_comment|/*              Sets the configuration of LLP and channel               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_config_u
r_typedef
r_union
id|sh_ni0_llp_config_u
(brace
DECL|member|sh_ni0_llp_config_regval
id|mmr_t
id|sh_ni0_llp_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|maxburst
id|mmr_t
id|maxburst
suffix:colon
l_int|10
suffix:semicolon
DECL|member|maxretry
id|mmr_t
id|maxretry
suffix:colon
l_int|10
suffix:semicolon
DECL|member|nulltimeout
id|mmr_t
id|nulltimeout
suffix:colon
l_int|6
suffix:semicolon
DECL|member|ftu_time
id|mmr_t
id|ftu_time
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_ni0_llp_config_s
)brace
id|sh_ni0_llp_config_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_config_u_t
)brace
id|sh_ni0_llp_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_config_u
r_typedef
r_union
id|sh_ni0_llp_config_u
(brace
DECL|member|sh_ni0_llp_config_regval
id|mmr_t
id|sh_ni0_llp_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|ftu_time
id|mmr_t
id|ftu_time
suffix:colon
l_int|12
suffix:semicolon
DECL|member|nulltimeout
id|mmr_t
id|nulltimeout
suffix:colon
l_int|6
suffix:semicolon
DECL|member|maxretry
id|mmr_t
id|maxretry
suffix:colon
l_int|10
suffix:semicolon
DECL|member|maxburst
id|mmr_t
id|maxburst
suffix:colon
l_int|10
suffix:semicolon
DECL|member|sh_ni0_llp_config_s
)brace
id|sh_ni0_llp_config_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_config_u_t
)brace
id|sh_ni0_llp_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_LLP_TEST_CTL&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_test_ctl_u
r_typedef
r_union
id|sh_ni0_llp_test_ctl_u
(brace
DECL|member|sh_ni0_llp_test_ctl_regval
id|mmr_t
id|sh_ni0_llp_test_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|40
suffix:semicolon
DECL|member|send_test_mode
id|mmr_t
id|send_test_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|wire_sel
id|mmr_t
id|wire_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|lfsr_mode
id|mmr_t
id|lfsr_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|noise_mode
id|mmr_t
id|noise_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|armcapture
id|mmr_t
id|armcapture
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturecbonly
id|mmr_t
id|capturecbonly
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendcberror
id|mmr_t
id|sendcberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendsnerror
id|mmr_t
id|sendsnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakesnerror
id|mmr_t
id|fakesnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|captured
id|mmr_t
id|captured
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cberror
id|mmr_t
id|cberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_llp_test_ctl_s
)brace
id|sh_ni0_llp_test_ctl_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_test_ctl_u_t
)brace
id|sh_ni0_llp_test_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_test_ctl_u
r_typedef
r_union
id|sh_ni0_llp_test_ctl_u
(brace
DECL|member|sh_ni0_llp_test_ctl_regval
id|mmr_t
id|sh_ni0_llp_test_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cberror
id|mmr_t
id|cberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|captured
id|mmr_t
id|captured
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakesnerror
id|mmr_t
id|fakesnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendsnerror
id|mmr_t
id|sendsnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendcberror
id|mmr_t
id|sendcberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturecbonly
id|mmr_t
id|capturecbonly
suffix:colon
l_int|1
suffix:semicolon
DECL|member|armcapture
id|mmr_t
id|armcapture
suffix:colon
l_int|1
suffix:semicolon
DECL|member|noise_mode
id|mmr_t
id|noise_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|lfsr_mode
id|mmr_t
id|lfsr_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|wire_sel
id|mmr_t
id|wire_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|send_test_mode
id|mmr_t
id|send_test_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_ni0_llp_test_ctl_s
)brace
id|sh_ni0_llp_test_ctl_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_test_ctl_u_t
)brace
id|sh_ni0_llp_test_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_LLP_CAPT_WD1&quot;                    */
multiline_comment|/*                    low order 64-bit captured word                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_capt_wd1_u
r_typedef
r_union
id|sh_ni0_llp_capt_wd1_u
(brace
DECL|member|sh_ni0_llp_capt_wd1_regval
id|mmr_t
id|sh_ni0_llp_capt_wd1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_llp_capt_wd1_s
)brace
id|sh_ni0_llp_capt_wd1_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_wd1_u_t
)brace
id|sh_ni0_llp_capt_wd1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_capt_wd1_u
r_typedef
r_union
id|sh_ni0_llp_capt_wd1_u
(brace
DECL|member|sh_ni0_llp_capt_wd1_regval
id|mmr_t
id|sh_ni0_llp_capt_wd1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_llp_capt_wd1_s
)brace
id|sh_ni0_llp_capt_wd1_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_wd1_u_t
)brace
id|sh_ni0_llp_capt_wd1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_LLP_CAPT_WD2&quot;                    */
multiline_comment|/*                   high order 64-bit captured word                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_capt_wd2_u
r_typedef
r_union
id|sh_ni0_llp_capt_wd2_u
(brace
DECL|member|sh_ni0_llp_capt_wd2_regval
id|mmr_t
id|sh_ni0_llp_capt_wd2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_llp_capt_wd2_s
)brace
id|sh_ni0_llp_capt_wd2_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_wd2_u_t
)brace
id|sh_ni0_llp_capt_wd2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_capt_wd2_u
r_typedef
r_union
id|sh_ni0_llp_capt_wd2_u
(brace
DECL|member|sh_ni0_llp_capt_wd2_regval
id|mmr_t
id|sh_ni0_llp_capt_wd2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_llp_capt_wd2_s
)brace
id|sh_ni0_llp_capt_wd2_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_wd2_u_t
)brace
id|sh_ni0_llp_capt_wd2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_LLP_CAPT_SBCB&quot;                    */
multiline_comment|/*                 captured sideband, sequence, and CRC                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_capt_sbcb_u
r_typedef
r_union
id|sh_ni0_llp_capt_sbcb_u
(brace
DECL|member|sh_ni0_llp_capt_sbcb_regval
id|mmr_t
id|sh_ni0_llp_capt_sbcb_regval
suffix:semicolon
r_struct
(brace
DECL|member|capturedrcvsbsn
id|mmr_t
id|capturedrcvsbsn
suffix:colon
l_int|16
suffix:semicolon
DECL|member|capturedrcvcrc
id|mmr_t
id|capturedrcvcrc
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sentallcberrors
id|mmr_t
id|sentallcberrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallsnerrors
id|mmr_t
id|sentallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakedallsnerrors
id|mmr_t
id|fakedallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeoverflow
id|mmr_t
id|chargeoverflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeunderflow
id|mmr_t
id|chargeunderflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|27
suffix:semicolon
DECL|member|sh_ni0_llp_capt_sbcb_s
)brace
id|sh_ni0_llp_capt_sbcb_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_sbcb_u_t
)brace
id|sh_ni0_llp_capt_sbcb_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_capt_sbcb_u
r_typedef
r_union
id|sh_ni0_llp_capt_sbcb_u
(brace
DECL|member|sh_ni0_llp_capt_sbcb_regval
id|mmr_t
id|sh_ni0_llp_capt_sbcb_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|27
suffix:semicolon
DECL|member|chargeunderflow
id|mmr_t
id|chargeunderflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeoverflow
id|mmr_t
id|chargeoverflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakedallsnerrors
id|mmr_t
id|fakedallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallsnerrors
id|mmr_t
id|sentallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallcberrors
id|mmr_t
id|sentallcberrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturedrcvcrc
id|mmr_t
id|capturedrcvcrc
suffix:colon
l_int|16
suffix:semicolon
DECL|member|capturedrcvsbsn
id|mmr_t
id|capturedrcvsbsn
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_ni0_llp_capt_sbcb_s
)brace
id|sh_ni0_llp_capt_sbcb_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_capt_sbcb_u_t
)brace
id|sh_ni0_llp_capt_sbcb_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_NI0_LLP_ERR&quot;                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_llp_err_u
r_typedef
r_union
id|sh_ni0_llp_err_u
(brace
DECL|member|sh_ni0_llp_err_regval
id|mmr_t
id|sh_ni0_llp_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|rx_sn_err_count
id|mmr_t
id|rx_sn_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_cb_err_count
id|mmr_t
id|rx_cb_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|retry_count
id|mmr_t
id|retry_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|retry_timeout
id|mmr_t
id|retry_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcv_link_reset
id|mmr_t
id|rcv_link_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|squash
id|mmr_t
id|squash
suffix:colon
l_int|1
suffix:semicolon
DECL|member|power_not_ok
id|mmr_t
id|power_not_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wire_cnt
id|mmr_t
id|wire_cnt
suffix:colon
l_int|24
suffix:semicolon
DECL|member|wire_overflow
id|mmr_t
id|wire_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_ni0_llp_err_s
)brace
id|sh_ni0_llp_err_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_err_u_t
)brace
id|sh_ni0_llp_err_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_llp_err_u
r_typedef
r_union
id|sh_ni0_llp_err_u
(brace
DECL|member|sh_ni0_llp_err_regval
id|mmr_t
id|sh_ni0_llp_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|wire_overflow
id|mmr_t
id|wire_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wire_cnt
id|mmr_t
id|wire_cnt
suffix:colon
l_int|24
suffix:semicolon
DECL|member|power_not_ok
id|mmr_t
id|power_not_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|squash
id|mmr_t
id|squash
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcv_link_reset
id|mmr_t
id|rcv_link_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout
id|mmr_t
id|retry_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_count
id|mmr_t
id|retry_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_cb_err_count
id|mmr_t
id|rx_cb_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_sn_err_count
id|mmr_t
id|rx_sn_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_ni0_llp_err_s
)brace
id|sh_ni0_llp_err_s
suffix:semicolon
DECL|typedef|sh_ni0_llp_err_u_t
)brace
id|sh_ni0_llp_err_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_NI1_LLP_STAT&quot;                      */
multiline_comment|/*               This register describes the LLP status.                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_stat_u
r_typedef
r_union
id|sh_ni1_llp_stat_u
(brace
DECL|member|sh_ni1_llp_stat_regval
id|mmr_t
id|sh_ni1_llp_stat_regval
suffix:semicolon
r_struct
(brace
DECL|member|link_reset_state
id|mmr_t
id|link_reset_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|60
suffix:semicolon
DECL|member|sh_ni1_llp_stat_s
)brace
id|sh_ni1_llp_stat_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_stat_u_t
)brace
id|sh_ni1_llp_stat_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_stat_u
r_typedef
r_union
id|sh_ni1_llp_stat_u
(brace
DECL|member|sh_ni1_llp_stat_regval
id|mmr_t
id|sh_ni1_llp_stat_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|60
suffix:semicolon
DECL|member|link_reset_state
id|mmr_t
id|link_reset_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni1_llp_stat_s
)brace
id|sh_ni1_llp_stat_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_stat_u_t
)brace
id|sh_ni1_llp_stat_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_NI1_LLP_RESET&quot;                      */
multiline_comment|/*           Writing issues a reset to the network interface            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_reset_u
r_typedef
r_union
id|sh_ni1_llp_reset_u
(brace
DECL|member|sh_ni1_llp_reset_regval
id|mmr_t
id|sh_ni1_llp_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|link
id|mmr_t
id|link
suffix:colon
l_int|1
suffix:semicolon
DECL|member|warm
id|mmr_t
id|warm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|sh_ni1_llp_reset_s
)brace
id|sh_ni1_llp_reset_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_reset_u_t
)brace
id|sh_ni1_llp_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_reset_u
r_typedef
r_union
id|sh_ni1_llp_reset_u
(brace
DECL|member|sh_ni1_llp_reset_regval
id|mmr_t
id|sh_ni1_llp_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|warm
id|mmr_t
id|warm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|link
id|mmr_t
id|link
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_llp_reset_s
)brace
id|sh_ni1_llp_reset_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_reset_u_t
)brace
id|sh_ni1_llp_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_LLP_RESET_EN&quot;                    */
multiline_comment|/*                 Controls LLP warm reset propagation                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_reset_en_u
r_typedef
r_union
id|sh_ni1_llp_reset_en_u
(brace
DECL|member|sh_ni1_llp_reset_en_regval
id|mmr_t
id|sh_ni1_llp_reset_en_regval
suffix:semicolon
r_struct
(brace
DECL|member|ok
id|mmr_t
id|ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ni1_llp_reset_en_s
)brace
id|sh_ni1_llp_reset_en_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_reset_en_u_t
)brace
id|sh_ni1_llp_reset_en_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_reset_en_u
r_typedef
r_union
id|sh_ni1_llp_reset_en_u
(brace
DECL|member|sh_ni1_llp_reset_en_regval
id|mmr_t
id|sh_ni1_llp_reset_en_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|ok
id|mmr_t
id|ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_llp_reset_en_s
)brace
id|sh_ni1_llp_reset_en_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_reset_en_u_t
)brace
id|sh_ni1_llp_reset_en_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_LLP_CHAN_MODE&quot;                    */
multiline_comment|/*              Sets the signaling mode of LLP and channel              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_chan_mode_u
r_typedef
r_union
id|sh_ni1_llp_chan_mode_u
(brace
DECL|member|sh_ni1_llp_chan_mode_regval
id|mmr_t
id|sh_ni1_llp_chan_mode_regval
suffix:semicolon
r_struct
(brace
DECL|member|bitmode32
id|mmr_t
id|bitmode32
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ac_encode
id|mmr_t
id|ac_encode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_tuning
id|mmr_t
id|enable_tuning
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_rmt_ft_upd
id|mmr_t
id|enable_rmt_ft_upd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_clkquad
id|mmr_t
id|enable_clkquad
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_ni1_llp_chan_mode_s
)brace
id|sh_ni1_llp_chan_mode_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_chan_mode_u_t
)brace
id|sh_ni1_llp_chan_mode_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_chan_mode_u
r_typedef
r_union
id|sh_ni1_llp_chan_mode_u
(brace
DECL|member|sh_ni1_llp_chan_mode_regval
id|mmr_t
id|sh_ni1_llp_chan_mode_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|enable_clkquad
id|mmr_t
id|enable_clkquad
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_rmt_ft_upd
id|mmr_t
id|enable_rmt_ft_upd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_tuning
id|mmr_t
id|enable_tuning
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ac_encode
id|mmr_t
id|ac_encode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bitmode32
id|mmr_t
id|bitmode32
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_llp_chan_mode_s
)brace
id|sh_ni1_llp_chan_mode_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_chan_mode_u_t
)brace
id|sh_ni1_llp_chan_mode_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_NI1_LLP_CONFIG&quot;                     */
multiline_comment|/*              Sets the configuration of LLP and channel               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_config_u
r_typedef
r_union
id|sh_ni1_llp_config_u
(brace
DECL|member|sh_ni1_llp_config_regval
id|mmr_t
id|sh_ni1_llp_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|maxburst
id|mmr_t
id|maxburst
suffix:colon
l_int|10
suffix:semicolon
DECL|member|maxretry
id|mmr_t
id|maxretry
suffix:colon
l_int|10
suffix:semicolon
DECL|member|nulltimeout
id|mmr_t
id|nulltimeout
suffix:colon
l_int|6
suffix:semicolon
DECL|member|ftu_time
id|mmr_t
id|ftu_time
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_ni1_llp_config_s
)brace
id|sh_ni1_llp_config_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_config_u_t
)brace
id|sh_ni1_llp_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_config_u
r_typedef
r_union
id|sh_ni1_llp_config_u
(brace
DECL|member|sh_ni1_llp_config_regval
id|mmr_t
id|sh_ni1_llp_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|ftu_time
id|mmr_t
id|ftu_time
suffix:colon
l_int|12
suffix:semicolon
DECL|member|nulltimeout
id|mmr_t
id|nulltimeout
suffix:colon
l_int|6
suffix:semicolon
DECL|member|maxretry
id|mmr_t
id|maxretry
suffix:colon
l_int|10
suffix:semicolon
DECL|member|maxburst
id|mmr_t
id|maxburst
suffix:colon
l_int|10
suffix:semicolon
DECL|member|sh_ni1_llp_config_s
)brace
id|sh_ni1_llp_config_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_config_u_t
)brace
id|sh_ni1_llp_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_LLP_TEST_CTL&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_test_ctl_u
r_typedef
r_union
id|sh_ni1_llp_test_ctl_u
(brace
DECL|member|sh_ni1_llp_test_ctl_regval
id|mmr_t
id|sh_ni1_llp_test_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|40
suffix:semicolon
DECL|member|send_test_mode
id|mmr_t
id|send_test_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|wire_sel
id|mmr_t
id|wire_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|lfsr_mode
id|mmr_t
id|lfsr_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|noise_mode
id|mmr_t
id|noise_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|armcapture
id|mmr_t
id|armcapture
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturecbonly
id|mmr_t
id|capturecbonly
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendcberror
id|mmr_t
id|sendcberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendsnerror
id|mmr_t
id|sendsnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakesnerror
id|mmr_t
id|fakesnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|captured
id|mmr_t
id|captured
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cberror
id|mmr_t
id|cberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_llp_test_ctl_s
)brace
id|sh_ni1_llp_test_ctl_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_test_ctl_u_t
)brace
id|sh_ni1_llp_test_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_test_ctl_u
r_typedef
r_union
id|sh_ni1_llp_test_ctl_u
(brace
DECL|member|sh_ni1_llp_test_ctl_regval
id|mmr_t
id|sh_ni1_llp_test_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cberror
id|mmr_t
id|cberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|captured
id|mmr_t
id|captured
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakesnerror
id|mmr_t
id|fakesnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendsnerror
id|mmr_t
id|sendsnerror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sendcberror
id|mmr_t
id|sendcberror
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturecbonly
id|mmr_t
id|capturecbonly
suffix:colon
l_int|1
suffix:semicolon
DECL|member|armcapture
id|mmr_t
id|armcapture
suffix:colon
l_int|1
suffix:semicolon
DECL|member|noise_mode
id|mmr_t
id|noise_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|lfsr_mode
id|mmr_t
id|lfsr_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|wire_sel
id|mmr_t
id|wire_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|send_test_mode
id|mmr_t
id|send_test_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_ni1_llp_test_ctl_s
)brace
id|sh_ni1_llp_test_ctl_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_test_ctl_u_t
)brace
id|sh_ni1_llp_test_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_LLP_CAPT_WD1&quot;                    */
multiline_comment|/*                    low order 64-bit captured word                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_capt_wd1_u
r_typedef
r_union
id|sh_ni1_llp_capt_wd1_u
(brace
DECL|member|sh_ni1_llp_capt_wd1_regval
id|mmr_t
id|sh_ni1_llp_capt_wd1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_llp_capt_wd1_s
)brace
id|sh_ni1_llp_capt_wd1_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_wd1_u_t
)brace
id|sh_ni1_llp_capt_wd1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_capt_wd1_u
r_typedef
r_union
id|sh_ni1_llp_capt_wd1_u
(brace
DECL|member|sh_ni1_llp_capt_wd1_regval
id|mmr_t
id|sh_ni1_llp_capt_wd1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_llp_capt_wd1_s
)brace
id|sh_ni1_llp_capt_wd1_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_wd1_u_t
)brace
id|sh_ni1_llp_capt_wd1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_LLP_CAPT_WD2&quot;                    */
multiline_comment|/*                   high order 64-bit captured word                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_capt_wd2_u
r_typedef
r_union
id|sh_ni1_llp_capt_wd2_u
(brace
DECL|member|sh_ni1_llp_capt_wd2_regval
id|mmr_t
id|sh_ni1_llp_capt_wd2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_llp_capt_wd2_s
)brace
id|sh_ni1_llp_capt_wd2_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_wd2_u_t
)brace
id|sh_ni1_llp_capt_wd2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_capt_wd2_u
r_typedef
r_union
id|sh_ni1_llp_capt_wd2_u
(brace
DECL|member|sh_ni1_llp_capt_wd2_regval
id|mmr_t
id|sh_ni1_llp_capt_wd2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_llp_capt_wd2_s
)brace
id|sh_ni1_llp_capt_wd2_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_wd2_u_t
)brace
id|sh_ni1_llp_capt_wd2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_LLP_CAPT_SBCB&quot;                    */
multiline_comment|/*                 captured sideband, sequence, and CRC                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_capt_sbcb_u
r_typedef
r_union
id|sh_ni1_llp_capt_sbcb_u
(brace
DECL|member|sh_ni1_llp_capt_sbcb_regval
id|mmr_t
id|sh_ni1_llp_capt_sbcb_regval
suffix:semicolon
r_struct
(brace
DECL|member|capturedrcvsbsn
id|mmr_t
id|capturedrcvsbsn
suffix:colon
l_int|16
suffix:semicolon
DECL|member|capturedrcvcrc
id|mmr_t
id|capturedrcvcrc
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sentallcberrors
id|mmr_t
id|sentallcberrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallsnerrors
id|mmr_t
id|sentallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakedallsnerrors
id|mmr_t
id|fakedallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeoverflow
id|mmr_t
id|chargeoverflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeunderflow
id|mmr_t
id|chargeunderflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|27
suffix:semicolon
DECL|member|sh_ni1_llp_capt_sbcb_s
)brace
id|sh_ni1_llp_capt_sbcb_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_sbcb_u_t
)brace
id|sh_ni1_llp_capt_sbcb_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_capt_sbcb_u
r_typedef
r_union
id|sh_ni1_llp_capt_sbcb_u
(brace
DECL|member|sh_ni1_llp_capt_sbcb_regval
id|mmr_t
id|sh_ni1_llp_capt_sbcb_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|27
suffix:semicolon
DECL|member|chargeunderflow
id|mmr_t
id|chargeunderflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chargeoverflow
id|mmr_t
id|chargeoverflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fakedallsnerrors
id|mmr_t
id|fakedallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallsnerrors
id|mmr_t
id|sentallsnerrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sentallcberrors
id|mmr_t
id|sentallcberrors
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capturedrcvcrc
id|mmr_t
id|capturedrcvcrc
suffix:colon
l_int|16
suffix:semicolon
DECL|member|capturedrcvsbsn
id|mmr_t
id|capturedrcvsbsn
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_ni1_llp_capt_sbcb_s
)brace
id|sh_ni1_llp_capt_sbcb_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_capt_sbcb_u_t
)brace
id|sh_ni1_llp_capt_sbcb_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_NI1_LLP_ERR&quot;                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_llp_err_u
r_typedef
r_union
id|sh_ni1_llp_err_u
(brace
DECL|member|sh_ni1_llp_err_regval
id|mmr_t
id|sh_ni1_llp_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|rx_sn_err_count
id|mmr_t
id|rx_sn_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_cb_err_count
id|mmr_t
id|rx_cb_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|retry_count
id|mmr_t
id|retry_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|retry_timeout
id|mmr_t
id|retry_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcv_link_reset
id|mmr_t
id|rcv_link_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|squash
id|mmr_t
id|squash
suffix:colon
l_int|1
suffix:semicolon
DECL|member|power_not_ok
id|mmr_t
id|power_not_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wire_cnt
id|mmr_t
id|wire_cnt
suffix:colon
l_int|24
suffix:semicolon
DECL|member|wire_overflow
id|mmr_t
id|wire_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_ni1_llp_err_s
)brace
id|sh_ni1_llp_err_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_err_u_t
)brace
id|sh_ni1_llp_err_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_llp_err_u
r_typedef
r_union
id|sh_ni1_llp_err_u
(brace
DECL|member|sh_ni1_llp_err_regval
id|mmr_t
id|sh_ni1_llp_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|wire_overflow
id|mmr_t
id|wire_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wire_cnt
id|mmr_t
id|wire_cnt
suffix:colon
l_int|24
suffix:semicolon
DECL|member|power_not_ok
id|mmr_t
id|power_not_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|squash
id|mmr_t
id|squash
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcv_link_reset
id|mmr_t
id|rcv_link_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout
id|mmr_t
id|retry_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_count
id|mmr_t
id|retry_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_cb_err_count
id|mmr_t
id|rx_cb_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rx_sn_err_count
id|mmr_t
id|rx_sn_err_count
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_ni1_llp_err_s
)brace
id|sh_ni1_llp_err_s
suffix:semicolon
DECL|typedef|sh_ni1_llp_err_u_t
)brace
id|sh_ni1_llp_err_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XNNI0_LLP_TO_FIFO02_FLOW&quot;                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_llp_to_fifo02_flow_u
r_typedef
r_union
id|sh_xnni0_llp_to_fifo02_flow_u
(brace
DECL|member|sh_xnni0_llp_to_fifo02_flow_regval
id|mmr_t
id|sh_xnni0_llp_to_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnni0_llp_to_fifo02_flow_s
)brace
id|sh_xnni0_llp_to_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_to_fifo02_flow_u_t
)brace
id|sh_xnni0_llp_to_fifo02_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_llp_to_fifo02_flow_u
r_typedef
r_union
id|sh_xnni0_llp_to_fifo02_flow_u
(brace
DECL|member|sh_xnni0_llp_to_fifo02_flow_regval
id|mmr_t
id|sh_xnni0_llp_to_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_llp_to_fifo02_flow_s
)brace
id|sh_xnni0_llp_to_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_to_fifo02_flow_u_t
)brace
id|sh_xnni0_llp_to_fifo02_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XNNI0_LLP_TO_FIFO13_FLOW&quot;                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_llp_to_fifo13_flow_u
r_typedef
r_union
id|sh_xnni0_llp_to_fifo13_flow_u
(brace
DECL|member|sh_xnni0_llp_to_fifo13_flow_regval
id|mmr_t
id|sh_xnni0_llp_to_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnni0_llp_to_fifo13_flow_s
)brace
id|sh_xnni0_llp_to_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_to_fifo13_flow_u_t
)brace
id|sh_xnni0_llp_to_fifo13_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_llp_to_fifo13_flow_u
r_typedef
r_union
id|sh_xnni0_llp_to_fifo13_flow_u
(brace
DECL|member|sh_xnni0_llp_to_fifo13_flow_regval
id|mmr_t
id|sh_xnni0_llp_to_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_llp_to_fifo13_flow_s
)brace
id|sh_xnni0_llp_to_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_to_fifo13_flow_u_t
)brace
id|sh_xnni0_llp_to_fifo13_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_LLP_DEBIT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_llp_debit_flow_u
r_typedef
r_union
id|sh_xnni0_llp_debit_flow_u
(brace
DECL|member|sh_xnni0_llp_debit_flow_regval
id|mmr_t
id|sh_xnni0_llp_debit_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_dyn
id|mmr_t
id|debit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_cap
id|mmr_t
id|debit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_dyn
id|mmr_t
id|debit_vc1_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_cap
id|mmr_t
id|debit_vc1_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_dyn
id|mmr_t
id|debit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_cap
id|mmr_t
id|debit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_dyn
id|mmr_t
id|debit_vc3_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_cap
id|mmr_t
id|debit_vc3_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xnni0_llp_debit_flow_s
)brace
id|sh_xnni0_llp_debit_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_debit_flow_u_t
)brace
id|sh_xnni0_llp_debit_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_llp_debit_flow_u
r_typedef
r_union
id|sh_xnni0_llp_debit_flow_u
(brace
DECL|member|sh_xnni0_llp_debit_flow_regval
id|mmr_t
id|sh_xnni0_llp_debit_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_cap
id|mmr_t
id|debit_vc3_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_dyn
id|mmr_t
id|debit_vc3_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_cap
id|mmr_t
id|debit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_dyn
id|mmr_t
id|debit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_cap
id|mmr_t
id|debit_vc1_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_dyn
id|mmr_t
id|debit_vc1_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_cap
id|mmr_t
id|debit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_dyn
id|mmr_t
id|debit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_xnni0_llp_debit_flow_s
)brace
id|sh_xnni0_llp_debit_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_llp_debit_flow_u_t
)brace
id|sh_xnni0_llp_debit_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_LINK_0_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_link_0_flow_u
r_typedef
r_union
id|sh_xnni0_link_0_flow_u
(brace
DECL|member|sh_xnni0_link_0_flow_regval
id|mmr_t
id|sh_xnni0_link_0_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni0_link_0_flow_s
)brace
id|sh_xnni0_link_0_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_0_flow_u_t
)brace
id|sh_xnni0_link_0_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_link_0_flow_u
r_typedef
r_union
id|sh_xnni0_link_0_flow_u
(brace
DECL|member|sh_xnni0_link_0_flow_regval
id|mmr_t
id|sh_xnni0_link_0_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_link_0_flow_s
)brace
id|sh_xnni0_link_0_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_0_flow_u_t
)brace
id|sh_xnni0_link_0_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_LINK_1_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_link_1_flow_u
r_typedef
r_union
id|sh_xnni0_link_1_flow_u
(brace
DECL|member|sh_xnni0_link_1_flow_regval
id|mmr_t
id|sh_xnni0_link_1_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_test
id|mmr_t
id|credit_vc1_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_dyn
id|mmr_t
id|credit_vc1_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_cap
id|mmr_t
id|credit_vc1_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni0_link_1_flow_s
)brace
id|sh_xnni0_link_1_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_1_flow_u_t
)brace
id|sh_xnni0_link_1_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_link_1_flow_u
r_typedef
r_union
id|sh_xnni0_link_1_flow_u
(brace
DECL|member|sh_xnni0_link_1_flow_regval
id|mmr_t
id|sh_xnni0_link_1_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc1_cap
id|mmr_t
id|credit_vc1_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_dyn
id|mmr_t
id|credit_vc1_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_test
id|mmr_t
id|credit_vc1_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_link_1_flow_s
)brace
id|sh_xnni0_link_1_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_1_flow_u_t
)brace
id|sh_xnni0_link_1_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_LINK_2_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_link_2_flow_u
r_typedef
r_union
id|sh_xnni0_link_2_flow_u
(brace
DECL|member|sh_xnni0_link_2_flow_regval
id|mmr_t
id|sh_xnni0_link_2_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni0_link_2_flow_s
)brace
id|sh_xnni0_link_2_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_2_flow_u_t
)brace
id|sh_xnni0_link_2_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_link_2_flow_u
r_typedef
r_union
id|sh_xnni0_link_2_flow_u
(brace
DECL|member|sh_xnni0_link_2_flow_regval
id|mmr_t
id|sh_xnni0_link_2_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_link_2_flow_s
)brace
id|sh_xnni0_link_2_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_2_flow_u_t
)brace
id|sh_xnni0_link_2_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_LINK_3_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_link_3_flow_u
r_typedef
r_union
id|sh_xnni0_link_3_flow_u
(brace
DECL|member|sh_xnni0_link_3_flow_regval
id|mmr_t
id|sh_xnni0_link_3_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_test
id|mmr_t
id|credit_vc3_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_dyn
id|mmr_t
id|credit_vc3_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_cap
id|mmr_t
id|credit_vc3_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni0_link_3_flow_s
)brace
id|sh_xnni0_link_3_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_3_flow_u_t
)brace
id|sh_xnni0_link_3_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_link_3_flow_u
r_typedef
r_union
id|sh_xnni0_link_3_flow_u
(brace
DECL|member|sh_xnni0_link_3_flow_regval
id|mmr_t
id|sh_xnni0_link_3_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc3_cap
id|mmr_t
id|credit_vc3_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_dyn
id|mmr_t
id|credit_vc3_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_test
id|mmr_t
id|credit_vc3_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_link_3_flow_s
)brace
id|sh_xnni0_link_3_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_link_3_flow_u_t
)brace
id|sh_xnni0_link_3_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XNNI1_LLP_TO_FIFO02_FLOW&quot;                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_llp_to_fifo02_flow_u
r_typedef
r_union
id|sh_xnni1_llp_to_fifo02_flow_u
(brace
DECL|member|sh_xnni1_llp_to_fifo02_flow_regval
id|mmr_t
id|sh_xnni1_llp_to_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnni1_llp_to_fifo02_flow_s
)brace
id|sh_xnni1_llp_to_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_to_fifo02_flow_u_t
)brace
id|sh_xnni1_llp_to_fifo02_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_llp_to_fifo02_flow_u
r_typedef
r_union
id|sh_xnni1_llp_to_fifo02_flow_u
(brace
DECL|member|sh_xnni1_llp_to_fifo02_flow_regval
id|mmr_t
id|sh_xnni1_llp_to_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_llp_to_fifo02_flow_s
)brace
id|sh_xnni1_llp_to_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_to_fifo02_flow_u_t
)brace
id|sh_xnni1_llp_to_fifo02_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XNNI1_LLP_TO_FIFO13_FLOW&quot;                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_llp_to_fifo13_flow_u
r_typedef
r_union
id|sh_xnni1_llp_to_fifo13_flow_u
(brace
DECL|member|sh_xnni1_llp_to_fifo13_flow_regval
id|mmr_t
id|sh_xnni1_llp_to_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnni1_llp_to_fifo13_flow_s
)brace
id|sh_xnni1_llp_to_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_to_fifo13_flow_u_t
)brace
id|sh_xnni1_llp_to_fifo13_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_llp_to_fifo13_flow_u
r_typedef
r_union
id|sh_xnni1_llp_to_fifo13_flow_u
(brace
DECL|member|sh_xnni1_llp_to_fifo13_flow_regval
id|mmr_t
id|sh_xnni1_llp_to_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_llp_to_fifo13_flow_s
)brace
id|sh_xnni1_llp_to_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_to_fifo13_flow_u_t
)brace
id|sh_xnni1_llp_to_fifo13_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_LLP_DEBIT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_llp_debit_flow_u
r_typedef
r_union
id|sh_xnni1_llp_debit_flow_u
(brace
DECL|member|sh_xnni1_llp_debit_flow_regval
id|mmr_t
id|sh_xnni1_llp_debit_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_dyn
id|mmr_t
id|debit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_cap
id|mmr_t
id|debit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_dyn
id|mmr_t
id|debit_vc1_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_cap
id|mmr_t
id|debit_vc1_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_dyn
id|mmr_t
id|debit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_cap
id|mmr_t
id|debit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_dyn
id|mmr_t
id|debit_vc3_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_cap
id|mmr_t
id|debit_vc3_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xnni1_llp_debit_flow_s
)brace
id|sh_xnni1_llp_debit_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_debit_flow_u_t
)brace
id|sh_xnni1_llp_debit_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_llp_debit_flow_u
r_typedef
r_union
id|sh_xnni1_llp_debit_flow_u
(brace
DECL|member|sh_xnni1_llp_debit_flow_regval
id|mmr_t
id|sh_xnni1_llp_debit_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_cap
id|mmr_t
id|debit_vc3_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc3_dyn
id|mmr_t
id|debit_vc3_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_cap
id|mmr_t
id|debit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc2_dyn
id|mmr_t
id|debit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_cap
id|mmr_t
id|debit_vc1_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc1_dyn
id|mmr_t
id|debit_vc1_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_cap
id|mmr_t
id|debit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debit_vc0_dyn
id|mmr_t
id|debit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_xnni1_llp_debit_flow_s
)brace
id|sh_xnni1_llp_debit_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_llp_debit_flow_u_t
)brace
id|sh_xnni1_llp_debit_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_LINK_0_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_link_0_flow_u
r_typedef
r_union
id|sh_xnni1_link_0_flow_u
(brace
DECL|member|sh_xnni1_link_0_flow_regval
id|mmr_t
id|sh_xnni1_link_0_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni1_link_0_flow_s
)brace
id|sh_xnni1_link_0_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_0_flow_u_t
)brace
id|sh_xnni1_link_0_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_link_0_flow_u
r_typedef
r_union
id|sh_xnni1_link_0_flow_u
(brace
DECL|member|sh_xnni1_link_0_flow_regval
id|mmr_t
id|sh_xnni1_link_0_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_link_0_flow_s
)brace
id|sh_xnni1_link_0_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_0_flow_u_t
)brace
id|sh_xnni1_link_0_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_LINK_1_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_link_1_flow_u
r_typedef
r_union
id|sh_xnni1_link_1_flow_u
(brace
DECL|member|sh_xnni1_link_1_flow_regval
id|mmr_t
id|sh_xnni1_link_1_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_test
id|mmr_t
id|credit_vc1_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_dyn
id|mmr_t
id|credit_vc1_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_cap
id|mmr_t
id|credit_vc1_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni1_link_1_flow_s
)brace
id|sh_xnni1_link_1_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_1_flow_u_t
)brace
id|sh_xnni1_link_1_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_link_1_flow_u
r_typedef
r_union
id|sh_xnni1_link_1_flow_u
(brace
DECL|member|sh_xnni1_link_1_flow_regval
id|mmr_t
id|sh_xnni1_link_1_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc1_cap
id|mmr_t
id|credit_vc1_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_dyn
id|mmr_t
id|credit_vc1_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc1_test
id|mmr_t
id|credit_vc1_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_link_1_flow_s
)brace
id|sh_xnni1_link_1_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_1_flow_u_t
)brace
id|sh_xnni1_link_1_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_LINK_2_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_link_2_flow_u
r_typedef
r_union
id|sh_xnni1_link_2_flow_u
(brace
DECL|member|sh_xnni1_link_2_flow_regval
id|mmr_t
id|sh_xnni1_link_2_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni1_link_2_flow_s
)brace
id|sh_xnni1_link_2_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_2_flow_u_t
)brace
id|sh_xnni1_link_2_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_link_2_flow_u
r_typedef
r_union
id|sh_xnni1_link_2_flow_u
(brace
DECL|member|sh_xnni1_link_2_flow_regval
id|mmr_t
id|sh_xnni1_link_2_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_link_2_flow_s
)brace
id|sh_xnni1_link_2_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_2_flow_u_t
)brace
id|sh_xnni1_link_2_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_LINK_3_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_link_3_flow_u
r_typedef
r_union
id|sh_xnni1_link_3_flow_u
(brace
DECL|member|sh_xnni1_link_3_flow_regval
id|mmr_t
id|sh_xnni1_link_3_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_test
id|mmr_t
id|credit_vc3_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_dyn
id|mmr_t
id|credit_vc3_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_cap
id|mmr_t
id|credit_vc3_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_xnni1_link_3_flow_s
)brace
id|sh_xnni1_link_3_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_3_flow_u_t
)brace
id|sh_xnni1_link_3_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_link_3_flow_u
r_typedef
r_union
id|sh_xnni1_link_3_flow_u
(brace
DECL|member|sh_xnni1_link_3_flow_regval
id|mmr_t
id|sh_xnni1_link_3_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|33
suffix:semicolon
DECL|member|credit_vc3_cap
id|mmr_t
id|credit_vc3_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_dyn
id|mmr_t
id|credit_vc3_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc3_test
id|mmr_t
id|credit_vc3_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_link_3_flow_s
)brace
id|sh_xnni1_link_3_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_link_3_flow_u_t
)brace
id|sh_xnni1_link_3_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_IILB_LOCAL_TABLE&quot;                    */
multiline_comment|/*                          local lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_iilb_local_table_u
r_typedef
r_union
id|sh_iilb_local_table_u
(brace
DECL|member|sh_iilb_local_table_regval
id|mmr_t
id|sh_iilb_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_iilb_local_table_s
)brace
id|sh_iilb_local_table_s
suffix:semicolon
DECL|typedef|sh_iilb_local_table_u_t
)brace
id|sh_iilb_local_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_iilb_local_table_u
r_typedef
r_union
id|sh_iilb_local_table_u
(brace
DECL|member|sh_iilb_local_table_regval
id|mmr_t
id|sh_iilb_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_iilb_local_table_s
)brace
id|sh_iilb_local_table_s
suffix:semicolon
DECL|typedef|sh_iilb_local_table_u_t
)brace
id|sh_iilb_local_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_IILB_GLOBAL_TABLE&quot;                    */
multiline_comment|/*                         global lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_iilb_global_table_u
r_typedef
r_union
id|sh_iilb_global_table_u
(brace
DECL|member|sh_iilb_global_table_regval
id|mmr_t
id|sh_iilb_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_iilb_global_table_s
)brace
id|sh_iilb_global_table_s
suffix:semicolon
DECL|typedef|sh_iilb_global_table_u_t
)brace
id|sh_iilb_global_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_iilb_global_table_u
r_typedef
r_union
id|sh_iilb_global_table_u
(brace
DECL|member|sh_iilb_global_table_regval
id|mmr_t
id|sh_iilb_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_iilb_global_table_s
)brace
id|sh_iilb_global_table_s
suffix:semicolon
DECL|typedef|sh_iilb_global_table_u_t
)brace
id|sh_iilb_global_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_IILB_OVER_RIDE_TABLE&quot;                  */
multiline_comment|/*              If enabled, bypass the Global/Local tables              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_iilb_over_ride_table_u
r_typedef
r_union
id|sh_iilb_over_ride_table_u
(brace
DECL|member|sh_iilb_over_ride_table_regval
id|mmr_t
id|sh_iilb_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_iilb_over_ride_table_s
)brace
id|sh_iilb_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_iilb_over_ride_table_u_t
)brace
id|sh_iilb_over_ride_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_iilb_over_ride_table_u
r_typedef
r_union
id|sh_iilb_over_ride_table_u
(brace
DECL|member|sh_iilb_over_ride_table_regval
id|mmr_t
id|sh_iilb_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_iilb_over_ride_table_s
)brace
id|sh_iilb_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_iilb_over_ride_table_u_t
)brace
id|sh_iilb_over_ride_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_IILB_RSP_PLANE_HINT&quot;                   */
multiline_comment|/*  If enabled, invert incoming response only plane hint bit before lo  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_iilb_rsp_plane_hint_u
r_typedef
r_union
id|sh_iilb_rsp_plane_hint_u
(brace
DECL|member|sh_iilb_rsp_plane_hint_regval
id|mmr_t
id|sh_iilb_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_iilb_rsp_plane_hint_s
)brace
id|sh_iilb_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_iilb_rsp_plane_hint_u_t
)brace
id|sh_iilb_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_iilb_rsp_plane_hint_u
r_typedef
r_union
id|sh_iilb_rsp_plane_hint_u
(brace
DECL|member|sh_iilb_rsp_plane_hint_regval
id|mmr_t
id|sh_iilb_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_iilb_rsp_plane_hint_s
)brace
id|sh_iilb_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_iilb_rsp_plane_hint_u_t
)brace
id|sh_iilb_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_LOCAL_TABLE&quot;                     */
multiline_comment|/*                          local lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_local_table_u
r_typedef
r_union
id|sh_pi_local_table_u
(brace
DECL|member|sh_pi_local_table_regval
id|mmr_t
id|sh_pi_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_local_table_s
)brace
id|sh_pi_local_table_s
suffix:semicolon
DECL|typedef|sh_pi_local_table_u_t
)brace
id|sh_pi_local_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_local_table_u
r_typedef
r_union
id|sh_pi_local_table_u
(brace
DECL|member|sh_pi_local_table_regval
id|mmr_t
id|sh_pi_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_local_table_s
)brace
id|sh_pi_local_table_s
suffix:semicolon
DECL|typedef|sh_pi_local_table_u_t
)brace
id|sh_pi_local_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PI_GLOBAL_TABLE&quot;                     */
multiline_comment|/*                         global lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_global_table_u
r_typedef
r_union
id|sh_pi_global_table_u
(brace
DECL|member|sh_pi_global_table_regval
id|mmr_t
id|sh_pi_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_global_table_s
)brace
id|sh_pi_global_table_s
suffix:semicolon
DECL|typedef|sh_pi_global_table_u_t
)brace
id|sh_pi_global_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_global_table_u
r_typedef
r_union
id|sh_pi_global_table_u
(brace
DECL|member|sh_pi_global_table_regval
id|mmr_t
id|sh_pi_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_global_table_s
)brace
id|sh_pi_global_table_s
suffix:semicolon
DECL|typedef|sh_pi_global_table_u_t
)brace
id|sh_pi_global_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_OVER_RIDE_TABLE&quot;                   */
multiline_comment|/*              If enabled, bypass the Global/Local tables              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_over_ride_table_u
r_typedef
r_union
id|sh_pi_over_ride_table_u
(brace
DECL|member|sh_pi_over_ride_table_regval
id|mmr_t
id|sh_pi_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_over_ride_table_s
)brace
id|sh_pi_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_pi_over_ride_table_u_t
)brace
id|sh_pi_over_ride_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_over_ride_table_u
r_typedef
r_union
id|sh_pi_over_ride_table_u
(brace
DECL|member|sh_pi_over_ride_table_regval
id|mmr_t
id|sh_pi_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_over_ride_table_s
)brace
id|sh_pi_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_pi_over_ride_table_u_t
)brace
id|sh_pi_over_ride_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_RSP_PLANE_HINT&quot;                    */
multiline_comment|/*  If enabled, invert incoming response only plane hint bit before lo  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_rsp_plane_hint_u
r_typedef
r_union
id|sh_pi_rsp_plane_hint_u
(brace
DECL|member|sh_pi_rsp_plane_hint_regval
id|mmr_t
id|sh_pi_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|invert
id|mmr_t
id|invert
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pi_rsp_plane_hint_s
)brace
id|sh_pi_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_pi_rsp_plane_hint_u_t
)brace
id|sh_pi_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_rsp_plane_hint_u
r_typedef
r_union
id|sh_pi_rsp_plane_hint_u
(brace
DECL|member|sh_pi_rsp_plane_hint_regval
id|mmr_t
id|sh_pi_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|invert
id|mmr_t
id|invert
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_rsp_plane_hint_s
)brace
id|sh_pi_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_pi_rsp_plane_hint_u_t
)brace
id|sh_pi_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_LOCAL_TABLE&quot;                     */
multiline_comment|/*                          local lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_local_table_u
r_typedef
r_union
id|sh_ni0_local_table_u
(brace
DECL|member|sh_ni0_local_table_regval
id|mmr_t
id|sh_ni0_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_local_table_s
)brace
id|sh_ni0_local_table_s
suffix:semicolon
DECL|typedef|sh_ni0_local_table_u_t
)brace
id|sh_ni0_local_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_local_table_u
r_typedef
r_union
id|sh_ni0_local_table_u
(brace
DECL|member|sh_ni0_local_table_regval
id|mmr_t
id|sh_ni0_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni0_local_table_s
)brace
id|sh_ni0_local_table_s
suffix:semicolon
DECL|typedef|sh_ni0_local_table_u_t
)brace
id|sh_ni0_local_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_GLOBAL_TABLE&quot;                    */
multiline_comment|/*                         global lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_global_table_u
r_typedef
r_union
id|sh_ni0_global_table_u
(brace
DECL|member|sh_ni0_global_table_regval
id|mmr_t
id|sh_ni0_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_global_table_s
)brace
id|sh_ni0_global_table_s
suffix:semicolon
DECL|typedef|sh_ni0_global_table_u_t
)brace
id|sh_ni0_global_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_global_table_u
r_typedef
r_union
id|sh_ni0_global_table_u
(brace
DECL|member|sh_ni0_global_table_regval
id|mmr_t
id|sh_ni0_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni0_global_table_s
)brace
id|sh_ni0_global_table_s
suffix:semicolon
DECL|typedef|sh_ni0_global_table_u_t
)brace
id|sh_ni0_global_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI0_OVER_RIDE_TABLE&quot;                   */
multiline_comment|/*              If enabled, bypass the Global/Local tables              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_over_ride_table_u
r_typedef
r_union
id|sh_ni0_over_ride_table_u
(brace
DECL|member|sh_ni0_over_ride_table_regval
id|mmr_t
id|sh_ni0_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_over_ride_table_s
)brace
id|sh_ni0_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_ni0_over_ride_table_u_t
)brace
id|sh_ni0_over_ride_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_over_ride_table_u
r_typedef
r_union
id|sh_ni0_over_ride_table_u
(brace
DECL|member|sh_ni0_over_ride_table_regval
id|mmr_t
id|sh_ni0_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni0_over_ride_table_s
)brace
id|sh_ni0_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_ni0_over_ride_table_u_t
)brace
id|sh_ni0_over_ride_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_RSP_PLANE_HINT&quot;                   */
multiline_comment|/*  If enabled, invert incoming response only plane hint bit before lo  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_rsp_plane_hint_u
r_typedef
r_union
id|sh_ni0_rsp_plane_hint_u
(brace
DECL|member|sh_ni0_rsp_plane_hint_regval
id|mmr_t
id|sh_ni0_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_rsp_plane_hint_s
)brace
id|sh_ni0_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_ni0_rsp_plane_hint_u_t
)brace
id|sh_ni0_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_rsp_plane_hint_u
r_typedef
r_union
id|sh_ni0_rsp_plane_hint_u
(brace
DECL|member|sh_ni0_rsp_plane_hint_regval
id|mmr_t
id|sh_ni0_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_rsp_plane_hint_s
)brace
id|sh_ni0_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_ni0_rsp_plane_hint_u_t
)brace
id|sh_ni0_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_LOCAL_TABLE&quot;                     */
multiline_comment|/*                          local lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_local_table_u
r_typedef
r_union
id|sh_ni1_local_table_u
(brace
DECL|member|sh_ni1_local_table_regval
id|mmr_t
id|sh_ni1_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_local_table_s
)brace
id|sh_ni1_local_table_s
suffix:semicolon
DECL|typedef|sh_ni1_local_table_u_t
)brace
id|sh_ni1_local_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_local_table_u
r_typedef
r_union
id|sh_ni1_local_table_u
(brace
DECL|member|sh_ni1_local_table_regval
id|mmr_t
id|sh_ni1_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni1_local_table_s
)brace
id|sh_ni1_local_table_s
suffix:semicolon
DECL|typedef|sh_ni1_local_table_u_t
)brace
id|sh_ni1_local_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_GLOBAL_TABLE&quot;                    */
multiline_comment|/*                         global lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_global_table_u
r_typedef
r_union
id|sh_ni1_global_table_u
(brace
DECL|member|sh_ni1_global_table_regval
id|mmr_t
id|sh_ni1_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_global_table_s
)brace
id|sh_ni1_global_table_s
suffix:semicolon
DECL|typedef|sh_ni1_global_table_u_t
)brace
id|sh_ni1_global_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_global_table_u
r_typedef
r_union
id|sh_ni1_global_table_u
(brace
DECL|member|sh_ni1_global_table_regval
id|mmr_t
id|sh_ni1_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni1_global_table_s
)brace
id|sh_ni1_global_table_s
suffix:semicolon
DECL|typedef|sh_ni1_global_table_u_t
)brace
id|sh_ni1_global_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI1_OVER_RIDE_TABLE&quot;                   */
multiline_comment|/*              If enabled, bypass the Global/Local tables              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_over_ride_table_u
r_typedef
r_union
id|sh_ni1_over_ride_table_u
(brace
DECL|member|sh_ni1_over_ride_table_regval
id|mmr_t
id|sh_ni1_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_over_ride_table_s
)brace
id|sh_ni1_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_ni1_over_ride_table_u_t
)brace
id|sh_ni1_over_ride_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_over_ride_table_u
r_typedef
r_union
id|sh_ni1_over_ride_table_u
(brace
DECL|member|sh_ni1_over_ride_table_regval
id|mmr_t
id|sh_ni1_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_ni1_over_ride_table_s
)brace
id|sh_ni1_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_ni1_over_ride_table_u_t
)brace
id|sh_ni1_over_ride_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_RSP_PLANE_HINT&quot;                   */
multiline_comment|/*  If enabled, invert incoming response only plane hint bit before lo  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_rsp_plane_hint_u
r_typedef
r_union
id|sh_ni1_rsp_plane_hint_u
(brace
DECL|member|sh_ni1_rsp_plane_hint_regval
id|mmr_t
id|sh_ni1_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_rsp_plane_hint_s
)brace
id|sh_ni1_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_ni1_rsp_plane_hint_u_t
)brace
id|sh_ni1_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_rsp_plane_hint_u
r_typedef
r_union
id|sh_ni1_rsp_plane_hint_u
(brace
DECL|member|sh_ni1_rsp_plane_hint_regval
id|mmr_t
id|sh_ni1_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_rsp_plane_hint_s
)brace
id|sh_ni1_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_ni1_rsp_plane_hint_u_t
)brace
id|sh_ni1_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_MD_LOCAL_TABLE&quot;                     */
multiline_comment|/*                          local lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_local_table_u
r_typedef
r_union
id|sh_md_local_table_u
(brace
DECL|member|sh_md_local_table_regval
id|mmr_t
id|sh_md_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_local_table_s
)brace
id|sh_md_local_table_s
suffix:semicolon
DECL|typedef|sh_md_local_table_u_t
)brace
id|sh_md_local_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_local_table_u
r_typedef
r_union
id|sh_md_local_table_u
(brace
DECL|member|sh_md_local_table_regval
id|mmr_t
id|sh_md_local_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_local_table_s
)brace
id|sh_md_local_table_s
suffix:semicolon
DECL|typedef|sh_md_local_table_u_t
)brace
id|sh_md_local_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MD_GLOBAL_TABLE&quot;                     */
multiline_comment|/*                         global lookup table                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_global_table_u
r_typedef
r_union
id|sh_md_global_table_u
(brace
DECL|member|sh_md_global_table_regval
id|mmr_t
id|sh_md_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_global_table_s
)brace
id|sh_md_global_table_s
suffix:semicolon
DECL|typedef|sh_md_global_table_u_t
)brace
id|sh_md_global_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_global_table_u
r_typedef
r_union
id|sh_md_global_table_u
(brace
DECL|member|sh_md_global_table_regval
id|mmr_t
id|sh_md_global_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_global_table_s
)brace
id|sh_md_global_table_s
suffix:semicolon
DECL|typedef|sh_md_global_table_u_t
)brace
id|sh_md_global_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_OVER_RIDE_TABLE&quot;                   */
multiline_comment|/*              If enabled, bypass the Global/Local tables              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_over_ride_table_u
r_typedef
r_union
id|sh_md_over_ride_table_u
(brace
DECL|member|sh_md_over_ride_table_regval
id|mmr_t
id|sh_md_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_over_ride_table_s
)brace
id|sh_md_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_md_over_ride_table_u_t
)brace
id|sh_md_over_ride_table_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_over_ride_table_u
r_typedef
r_union
id|sh_md_over_ride_table_u
(brace
DECL|member|sh_md_over_ride_table_regval
id|mmr_t
id|sh_md_over_ride_table_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|49
suffix:semicolon
DECL|member|ni_sel1
id|mmr_t
id|ni_sel1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v1
id|mmr_t
id|v1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir1
id|mmr_t
id|dir1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_sel0
id|mmr_t
id|ni_sel0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|v0
id|mmr_t
id|v0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir0
id|mmr_t
id|dir0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_over_ride_table_s
)brace
id|sh_md_over_ride_table_s
suffix:semicolon
DECL|typedef|sh_md_over_ride_table_u_t
)brace
id|sh_md_over_ride_table_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_RSP_PLANE_HINT&quot;                    */
multiline_comment|/*  If enabled, invert incoming response only plane hint bit before lo  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_rsp_plane_hint_u
r_typedef
r_union
id|sh_md_rsp_plane_hint_u
(brace
DECL|member|sh_md_rsp_plane_hint_regval
id|mmr_t
id|sh_md_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|invert
id|mmr_t
id|invert
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_md_rsp_plane_hint_s
)brace
id|sh_md_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_md_rsp_plane_hint_u_t
)brace
id|sh_md_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_rsp_plane_hint_u
r_typedef
r_union
id|sh_md_rsp_plane_hint_u
(brace
DECL|member|sh_md_rsp_plane_hint_regval
id|mmr_t
id|sh_md_rsp_plane_hint_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|invert
id|mmr_t
id|invert
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_rsp_plane_hint_s
)brace
id|sh_md_rsp_plane_hint_s
suffix:semicolon
DECL|typedef|sh_md_rsp_plane_hint_u_t
)brace
id|sh_md_rsp_plane_hint_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_LB_LIQ_CTL&quot;                       */
multiline_comment|/*                       Local Block LIQ Control                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_liq_ctl_u
r_typedef
r_union
id|sh_lb_liq_ctl_u
(brace
DECL|member|sh_lb_liq_ctl_regval
id|mmr_t
id|sh_lb_liq_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|liq_req_ctl
id|mmr_t
id|liq_req_ctl
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|liq_rpl_ctl
id|mmr_t
id|liq_rpl_ctl
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|force_rq_credit
id|mmr_t
id|force_rq_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_rp_credit
id|mmr_t
id|force_rp_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_linvv_credit
id|mmr_t
id|force_linvv_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_lb_liq_ctl_s
)brace
id|sh_lb_liq_ctl_s
suffix:semicolon
DECL|typedef|sh_lb_liq_ctl_u_t
)brace
id|sh_lb_liq_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_liq_ctl_u
r_typedef
r_union
id|sh_lb_liq_ctl_u
(brace
DECL|member|sh_lb_liq_ctl_regval
id|mmr_t
id|sh_lb_liq_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|45
suffix:semicolon
DECL|member|force_linvv_credit
id|mmr_t
id|force_linvv_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_rp_credit
id|mmr_t
id|force_rp_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_rq_credit
id|mmr_t
id|force_rq_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|liq_rpl_ctl
id|mmr_t
id|liq_rpl_ctl
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|liq_req_ctl
id|mmr_t
id|liq_req_ctl
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_lb_liq_ctl_s
)brace
id|sh_lb_liq_ctl_s
suffix:semicolon
DECL|typedef|sh_lb_liq_ctl_u_t
)brace
id|sh_lb_liq_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_LB_LOQ_CTL&quot;                       */
multiline_comment|/*                       Local Block LOQ Control                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_loq_ctl_u
r_typedef
r_union
id|sh_lb_loq_ctl_u
(brace
DECL|member|sh_lb_loq_ctl_regval
id|mmr_t
id|sh_lb_loq_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|loq_req_ctl
id|mmr_t
id|loq_req_ctl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|loq_rpl_ctl
id|mmr_t
id|loq_rpl_ctl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|sh_lb_loq_ctl_s
)brace
id|sh_lb_loq_ctl_s
suffix:semicolon
DECL|typedef|sh_lb_loq_ctl_u_t
)brace
id|sh_lb_loq_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_loq_ctl_u
r_typedef
r_union
id|sh_lb_loq_ctl_u
(brace
DECL|member|sh_lb_loq_ctl_regval
id|mmr_t
id|sh_lb_loq_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|loq_rpl_ctl
id|mmr_t
id|loq_rpl_ctl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|loq_req_ctl
id|mmr_t
id|loq_req_ctl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_loq_ctl_s
)brace
id|sh_lb_loq_ctl_s
suffix:semicolon
DECL|typedef|sh_lb_loq_ctl_u_t
)brace
id|sh_lb_loq_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_LB_MAX_REP_CREDIT_CNT&quot;                  */
multiline_comment|/*               Maximum number of reply credits from XN                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_max_rep_credit_cnt_u
r_typedef
r_union
id|sh_lb_max_rep_credit_cnt_u
(brace
DECL|member|sh_lb_max_rep_credit_cnt_regval
id|mmr_t
id|sh_lb_max_rep_credit_cnt_regval
suffix:semicolon
r_struct
(brace
DECL|member|max_cnt
id|mmr_t
id|max_cnt
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_lb_max_rep_credit_cnt_s
)brace
id|sh_lb_max_rep_credit_cnt_s
suffix:semicolon
DECL|typedef|sh_lb_max_rep_credit_cnt_u_t
)brace
id|sh_lb_max_rep_credit_cnt_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_max_rep_credit_cnt_u
r_typedef
r_union
id|sh_lb_max_rep_credit_cnt_u
(brace
DECL|member|sh_lb_max_rep_credit_cnt_regval
id|mmr_t
id|sh_lb_max_rep_credit_cnt_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|max_cnt
id|mmr_t
id|max_cnt
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_lb_max_rep_credit_cnt_s
)brace
id|sh_lb_max_rep_credit_cnt_s
suffix:semicolon
DECL|typedef|sh_lb_max_rep_credit_cnt_u_t
)brace
id|sh_lb_max_rep_credit_cnt_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_LB_MAX_REQ_CREDIT_CNT&quot;                  */
multiline_comment|/*              Maximum number of request credits from XN               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_max_req_credit_cnt_u
r_typedef
r_union
id|sh_lb_max_req_credit_cnt_u
(brace
DECL|member|sh_lb_max_req_credit_cnt_regval
id|mmr_t
id|sh_lb_max_req_credit_cnt_regval
suffix:semicolon
r_struct
(brace
DECL|member|max_cnt
id|mmr_t
id|max_cnt
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_lb_max_req_credit_cnt_s
)brace
id|sh_lb_max_req_credit_cnt_s
suffix:semicolon
DECL|typedef|sh_lb_max_req_credit_cnt_u_t
)brace
id|sh_lb_max_req_credit_cnt_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_max_req_credit_cnt_u
r_typedef
r_union
id|sh_lb_max_req_credit_cnt_u
(brace
DECL|member|sh_lb_max_req_credit_cnt_regval
id|mmr_t
id|sh_lb_max_req_credit_cnt_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|max_cnt
id|mmr_t
id|max_cnt
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_lb_max_req_credit_cnt_s
)brace
id|sh_lb_max_req_credit_cnt_s
suffix:semicolon
DECL|typedef|sh_lb_max_req_credit_cnt_u_t
)brace
id|sh_lb_max_req_credit_cnt_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_PIO_TIME_OUT&quot;                      */
multiline_comment|/*                    Local Block PIO time out value                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pio_time_out_u
r_typedef
r_union
id|sh_pio_time_out_u
(brace
DECL|member|sh_pio_time_out_regval
id|mmr_t
id|sh_pio_time_out_regval
suffix:semicolon
r_struct
(brace
DECL|member|value
id|mmr_t
id|value
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pio_time_out_s
)brace
id|sh_pio_time_out_s
suffix:semicolon
DECL|typedef|sh_pio_time_out_u_t
)brace
id|sh_pio_time_out_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pio_time_out_u
r_typedef
r_union
id|sh_pio_time_out_u
(brace
DECL|member|sh_pio_time_out_regval
id|mmr_t
id|sh_pio_time_out_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|value
id|mmr_t
id|value
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_pio_time_out_s
)brace
id|sh_pio_time_out_s
suffix:semicolon
DECL|typedef|sh_pio_time_out_u_t
)brace
id|sh_pio_time_out_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PIO_NACK_RESET&quot;                     */
multiline_comment|/*               Local Block PIO Reset for nack counters                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pio_nack_reset_u
r_typedef
r_union
id|sh_pio_nack_reset_u
(brace
DECL|member|sh_pio_nack_reset_regval
id|mmr_t
id|sh_pio_nack_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|pulse
id|mmr_t
id|pulse
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pio_nack_reset_s
)brace
id|sh_pio_nack_reset_s
suffix:semicolon
DECL|typedef|sh_pio_nack_reset_u_t
)brace
id|sh_pio_nack_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pio_nack_reset_u
r_typedef
r_union
id|sh_pio_nack_reset_u
(brace
DECL|member|sh_pio_nack_reset_regval
id|mmr_t
id|sh_pio_nack_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|pulse
id|mmr_t
id|pulse
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pio_nack_reset_s
)brace
id|sh_pio_nack_reset_s
suffix:semicolon
DECL|typedef|sh_pio_nack_reset_u_t
)brace
id|sh_pio_nack_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_CONVEYOR_BELT_TIME_OUT&quot;                 */
multiline_comment|/*               Local Block conveyor belt time out value               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_conveyor_belt_time_out_u
r_typedef
r_union
id|sh_conveyor_belt_time_out_u
(brace
DECL|member|sh_conveyor_belt_time_out_regval
id|mmr_t
id|sh_conveyor_belt_time_out_regval
suffix:semicolon
r_struct
(brace
DECL|member|value
id|mmr_t
id|value
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_conveyor_belt_time_out_s
)brace
id|sh_conveyor_belt_time_out_s
suffix:semicolon
DECL|typedef|sh_conveyor_belt_time_out_u_t
)brace
id|sh_conveyor_belt_time_out_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_conveyor_belt_time_out_u
r_typedef
r_union
id|sh_conveyor_belt_time_out_u
(brace
DECL|member|sh_conveyor_belt_time_out_regval
id|mmr_t
id|sh_conveyor_belt_time_out_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|value
id|mmr_t
id|value
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_conveyor_belt_time_out_s
)brace
id|sh_conveyor_belt_time_out_s
suffix:semicolon
DECL|typedef|sh_conveyor_belt_time_out_u_t
)brace
id|sh_conveyor_belt_time_out_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_LB_CREDIT_STATUS&quot;                    */
multiline_comment|/*                    Credit Counter Status Register                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_credit_status_u
r_typedef
r_union
id|sh_lb_credit_status_u
(brace
DECL|member|sh_lb_credit_status_regval
id|mmr_t
id|sh_lb_credit_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|liq_rq_credit
id|mmr_t
id|liq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|liq_rp_credit
id|mmr_t
id|liq_rp_credit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|linvv_credit
id|mmr_t
id|linvv_credit
suffix:colon
l_int|6
suffix:semicolon
DECL|member|loq_rq_credit
id|mmr_t
id|loq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|loq_rp_credit
id|mmr_t
id|loq_rp_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_lb_credit_status_s
)brace
id|sh_lb_credit_status_s
suffix:semicolon
DECL|typedef|sh_lb_credit_status_u_t
)brace
id|sh_lb_credit_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_credit_status_u
r_typedef
r_union
id|sh_lb_credit_status_u
(brace
DECL|member|sh_lb_credit_status_regval
id|mmr_t
id|sh_lb_credit_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|loq_rp_credit
id|mmr_t
id|loq_rp_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|loq_rq_credit
id|mmr_t
id|loq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|linvv_credit
id|mmr_t
id|linvv_credit
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|liq_rp_credit
id|mmr_t
id|liq_rp_credit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|liq_rq_credit
id|mmr_t
id|liq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_lb_credit_status_s
)brace
id|sh_lb_credit_status_s
suffix:semicolon
DECL|typedef|sh_lb_credit_status_u_t
)brace
id|sh_lb_credit_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_DEBUG_LOCAL_SEL&quot;                   */
multiline_comment|/*                         LB Debug Port Select                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_debug_local_sel_u
r_typedef
r_union
id|sh_lb_debug_local_sel_u
(brace
DECL|member|sh_lb_debug_local_sel_regval
id|mmr_t
id|sh_lb_debug_local_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_debug_local_sel_s
)brace
id|sh_lb_debug_local_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_local_sel_u_t
)brace
id|sh_lb_debug_local_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_debug_local_sel_u
r_typedef
r_union
id|sh_lb_debug_local_sel_u
(brace
DECL|member|sh_lb_debug_local_sel_regval
id|mmr_t
id|sh_lb_debug_local_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_lb_debug_local_sel_s
)brace
id|sh_lb_debug_local_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_local_sel_u_t
)brace
id|sh_lb_debug_local_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_DEBUG_PERF_SEL&quot;                    */
multiline_comment|/*                   LB Debug Port Performance Select                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_debug_perf_sel_u
r_typedef
r_union
id|sh_lb_debug_perf_sel_u
(brace
DECL|member|sh_lb_debug_perf_sel_regval
id|mmr_t
id|sh_lb_debug_perf_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_debug_perf_sel_s
)brace
id|sh_lb_debug_perf_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_perf_sel_u_t
)brace
id|sh_lb_debug_perf_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_debug_perf_sel_u
r_typedef
r_union
id|sh_lb_debug_perf_sel_u
(brace
DECL|member|sh_lb_debug_perf_sel_regval
id|mmr_t
id|sh_lb_debug_perf_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_lb_debug_perf_sel_s
)brace
id|sh_lb_debug_perf_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_perf_sel_u_t
)brace
id|sh_lb_debug_perf_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_DEBUG_TRIG_SEL&quot;                    */
multiline_comment|/*                       LB Debug Trigger Select                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_debug_trig_sel_u
r_typedef
r_union
id|sh_lb_debug_trig_sel_u
(brace
DECL|member|sh_lb_debug_trig_sel_regval
id|mmr_t
id|sh_lb_debug_trig_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_debug_trig_sel_s
)brace
id|sh_lb_debug_trig_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_trig_sel_u_t
)brace
id|sh_lb_debug_trig_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_debug_trig_sel_u
r_typedef
r_union
id|sh_lb_debug_trig_sel_u
(brace
DECL|member|sh_lb_debug_trig_sel_regval
id|mmr_t
id|sh_lb_debug_trig_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_lb_debug_trig_sel_s
)brace
id|sh_lb_debug_trig_sel_s
suffix:semicolon
DECL|typedef|sh_lb_debug_trig_sel_u_t
)brace
id|sh_lb_debug_trig_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_DETAIL_1&quot;                    */
multiline_comment|/*                  LB Error capture information: HDR1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_detail_1_u
r_typedef
r_union
id|sh_lb_error_detail_1_u
(brace
DECL|member|sh_lb_error_detail_1_regval
id|mmr_t
id|sh_lb_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|command
id|mmr_t
id|command
suffix:colon
l_int|8
suffix:semicolon
DECL|member|suppl
id|mmr_t
id|suppl
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|source
id|mmr_t
id|source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dest
id|mmr_t
id|dest
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hdr_err
id|mmr_t
id|hdr_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_err
id|mmr_t
id|data_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|13
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_error_detail_1_s
)brace
id|sh_lb_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_1_u_t
)brace
id|sh_lb_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_detail_1_u
r_typedef
r_union
id|sh_lb_error_detail_1_u
(brace
DECL|member|sh_lb_error_detail_1_regval
id|mmr_t
id|sh_lb_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|13
suffix:semicolon
DECL|member|data_err
id|mmr_t
id|data_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hdr_err
id|mmr_t
id|hdr_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dest
id|mmr_t
id|dest
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|source
id|mmr_t
id|source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|suppl
id|mmr_t
id|suppl
suffix:colon
l_int|14
suffix:semicolon
DECL|member|command
id|mmr_t
id|command
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_lb_error_detail_1_s
)brace
id|sh_lb_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_1_u_t
)brace
id|sh_lb_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_DETAIL_2&quot;                    */
multiline_comment|/*                            LB Error Bits                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_detail_2_u
r_typedef
r_union
id|sh_lb_error_detail_2_u
(brace
DECL|member|sh_lb_error_detail_2_regval
id|mmr_t
id|sh_lb_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_lb_error_detail_2_s
)brace
id|sh_lb_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_2_u_t
)brace
id|sh_lb_error_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_detail_2_u
r_typedef
r_union
id|sh_lb_error_detail_2_u
(brace
DECL|member|sh_lb_error_detail_2_regval
id|mmr_t
id|sh_lb_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|17
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_lb_error_detail_2_s
)brace
id|sh_lb_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_2_u_t
)brace
id|sh_lb_error_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_DETAIL_3&quot;                    */
multiline_comment|/*                            LB Error Bits                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_detail_3_u
r_typedef
r_union
id|sh_lb_error_detail_3_u
(brace
DECL|member|sh_lb_error_detail_3_regval
id|mmr_t
id|sh_lb_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_lb_error_detail_3_s
)brace
id|sh_lb_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_3_u_t
)brace
id|sh_lb_error_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_detail_3_u
r_typedef
r_union
id|sh_lb_error_detail_3_u
(brace
DECL|member|sh_lb_error_detail_3_regval
id|mmr_t
id|sh_lb_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_lb_error_detail_3_s
)brace
id|sh_lb_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_3_u_t
)brace
id|sh_lb_error_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_DETAIL_4&quot;                    */
multiline_comment|/*                            LB Error Bits                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_detail_4_u
r_typedef
r_union
id|sh_lb_error_detail_4_u
(brace
DECL|member|sh_lb_error_detail_4_regval
id|mmr_t
id|sh_lb_error_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_lb_error_detail_4_s
)brace
id|sh_lb_error_detail_4_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_4_u_t
)brace
id|sh_lb_error_detail_4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_detail_4_u
r_typedef
r_union
id|sh_lb_error_detail_4_u
(brace
DECL|member|sh_lb_error_detail_4_regval
id|mmr_t
id|sh_lb_error_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_lb_error_detail_4_s
)brace
id|sh_lb_error_detail_4_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_4_u_t
)brace
id|sh_lb_error_detail_4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_DETAIL_5&quot;                    */
multiline_comment|/*                            LB Error Bits                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_detail_5_u
r_typedef
r_union
id|sh_lb_error_detail_5_u
(brace
DECL|member|sh_lb_error_detail_5_regval
id|mmr_t
id|sh_lb_error_detail_5_regval
suffix:semicolon
r_struct
(brace
DECL|member|read_retry
id|mmr_t
id|read_retry
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc1_write
id|mmr_t
id|ptc1_write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_retry
id|mmr_t
id|write_retry
suffix:colon
l_int|1
suffix:semicolon
DECL|member|count_a_overflow
id|mmr_t
id|count_a_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|count_b_overflow
id|mmr_t
id|count_b_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_a_timeout
id|mmr_t
id|nack_a_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_b_timeout
id|mmr_t
id|nack_b_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|sh_lb_error_detail_5_s
)brace
id|sh_lb_error_detail_5_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_5_u_t
)brace
id|sh_lb_error_detail_5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_detail_5_u
r_typedef
r_union
id|sh_lb_error_detail_5_u
(brace
DECL|member|sh_lb_error_detail_5_regval
id|mmr_t
id|sh_lb_error_detail_5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|nack_b_timeout
id|mmr_t
id|nack_b_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_a_timeout
id|mmr_t
id|nack_a_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|count_b_overflow
id|mmr_t
id|count_b_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|count_a_overflow
id|mmr_t
id|count_a_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_retry
id|mmr_t
id|write_retry
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc1_write
id|mmr_t
id|ptc1_write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|read_retry
id|mmr_t
id|read_retry
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_error_detail_5_s
)brace
id|sh_lb_error_detail_5_s
suffix:semicolon
DECL|typedef|sh_lb_error_detail_5_u_t
)brace
id|sh_lb_error_detail_5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_LB_ERROR_MASK&quot;                      */
multiline_comment|/*                            LB Error Mask                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_mask_u
r_typedef
r_union
id|sh_lb_error_mask_u
(brace
DECL|member|sh_lb_error_mask_regval
id|mmr_t
id|sh_lb_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|sh_lb_error_mask_s
)brace
id|sh_lb_error_mask_s
suffix:semicolon
DECL|typedef|sh_lb_error_mask_u_t
)brace
id|sh_lb_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_mask_u
r_typedef
r_union
id|sh_lb_error_mask_u
(brace
DECL|member|sh_lb_error_mask_regval
id|mmr_t
id|sh_lb_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_error_mask_s
)brace
id|sh_lb_error_mask_s
suffix:semicolon
DECL|typedef|sh_lb_error_mask_u_t
)brace
id|sh_lb_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_ERROR_OVERFLOW&quot;                    */
multiline_comment|/*                          LB Error Overflow                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_overflow_u
r_typedef
r_union
id|sh_lb_error_overflow_u
(brace
DECL|member|sh_lb_error_overflow_regval
id|mmr_t
id|sh_lb_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|rq_bad_cmd_ovrfl
id|mmr_t
id|rq_bad_cmd_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd_ovrfl
id|mmr_t
id|rp_bad_cmd_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short_ovrfl
id|mmr_t
id|rq_short_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short_ovrfl
id|mmr_t
id|rp_short_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long_ovrfl
id|mmr_t
id|rq_long_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long_ovrfl
id|mmr_t
id|rp_long_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data_ovrfl
id|mmr_t
id|rq_bad_data_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data_ovrfl
id|mmr_t
id|rp_bad_data_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr_ovrfl
id|mmr_t
id|rq_bad_addr_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out_ovrfl
id|mmr_t
id|rq_time_out_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow_ovrfl
id|mmr_t
id|linvv_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv_ovrfl
id|mmr_t
id|unexpected_linv_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout_ovrfl
id|mmr_t
id|ptc_1_timeout_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err_ovrfl
id|mmr_t
id|junk_bus_err_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err_ovrfl
id|mmr_t
id|pio_cb_err_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error_ovrfl
id|mmr_t
id|vector_rq_route_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error_ovrfl
id|mmr_t
id|vector_rp_route_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop_ovrfl
id|mmr_t
id|gclk_drop_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error_ovrfl
id|mmr_t
id|rq_fifo_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error_ovrfl
id|mmr_t
id|rp_fifo_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid_ovrfl
id|mmr_t
id|unexp_valid_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow_ovrfl
id|mmr_t
id|rq_credit_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_credit_overflow_ovrfl
id|mmr_t
id|rp_credit_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|sh_lb_error_overflow_s
)brace
id|sh_lb_error_overflow_s
suffix:semicolon
DECL|typedef|sh_lb_error_overflow_u_t
)brace
id|sh_lb_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_overflow_u
r_typedef
r_union
id|sh_lb_error_overflow_u
(brace
DECL|member|sh_lb_error_overflow_regval
id|mmr_t
id|sh_lb_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|rp_credit_overflow_ovrfl
id|mmr_t
id|rp_credit_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow_ovrfl
id|mmr_t
id|rq_credit_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid_ovrfl
id|mmr_t
id|unexp_valid_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error_ovrfl
id|mmr_t
id|rp_fifo_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error_ovrfl
id|mmr_t
id|rq_fifo_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop_ovrfl
id|mmr_t
id|gclk_drop_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error_ovrfl
id|mmr_t
id|vector_rp_route_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error_ovrfl
id|mmr_t
id|vector_rq_route_error_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err_ovrfl
id|mmr_t
id|pio_cb_err_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err_ovrfl
id|mmr_t
id|junk_bus_err_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout_ovrfl
id|mmr_t
id|ptc_1_timeout_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv_ovrfl
id|mmr_t
id|unexpected_linv_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow_ovrfl
id|mmr_t
id|linvv_overflow_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out_ovrfl
id|mmr_t
id|rq_time_out_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr_ovrfl
id|mmr_t
id|rq_bad_addr_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data_ovrfl
id|mmr_t
id|rp_bad_data_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data_ovrfl
id|mmr_t
id|rq_bad_data_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long_ovrfl
id|mmr_t
id|rp_long_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long_ovrfl
id|mmr_t
id|rq_long_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short_ovrfl
id|mmr_t
id|rp_short_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short_ovrfl
id|mmr_t
id|rq_short_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd_ovrfl
id|mmr_t
id|rp_bad_cmd_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_cmd_ovrfl
id|mmr_t
id|rq_bad_cmd_ovrfl
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_error_overflow_s
)brace
id|sh_lb_error_overflow_s
suffix:semicolon
DECL|typedef|sh_lb_error_overflow_u_t
)brace
id|sh_lb_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_LB_ERROR_SUMMARY&quot;                    */
multiline_comment|/*                            LB Error Bits                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_error_summary_u
r_typedef
r_union
id|sh_lb_error_summary_u
(brace
DECL|member|sh_lb_error_summary_regval
id|mmr_t
id|sh_lb_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|sh_lb_error_summary_s
)brace
id|sh_lb_error_summary_s
suffix:semicolon
DECL|typedef|sh_lb_error_summary_u_t
)brace
id|sh_lb_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_error_summary_u
r_typedef
r_union
id|sh_lb_error_summary_u
(brace
DECL|member|sh_lb_error_summary_regval
id|mmr_t
id|sh_lb_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_error_summary_s
)brace
id|sh_lb_error_summary_s
suffix:semicolon
DECL|typedef|sh_lb_error_summary_u_t
)brace
id|sh_lb_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_LB_FIRST_ERROR&quot;                     */
multiline_comment|/*                            LB First Error                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_first_error_u
r_typedef
r_union
id|sh_lb_first_error_u
(brace
DECL|member|sh_lb_first_error_regval
id|mmr_t
id|sh_lb_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|sh_lb_first_error_s
)brace
id|sh_lb_first_error_s
suffix:semicolon
DECL|typedef|sh_lb_first_error_u_t
)brace
id|sh_lb_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_first_error_u
r_typedef
r_union
id|sh_lb_first_error_u
(brace
DECL|member|sh_lb_first_error_regval
id|mmr_t
id|sh_lb_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|41
suffix:semicolon
DECL|member|rp_credit_overflow
id|mmr_t
id|rp_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_credit_overflow
id|mmr_t
id|rq_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexp_valid
id|mmr_t
id|unexp_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_fifo_error
id|mmr_t
id|rp_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_fifo_error
id|mmr_t
id|rq_fifo_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gclk_drop
id|mmr_t
id|gclk_drop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rp_route_error
id|mmr_t
id|vector_rp_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vector_rq_route_error
id|mmr_t
id|vector_rq_route_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_cb_err
id|mmr_t
id|pio_cb_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|junk_bus_err
id|mmr_t
id|junk_bus_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_1_timeout
id|mmr_t
id|ptc_1_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unexpected_linv
id|mmr_t
id|unexpected_linv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|linvv_overflow
id|mmr_t
id|linvv_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_time_out
id|mmr_t
id|rq_time_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_addr
id|mmr_t
id|rq_bad_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_data
id|mmr_t
id|rp_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_data
id|mmr_t
id|rq_bad_data
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_long
id|mmr_t
id|rp_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_long
id|mmr_t
id|rq_long
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_short
id|mmr_t
id|rp_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_short
id|mmr_t
id|rq_short
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_bad_cmd
id|mmr_t
id|rp_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rq_bad_cmd
id|mmr_t
id|rq_bad_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_first_error_s
)brace
id|sh_lb_first_error_s
suffix:semicolon
DECL|typedef|sh_lb_first_error_u_t
)brace
id|sh_lb_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_LB_LAST_CREDIT&quot;                     */
multiline_comment|/*                    Credit counter status register                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_last_credit_u
r_typedef
r_union
id|sh_lb_last_credit_u
(brace
DECL|member|sh_lb_last_credit_regval
id|mmr_t
id|sh_lb_last_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|liq_rq_credit
id|mmr_t
id|liq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|liq_rp_credit
id|mmr_t
id|liq_rp_credit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|linvv_credit
id|mmr_t
id|linvv_credit
suffix:colon
l_int|6
suffix:semicolon
DECL|member|loq_rq_credit
id|mmr_t
id|loq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|loq_rp_credit
id|mmr_t
id|loq_rp_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_lb_last_credit_s
)brace
id|sh_lb_last_credit_s
suffix:semicolon
DECL|typedef|sh_lb_last_credit_u_t
)brace
id|sh_lb_last_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_last_credit_u
r_typedef
r_union
id|sh_lb_last_credit_u
(brace
DECL|member|sh_lb_last_credit_regval
id|mmr_t
id|sh_lb_last_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|loq_rp_credit
id|mmr_t
id|loq_rp_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|loq_rq_credit
id|mmr_t
id|loq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|linvv_credit
id|mmr_t
id|linvv_credit
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|liq_rp_credit
id|mmr_t
id|liq_rp_credit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|liq_rq_credit
id|mmr_t
id|liq_rq_credit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_lb_last_credit_s
)brace
id|sh_lb_last_credit_s
suffix:semicolon
DECL|typedef|sh_lb_last_credit_u_t
)brace
id|sh_lb_last_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_LB_NACK_STATUS&quot;                     */
multiline_comment|/*                     Nack Counter Status Register                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_nack_status_u
r_typedef
r_union
id|sh_lb_nack_status_u
(brace
DECL|member|sh_lb_nack_status_regval
id|mmr_t
id|sh_lb_nack_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|pio_nack_a
id|mmr_t
id|pio_nack_a
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|pio_nack_b
id|mmr_t
id|pio_nack_b
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|junk_nack
id|mmr_t
id|junk_nack
suffix:colon
l_int|16
suffix:semicolon
DECL|member|cb_timeout_count
id|mmr_t
id|cb_timeout_count
suffix:colon
l_int|12
suffix:semicolon
DECL|member|cb_state
id|mmr_t
id|cb_state
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_lb_nack_status_s
)brace
id|sh_lb_nack_status_s
suffix:semicolon
DECL|typedef|sh_lb_nack_status_u_t
)brace
id|sh_lb_nack_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_nack_status_u
r_typedef
r_union
id|sh_lb_nack_status_u
(brace
DECL|member|sh_lb_nack_status_regval
id|mmr_t
id|sh_lb_nack_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cb_state
id|mmr_t
id|cb_state
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cb_timeout_count
id|mmr_t
id|cb_timeout_count
suffix:colon
l_int|12
suffix:semicolon
DECL|member|junk_nack
id|mmr_t
id|junk_nack
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|pio_nack_b
id|mmr_t
id|pio_nack_b
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|pio_nack_a
id|mmr_t
id|pio_nack_a
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_lb_nack_status_s
)brace
id|sh_lb_nack_status_s
suffix:semicolon
DECL|typedef|sh_lb_nack_status_u_t
)brace
id|sh_lb_nack_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_LB_TRIGGER_COMPARE&quot;                   */
multiline_comment|/*                    LB Test-point Trigger Compare                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_trigger_compare_u
r_typedef
r_union
id|sh_lb_trigger_compare_u
(brace
DECL|member|sh_lb_trigger_compare_regval
id|mmr_t
id|sh_lb_trigger_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_trigger_compare_s
)brace
id|sh_lb_trigger_compare_s
suffix:semicolon
DECL|typedef|sh_lb_trigger_compare_u_t
)brace
id|sh_lb_trigger_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_trigger_compare_u
r_typedef
r_union
id|sh_lb_trigger_compare_u
(brace
DECL|member|sh_lb_trigger_compare_regval
id|mmr_t
id|sh_lb_trigger_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_trigger_compare_s
)brace
id|sh_lb_trigger_compare_s
suffix:semicolon
DECL|typedef|sh_lb_trigger_compare_u_t
)brace
id|sh_lb_trigger_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_LB_TRIGGER_DATA&quot;                     */
multiline_comment|/*                  LB Test-point Trigger Compare Data                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_trigger_data_u
r_typedef
r_union
id|sh_lb_trigger_data_u
(brace
DECL|member|sh_lb_trigger_data_regval
id|mmr_t
id|sh_lb_trigger_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_trigger_data_s
)brace
id|sh_lb_trigger_data_s
suffix:semicolon
DECL|typedef|sh_lb_trigger_data_u_t
)brace
id|sh_lb_trigger_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_trigger_data_u
r_typedef
r_union
id|sh_lb_trigger_data_u
(brace
DECL|member|sh_lb_trigger_data_regval
id|mmr_t
id|sh_lb_trigger_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_trigger_data_s
)brace
id|sh_lb_trigger_data_s
suffix:semicolon
DECL|typedef|sh_lb_trigger_data_u_t
)brace
id|sh_lb_trigger_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_AEC_CONFIG&quot;                      */
multiline_comment|/*              PI Adaptive Error Correction Configuration              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_aec_config_u
r_typedef
r_union
id|sh_pi_aec_config_u
(brace
DECL|member|sh_pi_aec_config_regval
id|mmr_t
id|sh_pi_aec_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_pi_aec_config_s
)brace
id|sh_pi_aec_config_s
suffix:semicolon
DECL|typedef|sh_pi_aec_config_u_t
)brace
id|sh_pi_aec_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_aec_config_u
r_typedef
r_union
id|sh_pi_aec_config_u
(brace
DECL|member|sh_pi_aec_config_regval
id|mmr_t
id|sh_pi_aec_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_aec_config_s
)brace
id|sh_pi_aec_config_s
suffix:semicolon
DECL|typedef|sh_pi_aec_config_u_t
)brace
id|sh_pi_aec_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_AFI_ERROR_MASK&quot;                    */
multiline_comment|/*                          PI AFI Error Mask                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_afi_error_mask_u
r_typedef
r_union
id|sh_pi_afi_error_mask_u
(brace
DECL|member|sh_pi_afi_error_mask_regval
id|mmr_t
id|sh_pi_afi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_len
id|mmr_t
id|msg_len
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_afi_error_mask_s
)brace
id|sh_pi_afi_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_afi_error_mask_u_t
)brace
id|sh_pi_afi_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_afi_error_mask_u
r_typedef
r_union
id|sh_pi_afi_error_mask_u
(brace
DECL|member|sh_pi_afi_error_mask_regval
id|mmr_t
id|sh_pi_afi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_len
id|mmr_t
id|msg_len
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_pi_afi_error_mask_s
)brace
id|sh_pi_afi_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_afi_error_mask_u_t
)brace
id|sh_pi_afi_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_AFI_TEST_POINT_COMPARE&quot;                */
multiline_comment|/*                      PI AFI Test Point Compare                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_afi_test_point_compare_u
r_typedef
r_union
id|sh_pi_afi_test_point_compare_u
(brace
DECL|member|sh_pi_afi_test_point_compare_regval
id|mmr_t
id|sh_pi_afi_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_afi_test_point_compare_s
)brace
id|sh_pi_afi_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_compare_u_t
)brace
id|sh_pi_afi_test_point_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_afi_test_point_compare_u
r_typedef
r_union
id|sh_pi_afi_test_point_compare_u
(brace
DECL|member|sh_pi_afi_test_point_compare_regval
id|mmr_t
id|sh_pi_afi_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_afi_test_point_compare_s
)brace
id|sh_pi_afi_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_compare_u_t
)brace
id|sh_pi_afi_test_point_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_AFI_TEST_POINT_SELECT&quot;                */
multiline_comment|/*                       PI AFI Test Point Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_afi_test_point_select_u
r_typedef
r_union
id|sh_pi_afi_test_point_select_u
(brace
DECL|member|sh_pi_afi_test_point_select_regval
id|mmr_t
id|sh_pi_afi_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_afi_test_point_select_s
)brace
id|sh_pi_afi_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_select_u_t
)brace
id|sh_pi_afi_test_point_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_afi_test_point_select_u
r_typedef
r_union
id|sh_pi_afi_test_point_select_u
(brace
DECL|member|sh_pi_afi_test_point_select_regval
id|mmr_t
id|sh_pi_afi_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_afi_test_point_select_s
)brace
id|sh_pi_afi_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_select_u_t
)brace
id|sh_pi_afi_test_point_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_PI_AFI_TEST_POINT_TRIGGER_SELECT&quot;            */
multiline_comment|/*                  PI CRBC Test Point Trigger Select                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_afi_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_afi_test_point_trigger_select_u
(brace
DECL|member|sh_pi_afi_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_afi_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_afi_test_point_trigger_select_s
)brace
id|sh_pi_afi_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_trigger_select_u_t
)brace
id|sh_pi_afi_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_afi_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_afi_test_point_trigger_select_u
(brace
DECL|member|sh_pi_afi_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_afi_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_afi_test_point_trigger_select_s
)brace
id|sh_pi_afi_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_afi_test_point_trigger_select_u_t
)brace
id|sh_pi_afi_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_AUTO_REPLY_ENABLE&quot;                  */
multiline_comment|/*                         PI Auto Reply Enable                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_auto_reply_enable_u
r_typedef
r_union
id|sh_pi_auto_reply_enable_u
(brace
DECL|member|sh_pi_auto_reply_enable_regval
id|mmr_t
id|sh_pi_auto_reply_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|auto_reply_enable
id|mmr_t
id|auto_reply_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pi_auto_reply_enable_s
)brace
id|sh_pi_auto_reply_enable_s
suffix:semicolon
DECL|typedef|sh_pi_auto_reply_enable_u_t
)brace
id|sh_pi_auto_reply_enable_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_auto_reply_enable_u
r_typedef
r_union
id|sh_pi_auto_reply_enable_u
(brace
DECL|member|sh_pi_auto_reply_enable_regval
id|mmr_t
id|sh_pi_auto_reply_enable_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|auto_reply_enable
id|mmr_t
id|auto_reply_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_auto_reply_enable_s
)brace
id|sh_pi_auto_reply_enable_s
suffix:semicolon
DECL|typedef|sh_pi_auto_reply_enable_u_t
)brace
id|sh_pi_auto_reply_enable_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_CAM_CONTROL&quot;                     */
multiline_comment|/*                      CRB CAM MMR Access Control                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_cam_control_u
r_typedef
r_union
id|sh_pi_cam_control_u
(brace
DECL|member|sh_pi_cam_control_regval
id|mmr_t
id|sh_pi_cam_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_indx
id|mmr_t
id|cam_indx
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_write
id|mmr_t
id|cam_write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rrb_rd_xfer_clear
id|mmr_t
id|rrb_rd_xfer_clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|53
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_cam_control_s
)brace
id|sh_pi_cam_control_s
suffix:semicolon
DECL|typedef|sh_pi_cam_control_u_t
)brace
id|sh_pi_cam_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_cam_control_u
r_typedef
r_union
id|sh_pi_cam_control_u
(brace
DECL|member|sh_pi_cam_control_regval
id|mmr_t
id|sh_pi_cam_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|53
suffix:semicolon
DECL|member|rrb_rd_xfer_clear
id|mmr_t
id|rrb_rd_xfer_clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_write
id|mmr_t
id|cam_write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_indx
id|mmr_t
id|cam_indx
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_pi_cam_control_s
)brace
id|sh_pi_cam_control_s
suffix:semicolon
DECL|typedef|sh_pi_cam_control_u_t
)brace
id|sh_pi_cam_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBC_TEST_POINT_COMPARE&quot;               */
multiline_comment|/*                      PI CRBC Test Point Compare                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbc_test_point_compare_u
r_typedef
r_union
id|sh_pi_crbc_test_point_compare_u
(brace
DECL|member|sh_pi_crbc_test_point_compare_regval
id|mmr_t
id|sh_pi_crbc_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_compare_s
)brace
id|sh_pi_crbc_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_compare_u_t
)brace
id|sh_pi_crbc_test_point_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbc_test_point_compare_u
r_typedef
r_union
id|sh_pi_crbc_test_point_compare_u
(brace
DECL|member|sh_pi_crbc_test_point_compare_regval
id|mmr_t
id|sh_pi_crbc_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_compare_s
)brace
id|sh_pi_crbc_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_compare_u_t
)brace
id|sh_pi_crbc_test_point_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBC_TEST_POINT_SELECT&quot;                */
multiline_comment|/*                      PI CRBC Test Point Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbc_test_point_select_u
r_typedef
r_union
id|sh_pi_crbc_test_point_select_u
(brace
DECL|member|sh_pi_crbc_test_point_select_regval
id|mmr_t
id|sh_pi_crbc_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_select_s
)brace
id|sh_pi_crbc_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_select_u_t
)brace
id|sh_pi_crbc_test_point_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbc_test_point_select_u
r_typedef
r_union
id|sh_pi_crbc_test_point_select_u
(brace
DECL|member|sh_pi_crbc_test_point_select_regval
id|mmr_t
id|sh_pi_crbc_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_select_s
)brace
id|sh_pi_crbc_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_select_u_t
)brace
id|sh_pi_crbc_test_point_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*           Register &quot;SH_PI_CRBC_TEST_POINT_TRIGGER_SELECT&quot;            */
multiline_comment|/*                  PI CRBC Test Point Trigger Select                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbc_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_crbc_test_point_trigger_select_u
(brace
DECL|member|sh_pi_crbc_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_crbc_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_trigger_select_s
)brace
id|sh_pi_crbc_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_trigger_select_u_t
)brace
id|sh_pi_crbc_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbc_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_crbc_test_point_trigger_select_u
(brace
DECL|member|sh_pi_crbc_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_crbc_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_crbc_test_point_trigger_select_s
)brace
id|sh_pi_crbc_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbc_test_point_trigger_select_u_t
)brace
id|sh_pi_crbc_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_CRBP_ERROR_MASK&quot;                   */
multiline_comment|/*                          PI CRBP Error Mask                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_error_mask_u
r_typedef
r_union
id|sh_pi_crbp_error_mask_u
(brace
DECL|member|sh_pi_crbp_error_mask_regval
id|mmr_t
id|sh_pi_crbp_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|sh_pi_crbp_error_mask_s
)brace
id|sh_pi_crbp_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_error_mask_u_t
)brace
id|sh_pi_crbp_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_error_mask_u
r_typedef
r_union
id|sh_pi_crbp_error_mask_u
(brace
DECL|member|sh_pi_crbp_error_mask_regval
id|mmr_t
id|sh_pi_crbp_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbp_error_mask_s
)brace
id|sh_pi_crbp_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_error_mask_u_t
)brace
id|sh_pi_crbp_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_CRBP_FSB_PIPE_COMPARE&quot;                */
multiline_comment|/*                        CRBP FSB Pipe Compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_fsb_pipe_compare_u
r_typedef
r_union
id|sh_pi_crbp_fsb_pipe_compare_u
(brace
DECL|member|sh_pi_crbp_fsb_pipe_compare_regval
id|mmr_t
id|sh_pi_crbp_fsb_pipe_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_address
id|mmr_t
id|compare_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|compare_req
id|mmr_t
id|compare_req
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_pi_crbp_fsb_pipe_compare_s
)brace
id|sh_pi_crbp_fsb_pipe_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_fsb_pipe_compare_u_t
)brace
id|sh_pi_crbp_fsb_pipe_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_fsb_pipe_compare_u
r_typedef
r_union
id|sh_pi_crbp_fsb_pipe_compare_u
(brace
DECL|member|sh_pi_crbp_fsb_pipe_compare_regval
id|mmr_t
id|sh_pi_crbp_fsb_pipe_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|compare_req
id|mmr_t
id|compare_req
suffix:colon
l_int|6
suffix:semicolon
DECL|member|compare_address
id|mmr_t
id|compare_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_pi_crbp_fsb_pipe_compare_s
)brace
id|sh_pi_crbp_fsb_pipe_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_fsb_pipe_compare_u_t
)brace
id|sh_pi_crbp_fsb_pipe_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CRBP_FSB_PIPE_MASK&quot;                  */
multiline_comment|/*                          CRBP Compare Mask                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_fsb_pipe_mask_u
r_typedef
r_union
id|sh_pi_crbp_fsb_pipe_mask_u
(brace
DECL|member|sh_pi_crbp_fsb_pipe_mask_regval
id|mmr_t
id|sh_pi_crbp_fsb_pipe_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_address_mask
id|mmr_t
id|compare_address_mask
suffix:colon
l_int|47
suffix:semicolon
DECL|member|compare_req_mask
id|mmr_t
id|compare_req_mask
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_pi_crbp_fsb_pipe_mask_s
)brace
id|sh_pi_crbp_fsb_pipe_mask_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_fsb_pipe_mask_u_t
)brace
id|sh_pi_crbp_fsb_pipe_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_fsb_pipe_mask_u
r_typedef
r_union
id|sh_pi_crbp_fsb_pipe_mask_u
(brace
DECL|member|sh_pi_crbp_fsb_pipe_mask_regval
id|mmr_t
id|sh_pi_crbp_fsb_pipe_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|11
suffix:semicolon
DECL|member|compare_req_mask
id|mmr_t
id|compare_req_mask
suffix:colon
l_int|6
suffix:semicolon
DECL|member|compare_address_mask
id|mmr_t
id|compare_address_mask
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_pi_crbp_fsb_pipe_mask_s
)brace
id|sh_pi_crbp_fsb_pipe_mask_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_fsb_pipe_mask_u_t
)brace
id|sh_pi_crbp_fsb_pipe_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBP_TEST_POINT_COMPARE&quot;               */
multiline_comment|/*                      PI CRBP Test Point Compare                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_test_point_compare_u
r_typedef
r_union
id|sh_pi_crbp_test_point_compare_u
(brace
DECL|member|sh_pi_crbp_test_point_compare_regval
id|mmr_t
id|sh_pi_crbp_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_compare_s
)brace
id|sh_pi_crbp_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_compare_u_t
)brace
id|sh_pi_crbp_test_point_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_test_point_compare_u
r_typedef
r_union
id|sh_pi_crbp_test_point_compare_u
(brace
DECL|member|sh_pi_crbp_test_point_compare_regval
id|mmr_t
id|sh_pi_crbp_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_compare_s
)brace
id|sh_pi_crbp_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_compare_u_t
)brace
id|sh_pi_crbp_test_point_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBP_TEST_POINT_SELECT&quot;                */
multiline_comment|/*                      PI CRBP Test Point Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_test_point_select_u
r_typedef
r_union
id|sh_pi_crbp_test_point_select_u
(brace
DECL|member|sh_pi_crbp_test_point_select_regval
id|mmr_t
id|sh_pi_crbp_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_select_s
)brace
id|sh_pi_crbp_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_select_u_t
)brace
id|sh_pi_crbp_test_point_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_test_point_select_u
r_typedef
r_union
id|sh_pi_crbp_test_point_select_u
(brace
DECL|member|sh_pi_crbp_test_point_select_regval
id|mmr_t
id|sh_pi_crbp_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_select_s
)brace
id|sh_pi_crbp_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_select_u_t
)brace
id|sh_pi_crbp_test_point_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*           Register &quot;SH_PI_CRBP_TEST_POINT_TRIGGER_SELECT&quot;            */
multiline_comment|/*                  PI CRBP Test Point Trigger Select                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_crbp_test_point_trigger_select_u
(brace
DECL|member|sh_pi_crbp_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_crbp_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_trigger_select_s
)brace
id|sh_pi_crbp_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_trigger_select_u_t
)brace
id|sh_pi_crbp_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_crbp_test_point_trigger_select_u
(brace
DECL|member|sh_pi_crbp_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_crbp_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_crbp_test_point_trigger_select_s
)brace
id|sh_pi_crbp_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_test_point_trigger_select_u_t
)brace
id|sh_pi_crbp_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBP_XB_PIPE_COMPARE_0&quot;                */
multiline_comment|/*                         CRBP XB Pipe Compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_xb_pipe_compare_0_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_compare_0_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_compare_0_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_compare_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_address
id|mmr_t
id|compare_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|compare_command
id|mmr_t
id|compare_command
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_compare_0_s
)brace
id|sh_pi_crbp_xb_pipe_compare_0_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_compare_0_u_t
)brace
id|sh_pi_crbp_xb_pipe_compare_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_xb_pipe_compare_0_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_compare_0_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_compare_0_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_compare_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|compare_command
id|mmr_t
id|compare_command
suffix:colon
l_int|8
suffix:semicolon
DECL|member|compare_address
id|mmr_t
id|compare_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_compare_0_s
)brace
id|sh_pi_crbp_xb_pipe_compare_0_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_compare_0_u_t
)brace
id|sh_pi_crbp_xb_pipe_compare_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_CRBP_XB_PIPE_COMPARE_1&quot;                */
multiline_comment|/*                         CRBP XB Pipe Compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_xb_pipe_compare_1_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_compare_1_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_compare_1_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_compare_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_source
id|mmr_t
id|compare_source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_supplemental
id|mmr_t
id|compare_supplemental
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_echo
id|mmr_t
id|compare_echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|23
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_compare_1_s
)brace
id|sh_pi_crbp_xb_pipe_compare_1_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_compare_1_u_t
)brace
id|sh_pi_crbp_xb_pipe_compare_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_xb_pipe_compare_1_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_compare_1_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_compare_1_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_compare_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|23
suffix:semicolon
DECL|member|compare_echo
id|mmr_t
id|compare_echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_supplemental
id|mmr_t
id|compare_supplemental
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_source
id|mmr_t
id|compare_source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_compare_1_s
)brace
id|sh_pi_crbp_xb_pipe_compare_1_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_compare_1_u_t
)brace
id|sh_pi_crbp_xb_pipe_compare_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CRBP_XB_PIPE_MASK_0&quot;                 */
multiline_comment|/*                     CRBP Compare Mask Register 1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_xb_pipe_mask_0_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_mask_0_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_mask_0_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_mask_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_address_mask
id|mmr_t
id|compare_address_mask
suffix:colon
l_int|47
suffix:semicolon
DECL|member|compare_command_mask
id|mmr_t
id|compare_command_mask
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_mask_0_s
)brace
id|sh_pi_crbp_xb_pipe_mask_0_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_mask_0_u_t
)brace
id|sh_pi_crbp_xb_pipe_mask_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_xb_pipe_mask_0_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_mask_0_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_mask_0_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_mask_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|compare_command_mask
id|mmr_t
id|compare_command_mask
suffix:colon
l_int|8
suffix:semicolon
DECL|member|compare_address_mask
id|mmr_t
id|compare_address_mask
suffix:colon
l_int|47
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_mask_0_s
)brace
id|sh_pi_crbp_xb_pipe_mask_0_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_mask_0_u_t
)brace
id|sh_pi_crbp_xb_pipe_mask_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CRBP_XB_PIPE_MASK_1&quot;                 */
multiline_comment|/*                 CRBP XB Pipe Compare Mask Register 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_xb_pipe_mask_1_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_mask_1_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_mask_1_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_source_mask
id|mmr_t
id|compare_source_mask
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_supplemental_mask
id|mmr_t
id|compare_supplemental_mask
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_echo_mask
id|mmr_t
id|compare_echo_mask
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|23
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_mask_1_s
)brace
id|sh_pi_crbp_xb_pipe_mask_1_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_mask_1_u_t
)brace
id|sh_pi_crbp_xb_pipe_mask_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_xb_pipe_mask_1_u
r_typedef
r_union
id|sh_pi_crbp_xb_pipe_mask_1_u
(brace
DECL|member|sh_pi_crbp_xb_pipe_mask_1_regval
id|mmr_t
id|sh_pi_crbp_xb_pipe_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|23
suffix:semicolon
DECL|member|compare_echo_mask
id|mmr_t
id|compare_echo_mask
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_supplemental_mask
id|mmr_t
id|compare_supplemental_mask
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|compare_source_mask
id|mmr_t
id|compare_source_mask
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_pi_crbp_xb_pipe_mask_1_s
)brace
id|sh_pi_crbp_xb_pipe_mask_1_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_xb_pipe_mask_1_u_t
)brace
id|sh_pi_crbp_xb_pipe_mask_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_DPC_QUEUE_CONFIG&quot;                   */
multiline_comment|/*                       DPC Queue Configuration                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_dpc_queue_config_u
r_typedef
r_union
id|sh_pi_dpc_queue_config_u
(brace
DECL|member|sh_pi_dpc_queue_config_regval
id|mmr_t
id|sh_pi_dpc_queue_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|dwcq_ae_level
id|mmr_t
id|dwcq_ae_level
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dwcq_af_thresh
id|mmr_t
id|dwcq_af_thresh
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|fwcq_ae_level
id|mmr_t
id|fwcq_ae_level
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|fwcq_af_thresh
id|mmr_t
id|fwcq_af_thresh
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|35
suffix:semicolon
DECL|member|sh_pi_dpc_queue_config_s
)brace
id|sh_pi_dpc_queue_config_s
suffix:semicolon
DECL|typedef|sh_pi_dpc_queue_config_u_t
)brace
id|sh_pi_dpc_queue_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_dpc_queue_config_u
r_typedef
r_union
id|sh_pi_dpc_queue_config_u
(brace
DECL|member|sh_pi_dpc_queue_config_regval
id|mmr_t
id|sh_pi_dpc_queue_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|35
suffix:semicolon
DECL|member|fwcq_af_thresh
id|mmr_t
id|fwcq_af_thresh
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|fwcq_ae_level
id|mmr_t
id|fwcq_ae_level
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dwcq_af_thresh
id|mmr_t
id|dwcq_af_thresh
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dwcq_ae_level
id|mmr_t
id|dwcq_ae_level
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_pi_dpc_queue_config_s
)brace
id|sh_pi_dpc_queue_config_s
suffix:semicolon
DECL|typedef|sh_pi_dpc_queue_config_u_t
)brace
id|sh_pi_dpc_queue_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_ERROR_MASK&quot;                      */
multiline_comment|/*                            PI Error Mask                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_error_mask_u
r_typedef
r_union
id|sh_pi_error_mask_u
(brace
DECL|member|sh_pi_error_mask_regval
id|mmr_t
id|sh_pi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_error_mask_s
)brace
id|sh_pi_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_error_mask_u_t
)brace
id|sh_pi_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_error_mask_u
r_typedef
r_union
id|sh_pi_error_mask_u
(brace
DECL|member|sh_pi_error_mask_regval
id|mmr_t
id|sh_pi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_error_mask_s
)brace
id|sh_pi_error_mask_s
suffix:semicolon
DECL|typedef|sh_pi_error_mask_u_t
)brace
id|sh_pi_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_EXPRESS_REPLY_CONFIG&quot;                 */
multiline_comment|/*                    PI Express Reply Configuration                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_express_reply_config_u
r_typedef
r_union
id|sh_pi_express_reply_config_u
(brace
DECL|member|sh_pi_express_reply_config_regval
id|mmr_t
id|sh_pi_express_reply_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_pi_express_reply_config_s
)brace
id|sh_pi_express_reply_config_s
suffix:semicolon
DECL|typedef|sh_pi_express_reply_config_u_t
)brace
id|sh_pi_express_reply_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_express_reply_config_u
r_typedef
r_union
id|sh_pi_express_reply_config_u
(brace
DECL|member|sh_pi_express_reply_config_regval
id|mmr_t
id|sh_pi_express_reply_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_express_reply_config_s
)brace
id|sh_pi_express_reply_config_s
suffix:semicolon
DECL|typedef|sh_pi_express_reply_config_u_t
)brace
id|sh_pi_express_reply_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_FSB_COMPARE_VALUE&quot;                  */
multiline_comment|/*                          FSB Compare Value                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_fsb_compare_value_u
r_typedef
r_union
id|sh_pi_fsb_compare_value_u
(brace
DECL|member|sh_pi_fsb_compare_value_regval
id|mmr_t
id|sh_pi_fsb_compare_value_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_value
id|mmr_t
id|compare_value
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_fsb_compare_value_s
)brace
id|sh_pi_fsb_compare_value_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_compare_value_u_t
)brace
id|sh_pi_fsb_compare_value_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_fsb_compare_value_u
r_typedef
r_union
id|sh_pi_fsb_compare_value_u
(brace
DECL|member|sh_pi_fsb_compare_value_regval
id|mmr_t
id|sh_pi_fsb_compare_value_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_value
id|mmr_t
id|compare_value
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_fsb_compare_value_s
)brace
id|sh_pi_fsb_compare_value_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_compare_value_u_t
)brace
id|sh_pi_fsb_compare_value_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_FSB_COMPARE_MASK&quot;                   */
multiline_comment|/*                           FSB Compare Mask                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_fsb_compare_mask_u
r_typedef
r_union
id|sh_pi_fsb_compare_mask_u
(brace
DECL|member|sh_pi_fsb_compare_mask_regval
id|mmr_t
id|sh_pi_fsb_compare_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_value
id|mmr_t
id|mask_value
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_fsb_compare_mask_s
)brace
id|sh_pi_fsb_compare_mask_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_compare_mask_u_t
)brace
id|sh_pi_fsb_compare_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_fsb_compare_mask_u
r_typedef
r_union
id|sh_pi_fsb_compare_mask_u
(brace
DECL|member|sh_pi_fsb_compare_mask_regval
id|mmr_t
id|sh_pi_fsb_compare_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_value
id|mmr_t
id|mask_value
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_fsb_compare_mask_s
)brace
id|sh_pi_fsb_compare_mask_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_compare_mask_u_t
)brace
id|sh_pi_fsb_compare_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_FSB_ERROR_INJECTION&quot;                 */
multiline_comment|/*                     Inject an Error onto the FSB                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_fsb_error_injection_u
r_typedef
r_union
id|sh_pi_fsb_error_injection_u
(brace
DECL|member|sh_pi_fsb_error_injection_regval
id|mmr_t
id|sh_pi_fsb_error_injection_regval
suffix:semicolon
r_struct
(brace
DECL|member|rp_pe_to_fsb
id|mmr_t
id|rp_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap0_pe_to_fsb
id|mmr_t
id|ap0_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap1_pe_to_fsb
id|mmr_t
id|ap1_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_pe_to_fsb
id|mmr_t
id|rsp_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_ce_to_fsb
id|mmr_t
id|dw0_ce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_uce_to_fsb
id|mmr_t
id|dw0_uce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_ce_to_fsb
id|mmr_t
id|dw1_ce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_uce_to_fsb
id|mmr_t
id|dw1_uce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ip0_pe_to_fsb
id|mmr_t
id|ip0_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ip1_pe_to_fsb
id|mmr_t
id|ip1_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|rp_pe_from_fsb
id|mmr_t
id|rp_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap0_pe_from_fsb
id|mmr_t
id|ap0_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap1_pe_from_fsb
id|mmr_t
id|ap1_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_pe_from_fsb
id|mmr_t
id|rsp_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_ce_from_fsb
id|mmr_t
id|dw0_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_uce_from_fsb
id|mmr_t
id|dw0_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_ce_from_fsb
id|mmr_t
id|dw1_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_uce_from_fsb
id|mmr_t
id|dw1_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw2_ce_from_fsb
id|mmr_t
id|dw2_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw2_uce_from_fsb
id|mmr_t
id|dw2_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw3_ce_from_fsb
id|mmr_t
id|dw3_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw3_uce_from_fsb
id|mmr_t
id|dw3_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bus_hang
id|mmr_t
id|bus_hang
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_fsb_error_injection_s
)brace
id|sh_pi_fsb_error_injection_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_error_injection_u_t
)brace
id|sh_pi_fsb_error_injection_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_fsb_error_injection_u
r_typedef
r_union
id|sh_pi_fsb_error_injection_u
(brace
DECL|member|sh_pi_fsb_error_injection_regval
id|mmr_t
id|sh_pi_fsb_error_injection_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|29
suffix:semicolon
DECL|member|bus_hang
id|mmr_t
id|bus_hang
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dw3_uce_from_fsb
id|mmr_t
id|dw3_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw3_ce_from_fsb
id|mmr_t
id|dw3_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw2_uce_from_fsb
id|mmr_t
id|dw2_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw2_ce_from_fsb
id|mmr_t
id|dw2_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_uce_from_fsb
id|mmr_t
id|dw1_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_ce_from_fsb
id|mmr_t
id|dw1_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_uce_from_fsb
id|mmr_t
id|dw0_uce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_ce_from_fsb
id|mmr_t
id|dw0_ce_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_pe_from_fsb
id|mmr_t
id|rsp_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap1_pe_from_fsb
id|mmr_t
id|ap1_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap0_pe_from_fsb
id|mmr_t
id|ap0_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_pe_from_fsb
id|mmr_t
id|rp_pe_from_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|ip1_pe_to_fsb
id|mmr_t
id|ip1_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ip0_pe_to_fsb
id|mmr_t
id|ip0_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_uce_to_fsb
id|mmr_t
id|dw1_uce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw1_ce_to_fsb
id|mmr_t
id|dw1_ce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_uce_to_fsb
id|mmr_t
id|dw0_uce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dw0_ce_to_fsb
id|mmr_t
id|dw0_ce_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_pe_to_fsb
id|mmr_t
id|rsp_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap1_pe_to_fsb
id|mmr_t
id|ap1_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ap0_pe_to_fsb
id|mmr_t
id|ap0_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rp_pe_to_fsb
id|mmr_t
id|rp_pe_to_fsb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_fsb_error_injection_s
)brace
id|sh_pi_fsb_error_injection_s
suffix:semicolon
DECL|typedef|sh_pi_fsb_error_injection_u_t
)brace
id|sh_pi_fsb_error_injection_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_MD2PI_REPLY_VC_CONFIG&quot;                */
multiline_comment|/*             MD-to-PI Reply Virtual Channel Configuration             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md2pi_reply_vc_config_u
r_typedef
r_union
id|sh_pi_md2pi_reply_vc_config_u
(brace
DECL|member|sh_pi_md2pi_reply_vc_config_regval
id|mmr_t
id|sh_pi_md2pi_reply_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_md2pi_reply_vc_config_s
)brace
id|sh_pi_md2pi_reply_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_reply_vc_config_u_t
)brace
id|sh_pi_md2pi_reply_vc_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md2pi_reply_vc_config_u
r_typedef
r_union
id|sh_pi_md2pi_reply_vc_config_u
(brace
DECL|member|sh_pi_md2pi_reply_vc_config_regval
id|mmr_t
id|sh_pi_md2pi_reply_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_md2pi_reply_vc_config_s
)brace
id|sh_pi_md2pi_reply_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_reply_vc_config_u_t
)brace
id|sh_pi_md2pi_reply_vc_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_MD2PI_REQUEST_VC_CONFIG&quot;               */
multiline_comment|/*            MD-to-PI Request Virtual Channel Configuration            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md2pi_request_vc_config_u
r_typedef
r_union
id|sh_pi_md2pi_request_vc_config_u
(brace
DECL|member|sh_pi_md2pi_request_vc_config_regval
id|mmr_t
id|sh_pi_md2pi_request_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_md2pi_request_vc_config_s
)brace
id|sh_pi_md2pi_request_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_request_vc_config_u_t
)brace
id|sh_pi_md2pi_request_vc_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md2pi_request_vc_config_u
r_typedef
r_union
id|sh_pi_md2pi_request_vc_config_u
(brace
DECL|member|sh_pi_md2pi_request_vc_config_regval
id|mmr_t
id|sh_pi_md2pi_request_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_md2pi_request_vc_config_s
)brace
id|sh_pi_md2pi_request_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_request_vc_config_u_t
)brace
id|sh_pi_md2pi_request_vc_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_QUEUE_ERROR_INJECTION&quot;                */
multiline_comment|/*                       PI Queue Error Injection                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_queue_error_injection_u
r_typedef
r_union
id|sh_pi_queue_error_injection_u
(brace
DECL|member|sh_pi_queue_error_injection_regval
id|mmr_t
id|sh_pi_queue_error_injection_regval
suffix:semicolon
r_struct
(brace
DECL|member|dat_dfr_q
id|mmr_t
id|dat_dfr_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dxb_wtl_cmnd_q
id|mmr_t
id|dxb_wtl_cmnd_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_wtl_cmnd_q
id|mmr_t
id|fsb_wtl_cmnd_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mdpi_rpy_bfr
id|mmr_t
id|mdpi_rpy_bfr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_intr
id|mmr_t
id|ptc_intr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rxl_kill_q
id|mmr_t
id|rxl_kill_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rxl_rdy_q
id|mmr_t
id|rxl_rdy_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_rpy_bfr
id|mmr_t
id|xnpi_rpy_bfr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_pi_queue_error_injection_s
)brace
id|sh_pi_queue_error_injection_s
suffix:semicolon
DECL|typedef|sh_pi_queue_error_injection_u_t
)brace
id|sh_pi_queue_error_injection_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_queue_error_injection_u
r_typedef
r_union
id|sh_pi_queue_error_injection_u
(brace
DECL|member|sh_pi_queue_error_injection_regval
id|mmr_t
id|sh_pi_queue_error_injection_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|xnpi_rpy_bfr
id|mmr_t
id|xnpi_rpy_bfr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rxl_rdy_q
id|mmr_t
id|rxl_rdy_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rxl_kill_q
id|mmr_t
id|rxl_kill_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ptc_intr
id|mmr_t
id|ptc_intr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mdpi_rpy_bfr
id|mmr_t
id|mdpi_rpy_bfr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_wtl_cmnd_q
id|mmr_t
id|fsb_wtl_cmnd_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dxb_wtl_cmnd_q
id|mmr_t
id|dxb_wtl_cmnd_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dat_dfr_q
id|mmr_t
id|dat_dfr_q
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_queue_error_injection_s
)brace
id|sh_pi_queue_error_injection_s
suffix:semicolon
DECL|typedef|sh_pi_queue_error_injection_u_t
)brace
id|sh_pi_queue_error_injection_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_TEST_POINT_COMPARE&quot;                  */
multiline_comment|/*                        PI Test Point Compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_test_point_compare_u
r_typedef
r_union
id|sh_pi_test_point_compare_u
(brace
DECL|member|sh_pi_test_point_compare_regval
id|mmr_t
id|sh_pi_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_test_point_compare_s
)brace
id|sh_pi_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_compare_u_t
)brace
id|sh_pi_test_point_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_test_point_compare_u
r_typedef
r_union
id|sh_pi_test_point_compare_u
(brace
DECL|member|sh_pi_test_point_compare_regval
id|mmr_t
id|sh_pi_test_point_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_mask
id|mmr_t
id|compare_mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_test_point_compare_s
)brace
id|sh_pi_test_point_compare_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_compare_u_t
)brace
id|sh_pi_test_point_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_TEST_POINT_SELECT&quot;                  */
multiline_comment|/*                         PI Test Point Select                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_test_point_select_u
r_typedef
r_union
id|sh_pi_test_point_select_u
(brace
DECL|member|sh_pi_test_point_select_regval
id|mmr_t
id|sh_pi_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_test_point_select_s
)brace
id|sh_pi_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_select_u_t
)brace
id|sh_pi_test_point_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_test_point_select_u
r_typedef
r_union
id|sh_pi_test_point_select_u
(brace
DECL|member|sh_pi_test_point_select_regval
id|mmr_t
id|sh_pi_test_point_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_test_point_select_s
)brace
id|sh_pi_test_point_select_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_select_u_t
)brace
id|sh_pi_test_point_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_PI_TEST_POINT_TRIGGER_SELECT&quot;              */
multiline_comment|/*                     PI Test Point Trigger Select                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_test_point_trigger_select_u
(brace
DECL|member|sh_pi_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_test_point_trigger_select_s
)brace
id|sh_pi_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_trigger_select_u_t
)brace
id|sh_pi_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_test_point_trigger_select_u
r_typedef
r_union
id|sh_pi_test_point_trigger_select_u
(brace
DECL|member|sh_pi_test_point_trigger_select_regval
id|mmr_t
id|sh_pi_test_point_trigger_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_chiplet_sel
id|mmr_t
id|trigger7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_chiplet_sel
id|mmr_t
id|trigger6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_chiplet_sel
id|mmr_t
id|trigger5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_chiplet_sel
id|mmr_t
id|trigger4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_chiplet_sel
id|mmr_t
id|trigger3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_chiplet_sel
id|mmr_t
id|trigger2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_chiplet_sel
id|mmr_t
id|trigger1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_chiplet_sel
id|mmr_t
id|trigger0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_test_point_trigger_select_s
)brace
id|sh_pi_test_point_trigger_select_s
suffix:semicolon
DECL|typedef|sh_pi_test_point_trigger_select_u_t
)brace
id|sh_pi_test_point_trigger_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_XN2PI_REPLY_VC_CONFIG&quot;                */
multiline_comment|/*             XN-to-PI Reply Virtual Channel Configuration             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_xn2pi_reply_vc_config_u
r_typedef
r_union
id|sh_pi_xn2pi_reply_vc_config_u
(brace
DECL|member|sh_pi_xn2pi_reply_vc_config_regval
id|mmr_t
id|sh_pi_xn2pi_reply_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_xn2pi_reply_vc_config_s
)brace
id|sh_pi_xn2pi_reply_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_reply_vc_config_u_t
)brace
id|sh_pi_xn2pi_reply_vc_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_xn2pi_reply_vc_config_u
r_typedef
r_union
id|sh_pi_xn2pi_reply_vc_config_u
(brace
DECL|member|sh_pi_xn2pi_reply_vc_config_regval
id|mmr_t
id|sh_pi_xn2pi_reply_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_xn2pi_reply_vc_config_s
)brace
id|sh_pi_xn2pi_reply_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_reply_vc_config_u_t
)brace
id|sh_pi_xn2pi_reply_vc_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_XN2PI_REQUEST_VC_CONFIG&quot;               */
multiline_comment|/*            XN-to-PI Request Virtual Channel Configuration            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_xn2pi_request_vc_config_u
r_typedef
r_union
id|sh_pi_xn2pi_request_vc_config_u
(brace
DECL|member|sh_pi_xn2pi_request_vc_config_regval
id|mmr_t
id|sh_pi_xn2pi_request_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_xn2pi_request_vc_config_s
)brace
id|sh_pi_xn2pi_request_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_request_vc_config_u_t
)brace
id|sh_pi_xn2pi_request_vc_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_xn2pi_request_vc_config_u
r_typedef
r_union
id|sh_pi_xn2pi_request_vc_config_u
(brace
DECL|member|sh_pi_xn2pi_request_vc_config_regval
id|mmr_t
id|sh_pi_xn2pi_request_vc_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|capture_credit_status
id|mmr_t
id|capture_credit_status
suffix:colon
l_int|1
suffix:semicolon
DECL|member|force_credit
id|mmr_t
id|force_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|max_credits
id|mmr_t
id|max_credits
suffix:colon
l_int|6
suffix:semicolon
DECL|member|data_depth
id|mmr_t
id|data_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|hdr_depth
id|mmr_t
id|hdr_depth
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_xn2pi_request_vc_config_s
)brace
id|sh_pi_xn2pi_request_vc_config_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_request_vc_config_u_t
)brace
id|sh_pi_xn2pi_request_vc_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_AEC_STATUS&quot;                      */
multiline_comment|/*                 PI Adaptive Error Correction Status                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_aec_status_u
r_typedef
r_union
id|sh_pi_aec_status_u
(brace
DECL|member|sh_pi_aec_status_regval
id|mmr_t
id|sh_pi_aec_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_pi_aec_status_s
)brace
id|sh_pi_aec_status_s
suffix:semicolon
DECL|typedef|sh_pi_aec_status_u_t
)brace
id|sh_pi_aec_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_aec_status_u
r_typedef
r_union
id|sh_pi_aec_status_u
(brace
DECL|member|sh_pi_aec_status_regval
id|mmr_t
id|sh_pi_aec_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_aec_status_s
)brace
id|sh_pi_aec_status_s
suffix:semicolon
DECL|typedef|sh_pi_aec_status_u_t
)brace
id|sh_pi_aec_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_AFI_FIRST_ERROR&quot;                   */
multiline_comment|/*                          PI AFI First Error                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_afi_first_error_u
r_typedef
r_union
id|sh_pi_afi_first_error_u
(brace
DECL|member|sh_pi_afi_first_error_regval
id|mmr_t
id|sh_pi_afi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|12
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_len
id|mmr_t
id|msg_len
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_afi_first_error_s
)brace
id|sh_pi_afi_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_afi_first_error_u_t
)brace
id|sh_pi_afi_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_afi_first_error_u
r_typedef
r_union
id|sh_pi_afi_first_error_u
(brace
DECL|member|sh_pi_afi_first_error_regval
id|mmr_t
id|sh_pi_afi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_len
id|mmr_t
id|msg_len
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|12
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_pi_afi_first_error_s
)brace
id|sh_pi_afi_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_afi_first_error_u_t
)brace
id|sh_pi_afi_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_CAM_ADDRESS_READ_DATA&quot;                */
multiline_comment|/*                    CRB CAM MMR Address Read Data                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_cam_address_read_data_u
r_typedef
r_union
id|sh_pi_cam_address_read_data_u
(brace
DECL|member|sh_pi_cam_address_read_data_regval
id|mmr_t
id|sh_pi_cam_address_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_addr
id|mmr_t
id|cam_addr
suffix:colon
l_int|48
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|15
suffix:semicolon
DECL|member|cam_addr_val
id|mmr_t
id|cam_addr_val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_cam_address_read_data_s
)brace
id|sh_pi_cam_address_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_address_read_data_u_t
)brace
id|sh_pi_cam_address_read_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_cam_address_read_data_u
r_typedef
r_union
id|sh_pi_cam_address_read_data_u
(brace
DECL|member|sh_pi_cam_address_read_data_regval
id|mmr_t
id|sh_pi_cam_address_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_addr_val
id|mmr_t
id|cam_addr_val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|15
suffix:semicolon
DECL|member|cam_addr
id|mmr_t
id|cam_addr
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pi_cam_address_read_data_s
)brace
id|sh_pi_cam_address_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_address_read_data_u_t
)brace
id|sh_pi_cam_address_read_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CAM_LPRA_READ_DATA&quot;                  */
multiline_comment|/*                      CRB CAM MMR LPRA Read Data                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_cam_lpra_read_data_u
r_typedef
r_union
id|sh_pi_cam_lpra_read_data_u
(brace
DECL|member|sh_pi_cam_lpra_read_data_regval
id|mmr_t
id|sh_pi_cam_lpra_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_lpra
id|mmr_t
id|cam_lpra
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_cam_lpra_read_data_s
)brace
id|sh_pi_cam_lpra_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_lpra_read_data_u_t
)brace
id|sh_pi_cam_lpra_read_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_cam_lpra_read_data_u
r_typedef
r_union
id|sh_pi_cam_lpra_read_data_u
(brace
DECL|member|sh_pi_cam_lpra_read_data_regval
id|mmr_t
id|sh_pi_cam_lpra_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_lpra
id|mmr_t
id|cam_lpra
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_cam_lpra_read_data_s
)brace
id|sh_pi_cam_lpra_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_lpra_read_data_u_t
)brace
id|sh_pi_cam_lpra_read_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CAM_STATE_READ_DATA&quot;                 */
multiline_comment|/*                     CRB CAM MMR State Read Data                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_cam_state_read_data_u
r_typedef
r_union
id|sh_pi_cam_state_read_data_u
(brace
DECL|member|sh_pi_cam_state_read_data_regval
id|mmr_t
id|sh_pi_cam_state_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_state
id|mmr_t
id|cam_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|cam_to
id|mmr_t
id|cam_to
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_state_rd_pend
id|mmr_t
id|cam_state_rd_pend
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cam_lpra
id|mmr_t
id|cam_lpra
suffix:colon
l_int|18
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|13
suffix:semicolon
DECL|member|cam_rd_data_val
id|mmr_t
id|cam_rd_data_val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_cam_state_read_data_s
)brace
id|sh_pi_cam_state_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_state_read_data_u_t
)brace
id|sh_pi_cam_state_read_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_cam_state_read_data_u
r_typedef
r_union
id|sh_pi_cam_state_read_data_u
(brace
DECL|member|sh_pi_cam_state_read_data_regval
id|mmr_t
id|sh_pi_cam_state_read_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|cam_rd_data_val
id|mmr_t
id|cam_rd_data_val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|13
suffix:semicolon
DECL|member|cam_lpra
id|mmr_t
id|cam_lpra
suffix:colon
l_int|18
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cam_state_rd_pend
id|mmr_t
id|cam_state_rd_pend
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_to
id|mmr_t
id|cam_to
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cam_state
id|mmr_t
id|cam_state
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_cam_state_read_data_s
)brace
id|sh_pi_cam_state_read_data_s
suffix:semicolon
DECL|typedef|sh_pi_cam_state_read_data_u_t
)brace
id|sh_pi_cam_state_read_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CORRECTED_DETAIL_1&quot;                  */
multiline_comment|/*                      PI Corrected Error Detail                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_corrected_detail_1_u
r_typedef
r_union
id|sh_pi_corrected_detail_1_u
(brace
DECL|member|sh_pi_corrected_detail_1_regval
id|mmr_t
id|sh_pi_corrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_pi_corrected_detail_1_s
)brace
id|sh_pi_corrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_1_u_t
)brace
id|sh_pi_corrected_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_corrected_detail_1_u
r_typedef
r_union
id|sh_pi_corrected_detail_1_u
(brace
DECL|member|sh_pi_corrected_detail_1_regval
id|mmr_t
id|sh_pi_corrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pi_corrected_detail_1_s
)brace
id|sh_pi_corrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_1_u_t
)brace
id|sh_pi_corrected_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CORRECTED_DETAIL_2&quot;                  */
multiline_comment|/*                     PI Corrected Error Detail 2                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_corrected_detail_2_u
r_typedef
r_union
id|sh_pi_corrected_detail_2_u
(brace
DECL|member|sh_pi_corrected_detail_2_regval
id|mmr_t
id|sh_pi_corrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_corrected_detail_2_s
)brace
id|sh_pi_corrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_2_u_t
)brace
id|sh_pi_corrected_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_corrected_detail_2_u
r_typedef
r_union
id|sh_pi_corrected_detail_2_u
(brace
DECL|member|sh_pi_corrected_detail_2_regval
id|mmr_t
id|sh_pi_corrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_corrected_detail_2_s
)brace
id|sh_pi_corrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_2_u_t
)brace
id|sh_pi_corrected_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CORRECTED_DETAIL_3&quot;                  */
multiline_comment|/*                     PI Corrected Error Detail 3                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_corrected_detail_3_u
r_typedef
r_union
id|sh_pi_corrected_detail_3_u
(brace
DECL|member|sh_pi_corrected_detail_3_regval
id|mmr_t
id|sh_pi_corrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_pi_corrected_detail_3_s
)brace
id|sh_pi_corrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_3_u_t
)brace
id|sh_pi_corrected_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_corrected_detail_3_u
r_typedef
r_union
id|sh_pi_corrected_detail_3_u
(brace
DECL|member|sh_pi_corrected_detail_3_regval
id|mmr_t
id|sh_pi_corrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pi_corrected_detail_3_s
)brace
id|sh_pi_corrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_3_u_t
)brace
id|sh_pi_corrected_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_PI_CORRECTED_DETAIL_4&quot;                  */
multiline_comment|/*                     PI Corrected Error Detail 4                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_corrected_detail_4_u
r_typedef
r_union
id|sh_pi_corrected_detail_4_u
(brace
DECL|member|sh_pi_corrected_detail_4_regval
id|mmr_t
id|sh_pi_corrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_corrected_detail_4_s
)brace
id|sh_pi_corrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_4_u_t
)brace
id|sh_pi_corrected_detail_4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_corrected_detail_4_u
r_typedef
r_union
id|sh_pi_corrected_detail_4_u
(brace
DECL|member|sh_pi_corrected_detail_4_regval
id|mmr_t
id|sh_pi_corrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_corrected_detail_4_s
)brace
id|sh_pi_corrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_pi_corrected_detail_4_u_t
)brace
id|sh_pi_corrected_detail_4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_CRBP_FIRST_ERROR&quot;                   */
multiline_comment|/*                         PI CRBP First Error                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_crbp_first_error_u
r_typedef
r_union
id|sh_pi_crbp_first_error_u
(brace
DECL|member|sh_pi_crbp_first_error_regval
id|mmr_t
id|sh_pi_crbp_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|sh_pi_crbp_first_error_s
)brace
id|sh_pi_crbp_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_first_error_u_t
)brace
id|sh_pi_crbp_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_crbp_first_error_u
r_typedef
r_union
id|sh_pi_crbp_first_error_u
(brace
DECL|member|sh_pi_crbp_first_error_regval
id|mmr_t
id|sh_pi_crbp_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|43
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_crbp_first_error_s
)brace
id|sh_pi_crbp_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_crbp_first_error_u_t
)brace
id|sh_pi_crbp_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_ERROR_DETAIL_1&quot;                    */
multiline_comment|/*                          PI Error Detail 1                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_error_detail_1_u
r_typedef
r_union
id|sh_pi_error_detail_1_u
(brace
DECL|member|sh_pi_error_detail_1_regval
id|mmr_t
id|sh_pi_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_error_detail_1_s
)brace
id|sh_pi_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_error_detail_1_u_t
)brace
id|sh_pi_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_error_detail_1_u
r_typedef
r_union
id|sh_pi_error_detail_1_u
(brace
DECL|member|sh_pi_error_detail_1_regval
id|mmr_t
id|sh_pi_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_error_detail_1_s
)brace
id|sh_pi_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_error_detail_1_u_t
)brace
id|sh_pi_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_ERROR_DETAIL_2&quot;                    */
multiline_comment|/*                          PI Error Detail 2                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_error_detail_2_u
r_typedef
r_union
id|sh_pi_error_detail_2_u
(brace
DECL|member|sh_pi_error_detail_2_regval
id|mmr_t
id|sh_pi_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_error_detail_2_s
)brace
id|sh_pi_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_error_detail_2_u_t
)brace
id|sh_pi_error_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_error_detail_2_u
r_typedef
r_union
id|sh_pi_error_detail_2_u
(brace
DECL|member|sh_pi_error_detail_2_regval
id|mmr_t
id|sh_pi_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|status
id|mmr_t
id|status
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_error_detail_2_s
)brace
id|sh_pi_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_error_detail_2_u_t
)brace
id|sh_pi_error_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_ERROR_OVERFLOW&quot;                    */
multiline_comment|/*                          PI Error Overflow                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_error_overflow_u
r_typedef
r_union
id|sh_pi_error_overflow_u
(brace
DECL|member|sh_pi_error_overflow_regval
id|mmr_t
id|sh_pi_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_error_overflow_s
)brace
id|sh_pi_error_overflow_s
suffix:semicolon
DECL|typedef|sh_pi_error_overflow_u_t
)brace
id|sh_pi_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_error_overflow_u
r_typedef
r_union
id|sh_pi_error_overflow_u
(brace
DECL|member|sh_pi_error_overflow_regval
id|mmr_t
id|sh_pi_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_error_overflow_s
)brace
id|sh_pi_error_overflow_s
suffix:semicolon
DECL|typedef|sh_pi_error_overflow_u_t
)brace
id|sh_pi_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PI_ERROR_SUMMARY&quot;                    */
multiline_comment|/*                           PI Error Summary                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_error_summary_u
r_typedef
r_union
id|sh_pi_error_summary_u
(brace
DECL|member|sh_pi_error_summary_regval
id|mmr_t
id|sh_pi_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_error_summary_s
)brace
id|sh_pi_error_summary_s
suffix:semicolon
DECL|typedef|sh_pi_error_summary_u_t
)brace
id|sh_pi_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_error_summary_u
r_typedef
r_union
id|sh_pi_error_summary_u
(brace
DECL|member|sh_pi_error_summary_regval
id|mmr_t
id|sh_pi_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_error_summary_s
)brace
id|sh_pi_error_summary_s
suffix:semicolon
DECL|typedef|sh_pi_error_summary_u_t
)brace
id|sh_pi_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_EXPRESS_REPLY_STATUS&quot;                 */
multiline_comment|/*                       PI Express Reply Status                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_express_reply_status_u
r_typedef
r_union
id|sh_pi_express_reply_status_u
(brace
DECL|member|sh_pi_express_reply_status_regval
id|mmr_t
id|sh_pi_express_reply_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|sh_pi_express_reply_status_s
)brace
id|sh_pi_express_reply_status_s
suffix:semicolon
DECL|typedef|sh_pi_express_reply_status_u_t
)brace
id|sh_pi_express_reply_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_express_reply_status_u
r_typedef
r_union
id|sh_pi_express_reply_status_u
(brace
DECL|member|sh_pi_express_reply_status_regval
id|mmr_t
id|sh_pi_express_reply_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|61
suffix:semicolon
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_pi_express_reply_status_s
)brace
id|sh_pi_express_reply_status_s
suffix:semicolon
DECL|typedef|sh_pi_express_reply_status_u_t
)brace
id|sh_pi_express_reply_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_FIRST_ERROR&quot;                     */
multiline_comment|/*                            PI First Error                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_first_error_u
r_typedef
r_union
id|sh_pi_first_error_u
(brace
DECL|member|sh_pi_first_error_regval
id|mmr_t
id|sh_pi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_pi_first_error_s
)brace
id|sh_pi_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_first_error_u_t
)brace
id|sh_pi_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_first_error_u
r_typedef
r_union
id|sh_pi_first_error_u
(brace
DECL|member|sh_pi_first_error_regval
id|mmr_t
id|sh_pi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|29
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_tbl_miss
id|mmr_t
id|fsb_tbl_miss
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bad_snoop
id|mmr_t
id|bad_snoop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|livelock
id|mmr_t
id|livelock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_ce
id|mmr_t
id|shub_fsb_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_uce
id|mmr_t
id|shub_fsb_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|shub_fsb_dqe
id|mmr_t
id|shub_fsb_dqe
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_parity
id|mmr_t
id|addr_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_parity
id|mmr_t
id|req_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|addr_access
id|mmr_t
id|addr_access
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_format
id|mmr_t
id|req_format
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ioq_overrun
id|mmr_t
id|ioq_overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsp_parity
id|mmr_t
id|rsp_parity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hung_bus
id|mmr_t
id|hung_bus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_crd_oflow
id|mmr_t
id|xn_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_crd_oflow
id|mmr_t
id|xn_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_crd_oflow
id|mmr_t
id|md_rp_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_crd_oflow
id|mmr_t
id|md_rq_crd_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_1
id|mmr_t
id|gfx_int_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_int_0
id|mmr_t
id|gfx_int_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nack_oflow
id|mmr_t
id|nack_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rp_q_oflow
id|mmr_t
id|xn_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rq_q_oflow
id|mmr_t
id|xn_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rp_q_oflow
id|mmr_t
id|md_rp_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_rq_q_oflow
id|mmr_t
id|md_rq_q_oflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|msg_color_err
id|mmr_t
id|msg_color_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_ce
id|mmr_t
id|fsb_shub_ce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_shub_uce
id|mmr_t
id|fsb_shub_uce
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_to_err
id|mmr_t
id|pio_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_to_err
id|mmr_t
id|mem_to_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pio_rp_err
id|mmr_t
id|pio_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_rp_err
id|mmr_t
id|mem_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xb_proto_err
id|mmr_t
id|xb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|gfx_rp_err
id|mmr_t
id|gfx_rp_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_proto_err
id|mmr_t
id|fsb_proto_err
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_first_error_s
)brace
id|sh_pi_first_error_s
suffix:semicolon
DECL|typedef|sh_pi_first_error_u_t
)brace
id|sh_pi_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_PI2MD_REPLY_VC_STATUS&quot;                */
multiline_comment|/*                PI-to-MD Reply Virtual Channel Status                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_pi2md_reply_vc_status_u
r_typedef
r_union
id|sh_pi_pi2md_reply_vc_status_u
(brace
DECL|member|sh_pi_pi2md_reply_vc_status_regval
id|mmr_t
id|sh_pi_pi2md_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_pi2md_reply_vc_status_s
)brace
id|sh_pi_pi2md_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2md_reply_vc_status_u_t
)brace
id|sh_pi_pi2md_reply_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_pi2md_reply_vc_status_u
r_typedef
r_union
id|sh_pi_pi2md_reply_vc_status_u
(brace
DECL|member|sh_pi_pi2md_reply_vc_status_regval
id|mmr_t
id|sh_pi_pi2md_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_pi2md_reply_vc_status_s
)brace
id|sh_pi_pi2md_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2md_reply_vc_status_u_t
)brace
id|sh_pi_pi2md_reply_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_PI2MD_REQUEST_VC_STATUS&quot;               */
multiline_comment|/*               PI-to-MD Request Virtual Channel Status                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_pi2md_request_vc_status_u
r_typedef
r_union
id|sh_pi_pi2md_request_vc_status_u
(brace
DECL|member|sh_pi_pi2md_request_vc_status_regval
id|mmr_t
id|sh_pi_pi2md_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_pi2md_request_vc_status_s
)brace
id|sh_pi_pi2md_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2md_request_vc_status_u_t
)brace
id|sh_pi_pi2md_request_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_pi2md_request_vc_status_u
r_typedef
r_union
id|sh_pi_pi2md_request_vc_status_u
(brace
DECL|member|sh_pi_pi2md_request_vc_status_regval
id|mmr_t
id|sh_pi_pi2md_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_pi2md_request_vc_status_s
)brace
id|sh_pi_pi2md_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2md_request_vc_status_u_t
)brace
id|sh_pi_pi2md_request_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_PI2XN_REPLY_VC_STATUS&quot;                */
multiline_comment|/*                PI-to-XN Reply Virtual Channel Status                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_pi2xn_reply_vc_status_u
r_typedef
r_union
id|sh_pi_pi2xn_reply_vc_status_u
(brace
DECL|member|sh_pi_pi2xn_reply_vc_status_regval
id|mmr_t
id|sh_pi_pi2xn_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_pi2xn_reply_vc_status_s
)brace
id|sh_pi_pi2xn_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2xn_reply_vc_status_u_t
)brace
id|sh_pi_pi2xn_reply_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_pi2xn_reply_vc_status_u
r_typedef
r_union
id|sh_pi_pi2xn_reply_vc_status_u
(brace
DECL|member|sh_pi_pi2xn_reply_vc_status_regval
id|mmr_t
id|sh_pi_pi2xn_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_pi2xn_reply_vc_status_s
)brace
id|sh_pi_pi2xn_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2xn_reply_vc_status_u_t
)brace
id|sh_pi_pi2xn_reply_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_PI2XN_REQUEST_VC_STATUS&quot;               */
multiline_comment|/*               PI-to-XN Request Virtual Channel Status                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_pi2xn_request_vc_status_u
r_typedef
r_union
id|sh_pi_pi2xn_request_vc_status_u
(brace
DECL|member|sh_pi_pi2xn_request_vc_status_regval
id|mmr_t
id|sh_pi_pi2xn_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_pi2xn_request_vc_status_s
)brace
id|sh_pi_pi2xn_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2xn_request_vc_status_u_t
)brace
id|sh_pi_pi2xn_request_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_pi2xn_request_vc_status_u
r_typedef
r_union
id|sh_pi_pi2xn_request_vc_status_u
(brace
DECL|member|sh_pi_pi2xn_request_vc_status_regval
id|mmr_t
id|sh_pi_pi2xn_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|output_crd_stat
id|mmr_t
id|output_crd_stat
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_pi2xn_request_vc_status_s
)brace
id|sh_pi_pi2xn_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_pi2xn_request_vc_status_u_t
)brace
id|sh_pi_pi2xn_request_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_UNCORRECTED_DETAIL_1&quot;                 */
multiline_comment|/*                    PI Uncorrected Error Detail 1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_uncorrected_detail_1_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_1_u
(brace
DECL|member|sh_pi_uncorrected_detail_1_regval
id|mmr_t
id|sh_pi_uncorrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_1_s
)brace
id|sh_pi_uncorrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_1_u_t
)brace
id|sh_pi_uncorrected_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_uncorrected_detail_1_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_1_u
(brace
DECL|member|sh_pi_uncorrected_detail_1_regval
id|mmr_t
id|sh_pi_uncorrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_1_s
)brace
id|sh_pi_uncorrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_1_u_t
)brace
id|sh_pi_uncorrected_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_UNCORRECTED_DETAIL_2&quot;                 */
multiline_comment|/*                    PI Uncorrected Error Detail 2                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_uncorrected_detail_2_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_2_u
(brace
DECL|member|sh_pi_uncorrected_detail_2_regval
id|mmr_t
id|sh_pi_uncorrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_2_s
)brace
id|sh_pi_uncorrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_2_u_t
)brace
id|sh_pi_uncorrected_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_uncorrected_detail_2_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_2_u
(brace
DECL|member|sh_pi_uncorrected_detail_2_regval
id|mmr_t
id|sh_pi_uncorrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_2_s
)brace
id|sh_pi_uncorrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_2_u_t
)brace
id|sh_pi_uncorrected_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_UNCORRECTED_DETAIL_3&quot;                 */
multiline_comment|/*                    PI Uncorrected Error Detail 3                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_uncorrected_detail_3_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_3_u
(brace
DECL|member|sh_pi_uncorrected_detail_3_regval
id|mmr_t
id|sh_pi_uncorrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_3_s
)brace
id|sh_pi_uncorrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_3_u_t
)brace
id|sh_pi_uncorrected_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_uncorrected_detail_3_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_3_u
(brace
DECL|member|sh_pi_uncorrected_detail_3_regval
id|mmr_t
id|sh_pi_uncorrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|dep
id|mmr_t
id|dep
suffix:colon
l_int|8
suffix:semicolon
DECL|member|syndrome
id|mmr_t
id|syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_3_s
)brace
id|sh_pi_uncorrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_3_u_t
)brace
id|sh_pi_uncorrected_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_UNCORRECTED_DETAIL_4&quot;                 */
multiline_comment|/*                    PI Uncorrected Error Detail 4                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_uncorrected_detail_4_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_4_u
(brace
DECL|member|sh_pi_uncorrected_detail_4_regval
id|mmr_t
id|sh_pi_uncorrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_4_s
)brace
id|sh_pi_uncorrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_4_u_t
)brace
id|sh_pi_uncorrected_detail_4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_uncorrected_detail_4_u
r_typedef
r_union
id|sh_pi_uncorrected_detail_4_u
(brace
DECL|member|sh_pi_uncorrected_detail_4_regval
id|mmr_t
id|sh_pi_uncorrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_pi_uncorrected_detail_4_s
)brace
id|sh_pi_uncorrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_pi_uncorrected_detail_4_u_t
)brace
id|sh_pi_uncorrected_detail_4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_MD2PI_REPLY_VC_STATUS&quot;                */
multiline_comment|/*                MD-to-PI Reply Virtual Channel Status                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md2pi_reply_vc_status_u
r_typedef
r_union
id|sh_pi_md2pi_reply_vc_status_u
(brace
DECL|member|sh_pi_md2pi_reply_vc_status_regval
id|mmr_t
id|sh_pi_md2pi_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_pi_md2pi_reply_vc_status_s
)brace
id|sh_pi_md2pi_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_reply_vc_status_u_t
)brace
id|sh_pi_md2pi_reply_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md2pi_reply_vc_status_u
r_typedef
r_union
id|sh_pi_md2pi_reply_vc_status_u
(brace
DECL|member|sh_pi_md2pi_reply_vc_status_regval
id|mmr_t
id|sh_pi_md2pi_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_md2pi_reply_vc_status_s
)brace
id|sh_pi_md2pi_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_reply_vc_status_u_t
)brace
id|sh_pi_md2pi_reply_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_MD2PI_REQUEST_VC_STATUS&quot;               */
multiline_comment|/*               MD-to-PI Request Virtual Channel Status                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md2pi_request_vc_status_u
r_typedef
r_union
id|sh_pi_md2pi_request_vc_status_u
(brace
DECL|member|sh_pi_md2pi_request_vc_status_regval
id|mmr_t
id|sh_pi_md2pi_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_pi_md2pi_request_vc_status_s
)brace
id|sh_pi_md2pi_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_request_vc_status_u_t
)brace
id|sh_pi_md2pi_request_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md2pi_request_vc_status_u
r_typedef
r_union
id|sh_pi_md2pi_request_vc_status_u
(brace
DECL|member|sh_pi_md2pi_request_vc_status_regval
id|mmr_t
id|sh_pi_md2pi_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_md2pi_request_vc_status_s
)brace
id|sh_pi_md2pi_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_md2pi_request_vc_status_u_t
)brace
id|sh_pi_md2pi_request_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_PI_XN2PI_REPLY_VC_STATUS&quot;                */
multiline_comment|/*                XN-to-PI Reply Virtual Channel Status                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_xn2pi_reply_vc_status_u
r_typedef
r_union
id|sh_pi_xn2pi_reply_vc_status_u
(brace
DECL|member|sh_pi_xn2pi_reply_vc_status_regval
id|mmr_t
id|sh_pi_xn2pi_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_pi_xn2pi_reply_vc_status_s
)brace
id|sh_pi_xn2pi_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_reply_vc_status_u_t
)brace
id|sh_pi_xn2pi_reply_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_xn2pi_reply_vc_status_u
r_typedef
r_union
id|sh_pi_xn2pi_reply_vc_status_u
(brace
DECL|member|sh_pi_xn2pi_reply_vc_status_regval
id|mmr_t
id|sh_pi_xn2pi_reply_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_xn2pi_reply_vc_status_s
)brace
id|sh_pi_xn2pi_reply_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_reply_vc_status_u_t
)brace
id|sh_pi_xn2pi_reply_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PI_XN2PI_REQUEST_VC_STATUS&quot;               */
multiline_comment|/*               XN-to-PI Request Virtual Channel Status                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_xn2pi_request_vc_status_u
r_typedef
r_union
id|sh_pi_xn2pi_request_vc_status_u
(brace
DECL|member|sh_pi_xn2pi_request_vc_status_regval
id|mmr_t
id|sh_pi_xn2pi_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|sh_pi_xn2pi_request_vc_status_s
)brace
id|sh_pi_xn2pi_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_request_vc_status_u_t
)brace
id|sh_pi_xn2pi_request_vc_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_xn2pi_request_vc_status_u
r_typedef
r_union
id|sh_pi_xn2pi_request_vc_status_u
(brace
DECL|member|sh_pi_xn2pi_request_vc_status_regval
id|mmr_t
id|sh_pi_xn2pi_request_vc_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|52
suffix:semicolon
DECL|member|input_queue_stat
id|mmr_t
id|input_queue_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_dat_crd_stat
id|mmr_t
id|input_dat_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|input_hdr_crd_stat
id|mmr_t
id|input_hdr_crd_stat
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_pi_xn2pi_request_vc_status_s
)brace
id|sh_pi_xn2pi_request_vc_status_s
suffix:semicolon
DECL|typedef|sh_pi_xn2pi_request_vc_status_u_t
)brace
id|sh_pi_xn2pi_request_vc_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XNPI_SIC_FLOW&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_sic_flow_u
r_typedef
r_union
id|sh_xnpi_sic_flow_u
(brace
DECL|member|sh_xnpi_sic_flow_regval
id|mmr_t
id|sh_xnpi_sic_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|2
suffix:semicolon
DECL|member|disable_bypass_out
id|mmr_t
id|disable_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_sic_flow_s
)brace
id|sh_xnpi_sic_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_sic_flow_u_t
)brace
id|sh_xnpi_sic_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_sic_flow_u
r_typedef
r_union
id|sh_xnpi_sic_flow_u
(brace
DECL|member|sh_xnpi_sic_flow_regval
id|mmr_t
id|sh_xnpi_sic_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|disable_bypass_out
id|mmr_t
id|disable_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_xnpi_sic_flow_s
)brace
id|sh_xnpi_sic_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_sic_flow_u_t
)brace
id|sh_xnpi_sic_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_TO_NI0_PORT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_to_ni0_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_ni0_port_flow_u
(brace
DECL|member|sh_xnpi_to_ni0_port_flow_regval
id|mmr_t
id|sh_xnpi_to_ni0_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnpi_to_ni0_port_flow_s
)brace
id|sh_xnpi_to_ni0_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_ni0_port_flow_u_t
)brace
id|sh_xnpi_to_ni0_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_to_ni0_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_ni0_port_flow_u
(brace
DECL|member|sh_xnpi_to_ni0_port_flow_regval
id|mmr_t
id|sh_xnpi_to_ni0_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_to_ni0_port_flow_s
)brace
id|sh_xnpi_to_ni0_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_ni0_port_flow_u_t
)brace
id|sh_xnpi_to_ni0_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_TO_NI1_PORT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_to_ni1_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_ni1_port_flow_u
(brace
DECL|member|sh_xnpi_to_ni1_port_flow_regval
id|mmr_t
id|sh_xnpi_to_ni1_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnpi_to_ni1_port_flow_s
)brace
id|sh_xnpi_to_ni1_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_ni1_port_flow_u_t
)brace
id|sh_xnpi_to_ni1_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_to_ni1_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_ni1_port_flow_u
(brace
DECL|member|sh_xnpi_to_ni1_port_flow_regval
id|mmr_t
id|sh_xnpi_to_ni1_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_to_ni1_port_flow_s
)brace
id|sh_xnpi_to_ni1_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_ni1_port_flow_u_t
)brace
id|sh_xnpi_to_ni1_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_TO_IILB_PORT_FLOW&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_to_iilb_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_iilb_port_flow_u
(brace
DECL|member|sh_xnpi_to_iilb_port_flow_regval
id|mmr_t
id|sh_xnpi_to_iilb_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnpi_to_iilb_port_flow_s
)brace
id|sh_xnpi_to_iilb_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_iilb_port_flow_u_t
)brace
id|sh_xnpi_to_iilb_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_to_iilb_port_flow_u
r_typedef
r_union
id|sh_xnpi_to_iilb_port_flow_u
(brace
DECL|member|sh_xnpi_to_iilb_port_flow_regval
id|mmr_t
id|sh_xnpi_to_iilb_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_to_iilb_port_flow_s
)brace
id|sh_xnpi_to_iilb_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnpi_to_iilb_port_flow_u_t
)brace
id|sh_xnpi_to_iilb_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XNPI_FR_NI0_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_fr_ni0_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_ni0_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_ni0_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_ni0_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnpi_fr_ni0_port_flow_fifo_s
)brace
id|sh_xnpi_fr_ni0_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_ni0_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_ni0_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_fr_ni0_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_ni0_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_ni0_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_ni0_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_fr_ni0_port_flow_fifo_s
)brace
id|sh_xnpi_fr_ni0_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_ni0_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_ni0_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XNPI_FR_NI1_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_fr_ni1_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_ni1_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_ni1_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_ni1_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnpi_fr_ni1_port_flow_fifo_s
)brace
id|sh_xnpi_fr_ni1_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_ni1_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_ni1_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_fr_ni1_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_ni1_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_ni1_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_ni1_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_fr_ni1_port_flow_fifo_s
)brace
id|sh_xnpi_fr_ni1_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_ni1_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_ni1_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNPI_FR_IILB_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_fr_iilb_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_iilb_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_iilb_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_iilb_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnpi_fr_iilb_port_flow_fifo_s
)brace
id|sh_xnpi_fr_iilb_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_iilb_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_iilb_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_fr_iilb_port_flow_fifo_u
r_typedef
r_union
id|sh_xnpi_fr_iilb_port_flow_fifo_u
(brace
DECL|member|sh_xnpi_fr_iilb_port_flow_fifo_regval
id|mmr_t
id|sh_xnpi_fr_iilb_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnpi_fr_iilb_port_flow_fifo_s
)brace
id|sh_xnpi_fr_iilb_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnpi_fr_iilb_port_flow_fifo_u_t
)brace
id|sh_xnpi_fr_iilb_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XNMD_SIC_FLOW&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_sic_flow_u
r_typedef
r_union
id|sh_xnmd_sic_flow_u
(brace
DECL|member|sh_xnmd_sic_flow_regval
id|mmr_t
id|sh_xnmd_sic_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|2
suffix:semicolon
DECL|member|disable_bypass_out
id|mmr_t
id|disable_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_sic_flow_s
)brace
id|sh_xnmd_sic_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_sic_flow_u_t
)brace
id|sh_xnmd_sic_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_sic_flow_u
r_typedef
r_union
id|sh_xnmd_sic_flow_u
(brace
DECL|member|sh_xnmd_sic_flow_regval
id|mmr_t
id|sh_xnmd_sic_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|disable_bypass_out
id|mmr_t
id|disable_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_xnmd_sic_flow_s
)brace
id|sh_xnmd_sic_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_sic_flow_u_t
)brace
id|sh_xnmd_sic_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_TO_NI0_PORT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_to_ni0_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_ni0_port_flow_u
(brace
DECL|member|sh_xnmd_to_ni0_port_flow_regval
id|mmr_t
id|sh_xnmd_to_ni0_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnmd_to_ni0_port_flow_s
)brace
id|sh_xnmd_to_ni0_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_ni0_port_flow_u_t
)brace
id|sh_xnmd_to_ni0_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_to_ni0_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_ni0_port_flow_u
(brace
DECL|member|sh_xnmd_to_ni0_port_flow_regval
id|mmr_t
id|sh_xnmd_to_ni0_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_to_ni0_port_flow_s
)brace
id|sh_xnmd_to_ni0_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_ni0_port_flow_u_t
)brace
id|sh_xnmd_to_ni0_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_TO_NI1_PORT_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_to_ni1_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_ni1_port_flow_u
(brace
DECL|member|sh_xnmd_to_ni1_port_flow_regval
id|mmr_t
id|sh_xnmd_to_ni1_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnmd_to_ni1_port_flow_s
)brace
id|sh_xnmd_to_ni1_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_ni1_port_flow_u_t
)brace
id|sh_xnmd_to_ni1_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_to_ni1_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_ni1_port_flow_u
(brace
DECL|member|sh_xnmd_to_ni1_port_flow_regval
id|mmr_t
id|sh_xnmd_to_ni1_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_to_ni1_port_flow_s
)brace
id|sh_xnmd_to_ni1_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_ni1_port_flow_u_t
)brace
id|sh_xnmd_to_ni1_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_TO_IILB_PORT_FLOW&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_to_iilb_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_iilb_port_flow_u
(brace
DECL|member|sh_xnmd_to_iilb_port_flow_regval
id|mmr_t
id|sh_xnmd_to_iilb_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xnmd_to_iilb_port_flow_s
)brace
id|sh_xnmd_to_iilb_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_iilb_port_flow_u_t
)brace
id|sh_xnmd_to_iilb_port_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_to_iilb_port_flow_u
r_typedef
r_union
id|sh_xnmd_to_iilb_port_flow_u
(brace
DECL|member|sh_xnmd_to_iilb_port_flow_regval
id|mmr_t
id|sh_xnmd_to_iilb_port_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|10
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_to_iilb_port_flow_s
)brace
id|sh_xnmd_to_iilb_port_flow_s
suffix:semicolon
DECL|typedef|sh_xnmd_to_iilb_port_flow_u_t
)brace
id|sh_xnmd_to_iilb_port_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XNMD_FR_NI0_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_fr_ni0_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_ni0_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_ni0_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_ni0_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnmd_fr_ni0_port_flow_fifo_s
)brace
id|sh_xnmd_fr_ni0_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_ni0_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_ni0_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_fr_ni0_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_ni0_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_ni0_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_ni0_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_fr_ni0_port_flow_fifo_s
)brace
id|sh_xnmd_fr_ni0_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_ni0_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_ni0_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XNMD_FR_NI1_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_fr_ni1_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_ni1_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_ni1_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_ni1_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnmd_fr_ni1_port_flow_fifo_s
)brace
id|sh_xnmd_fr_ni1_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_ni1_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_ni1_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_fr_ni1_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_ni1_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_ni1_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_ni1_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_fr_ni1_port_flow_fifo_s
)brace
id|sh_xnmd_fr_ni1_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_ni1_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_ni1_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNMD_FR_IILB_PORT_FLOW_FIFO&quot;               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_fr_iilb_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_iilb_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_iilb_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_iilb_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_xnmd_fr_iilb_port_flow_fifo_s
)brace
id|sh_xnmd_fr_iilb_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_iilb_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_iilb_port_flow_fifo_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_fr_iilb_port_flow_fifo_u
r_typedef
r_union
id|sh_xnmd_fr_iilb_port_flow_fifo_u
(brace
DECL|member|sh_xnmd_fr_iilb_port_flow_fifo_regval
id|mmr_t
id|sh_xnmd_fr_iilb_port_flow_fifo_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|19
suffix:semicolon
DECL|member|entry_vc2_test
id|mmr_t
id|entry_vc2_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|3
suffix:semicolon
DECL|member|entry_vc0_test
id|mmr_t
id|entry_vc0_test
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_cap
id|mmr_t
id|entry_vc2_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc2_dyn
id|mmr_t
id|entry_vc2_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_cap
id|mmr_t
id|entry_vc0_cap
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|entry_vc0_dyn
id|mmr_t
id|entry_vc0_dyn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnmd_fr_iilb_port_flow_fifo_s
)brace
id|sh_xnmd_fr_iilb_port_flow_fifo_s
suffix:semicolon
DECL|typedef|sh_xnmd_fr_iilb_port_flow_fifo_u_t
)brace
id|sh_xnmd_fr_iilb_port_flow_fifo_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNII_INTRA_FLOW&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnii_intra_flow_u
r_typedef
r_union
id|sh_xnii_intra_flow_u
(brace
DECL|member|sh_xnii_intra_flow_regval
id|mmr_t
id|sh_xnii_intra_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnii_intra_flow_s
)brace
id|sh_xnii_intra_flow_s
suffix:semicolon
DECL|typedef|sh_xnii_intra_flow_u_t
)brace
id|sh_xnii_intra_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnii_intra_flow_u
r_typedef
r_union
id|sh_xnii_intra_flow_u
(brace
DECL|member|sh_xnii_intra_flow_regval
id|mmr_t
id|sh_xnii_intra_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnii_intra_flow_s
)brace
id|sh_xnii_intra_flow_s
suffix:semicolon
DECL|typedef|sh_xnii_intra_flow_u_t
)brace
id|sh_xnii_intra_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNLB_INTRA_FLOW&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnlb_intra_flow_u
r_typedef
r_union
id|sh_xnlb_intra_flow_u
(brace
DECL|member|sh_xnlb_intra_flow_regval
id|mmr_t
id|sh_xnlb_intra_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|disable_bypass_in
id|mmr_t
id|disable_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnlb_intra_flow_s
)brace
id|sh_xnlb_intra_flow_s
suffix:semicolon
DECL|typedef|sh_xnlb_intra_flow_u_t
)brace
id|sh_xnlb_intra_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnlb_intra_flow_u
r_typedef
r_union
id|sh_xnlb_intra_flow_u
(brace
DECL|member|sh_xnlb_intra_flow_regval
id|mmr_t
id|sh_xnlb_intra_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|disable_bypass_in
id|mmr_t
id|disable_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_cap
id|mmr_t
id|credit_vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_dyn
id|mmr_t
id|credit_vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc2_test
id|mmr_t
id|credit_vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_cap
id|mmr_t
id|credit_vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_dyn
id|mmr_t
id|credit_vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|credit_vc0_test
id|mmr_t
id|credit_vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnlb_intra_flow_s
)brace
id|sh_xnlb_intra_flow_s
suffix:semicolon
DECL|typedef|sh_xnlb_intra_flow_u_t
)brace
id|sh_xnlb_intra_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_TO_NI0_INTRA_FLOW_DEBIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_to_ni0_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_ni0_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_ni0_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_ni0_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_to_ni0_intra_flow_debit_s
)brace
id|sh_xniilb_to_ni0_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_ni0_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_ni0_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_to_ni0_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_ni0_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_ni0_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_ni0_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xniilb_to_ni0_intra_flow_debit_s
)brace
id|sh_xniilb_to_ni0_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_ni0_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_ni0_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_TO_NI1_INTRA_FLOW_DEBIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_to_ni1_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_ni1_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_ni1_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_ni1_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_to_ni1_intra_flow_debit_s
)brace
id|sh_xniilb_to_ni1_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_ni1_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_ni1_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_to_ni1_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_ni1_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_ni1_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_ni1_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xniilb_to_ni1_intra_flow_debit_s
)brace
id|sh_xniilb_to_ni1_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_ni1_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_ni1_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_TO_MD_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_to_md_intra_flow_debit_s
)brace
id|sh_xniilb_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_md_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xniilb_to_md_intra_flow_debit_s
)brace
id|sh_xniilb_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_md_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNIILB_TO_IILB_INTRA_FLOW_DEBIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_to_iilb_intra_flow_debit_s
)brace
id|sh_xniilb_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xniilb_to_iilb_intra_flow_debit_s
)brace
id|sh_xniilb_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_TO_PI_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_to_pi_intra_flow_debit_s
)brace
id|sh_xniilb_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_pi_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xniilb_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xniilb_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xniilb_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xniilb_to_pi_intra_flow_debit_s
)brace
id|sh_xniilb_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xniilb_to_pi_intra_flow_debit_u_t
)brace
id|sh_xniilb_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNIILB_FR_NI0_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_fr_ni0_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_ni0_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_ni0_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_ni0_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xniilb_fr_ni0_intra_flow_credit_s
)brace
id|sh_xniilb_fr_ni0_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_ni0_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_ni0_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_fr_ni0_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_ni0_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_ni0_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_ni0_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xniilb_fr_ni0_intra_flow_credit_s
)brace
id|sh_xniilb_fr_ni0_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_ni0_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_ni0_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNIILB_FR_NI1_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_fr_ni1_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_ni1_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_ni1_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_ni1_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xniilb_fr_ni1_intra_flow_credit_s
)brace
id|sh_xniilb_fr_ni1_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_ni1_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_ni1_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_fr_ni1_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_ni1_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_ni1_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_ni1_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xniilb_fr_ni1_intra_flow_credit_s
)brace
id|sh_xniilb_fr_ni1_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_ni1_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_ni1_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_FR_MD_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xniilb_fr_md_intra_flow_credit_s
)brace
id|sh_xniilb_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_md_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xniilb_fr_md_intra_flow_credit_s
)brace
id|sh_xniilb_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_md_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNIILB_FR_IILB_INTRA_FLOW_CREDIT&quot;            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xniilb_fr_iilb_intra_flow_credit_s
)brace
id|sh_xniilb_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xniilb_fr_iilb_intra_flow_credit_s
)brace
id|sh_xniilb_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNIILB_FR_PI_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xniilb_fr_pi_intra_flow_credit_s
)brace
id|sh_xniilb_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xniilb_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xniilb_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xniilb_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xniilb_fr_pi_intra_flow_credit_s
)brace
id|sh_xniilb_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xniilb_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xniilb_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNNI0_TO_PI_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni0_to_pi_intra_flow_debit_s
)brace
id|sh_xnni0_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_pi_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_to_pi_intra_flow_debit_s
)brace
id|sh_xnni0_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_pi_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNNI0_TO_MD_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni0_to_md_intra_flow_debit_s
)brace
id|sh_xnni0_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_md_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_to_md_intra_flow_debit_s
)brace
id|sh_xnni0_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_md_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI0_TO_IILB_INTRA_FLOW_DEBIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni0_to_iilb_intra_flow_debit_s
)brace
id|sh_xnni0_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni0_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xnni0_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xnni0_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_to_iilb_intra_flow_debit_s
)brace
id|sh_xnni0_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni0_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xnni0_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI0_FR_PI_INTRA_FLOW_CREDIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni0_fr_pi_intra_flow_credit_s
)brace
id|sh_xnni0_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni0_fr_pi_intra_flow_credit_s
)brace
id|sh_xnni0_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI0_FR_MD_INTRA_FLOW_CREDIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni0_fr_md_intra_flow_credit_s
)brace
id|sh_xnni0_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_md_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni0_fr_md_intra_flow_credit_s
)brace
id|sh_xnni0_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_md_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNNI0_FR_IILB_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni0_fr_iilb_intra_flow_credit_s
)brace
id|sh_xnni0_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni0_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xnni0_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xnni0_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni0_fr_iilb_intra_flow_credit_s
)brace
id|sh_xnni0_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni0_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xnni0_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_0_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_0_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_0_intrani_flow_u
(brace
DECL|member|sh_xnni0_0_intrani_flow_regval
id|mmr_t
id|sh_xnni0_0_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni0_0_intrani_flow_s
)brace
id|sh_xnni0_0_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_0_intrani_flow_u_t
)brace
id|sh_xnni0_0_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_0_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_0_intrani_flow_u
(brace
DECL|member|sh_xnni0_0_intrani_flow_regval
id|mmr_t
id|sh_xnni0_0_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_0_intrani_flow_s
)brace
id|sh_xnni0_0_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_0_intrani_flow_u_t
)brace
id|sh_xnni0_0_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_1_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_1_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_1_intrani_flow_u
(brace
DECL|member|sh_xnni0_1_intrani_flow_regval
id|mmr_t
id|sh_xnni0_1_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni0_1_intrani_flow_s
)brace
id|sh_xnni0_1_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_1_intrani_flow_u_t
)brace
id|sh_xnni0_1_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_1_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_1_intrani_flow_u
(brace
DECL|member|sh_xnni0_1_intrani_flow_regval
id|mmr_t
id|sh_xnni0_1_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_1_intrani_flow_s
)brace
id|sh_xnni0_1_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_1_intrani_flow_u_t
)brace
id|sh_xnni0_1_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_2_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_2_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_2_intrani_flow_u
(brace
DECL|member|sh_xnni0_2_intrani_flow_regval
id|mmr_t
id|sh_xnni0_2_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni0_2_intrani_flow_s
)brace
id|sh_xnni0_2_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_2_intrani_flow_u_t
)brace
id|sh_xnni0_2_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_2_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_2_intrani_flow_u
(brace
DECL|member|sh_xnni0_2_intrani_flow_regval
id|mmr_t
id|sh_xnni0_2_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_2_intrani_flow_s
)brace
id|sh_xnni0_2_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_2_intrani_flow_u_t
)brace
id|sh_xnni0_2_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_3_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_3_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_3_intrani_flow_u
(brace
DECL|member|sh_xnni0_3_intrani_flow_regval
id|mmr_t
id|sh_xnni0_3_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni0_3_intrani_flow_s
)brace
id|sh_xnni0_3_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_3_intrani_flow_u_t
)brace
id|sh_xnni0_3_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_3_intrani_flow_u
r_typedef
r_union
id|sh_xnni0_3_intrani_flow_u
(brace
DECL|member|sh_xnni0_3_intrani_flow_regval
id|mmr_t
id|sh_xnni0_3_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni0_3_intrani_flow_s
)brace
id|sh_xnni0_3_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_3_intrani_flow_u_t
)brace
id|sh_xnni0_3_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI0_VCSWITCH_FLOW&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_vcswitch_flow_u
r_typedef
r_union
id|sh_xnni0_vcswitch_flow_u
(brace
DECL|member|sh_xnni0_vcswitch_flow_regval
id|mmr_t
id|sh_xnni0_vcswitch_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni_vcfifo_dateline_switch
id|mmr_t
id|ni_vcfifo_dateline_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|pi_vcfifo_switch
id|mmr_t
id|pi_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|7
suffix:semicolon
DECL|member|md_vcfifo_switch
id|mmr_t
id|md_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|iilb_vcfifo_switch
id|mmr_t
id|iilb_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|disable_sync_bypass_in
id|mmr_t
id|disable_sync_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_out
id|mmr_t
id|disable_sync_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|async_fifoes
id|mmr_t
id|async_fifoes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_xnni0_vcswitch_flow_s
)brace
id|sh_xnni0_vcswitch_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_vcswitch_flow_u_t
)brace
id|sh_xnni0_vcswitch_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_vcswitch_flow_u
r_typedef
r_union
id|sh_xnni0_vcswitch_flow_u
(brace
DECL|member|sh_xnni0_vcswitch_flow_regval
id|mmr_t
id|sh_xnni0_vcswitch_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|29
suffix:semicolon
DECL|member|async_fifoes
id|mmr_t
id|async_fifoes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_out
id|mmr_t
id|disable_sync_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_in
id|mmr_t
id|disable_sync_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|iilb_vcfifo_switch
id|mmr_t
id|iilb_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|md_vcfifo_switch
id|mmr_t
id|md_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|7
suffix:semicolon
DECL|member|pi_vcfifo_switch
id|mmr_t
id|pi_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ni_vcfifo_dateline_switch
id|mmr_t
id|ni_vcfifo_dateline_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni0_vcswitch_flow_s
)brace
id|sh_xnni0_vcswitch_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_vcswitch_flow_u_t
)brace
id|sh_xnni0_vcswitch_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI0_TIMER_REG&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_timer_reg_u
r_typedef
r_union
id|sh_xnni0_timer_reg_u
(brace
DECL|member|sh_xnni0_timer_reg_regval
id|mmr_t
id|sh_xnni0_timer_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|timeout_reg
id|mmr_t
id|timeout_reg
suffix:colon
l_int|24
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|linkcleanup_reg
id|mmr_t
id|linkcleanup_reg
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|sh_xnni0_timer_reg_s
)brace
id|sh_xnni0_timer_reg_s
suffix:semicolon
DECL|typedef|sh_xnni0_timer_reg_u_t
)brace
id|sh_xnni0_timer_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_timer_reg_u
r_typedef
r_union
id|sh_xnni0_timer_reg_u
(brace
DECL|member|sh_xnni0_timer_reg_regval
id|mmr_t
id|sh_xnni0_timer_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|linkcleanup_reg
id|mmr_t
id|linkcleanup_reg
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|timeout_reg
id|mmr_t
id|timeout_reg
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_xnni0_timer_reg_s
)brace
id|sh_xnni0_timer_reg_s
suffix:semicolon
DECL|typedef|sh_xnni0_timer_reg_u_t
)brace
id|sh_xnni0_timer_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_FIFO02_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_fifo02_flow_u
r_typedef
r_union
id|sh_xnni0_fifo02_flow_u
(brace
DECL|member|sh_xnni0_fifo02_flow_regval
id|mmr_t
id|sh_xnni0_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_vc0_limit
id|mmr_t
id|count_vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_dyn
id|mmr_t
id|count_vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_cap
id|mmr_t
id|count_vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_limit
id|mmr_t
id|count_vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_dyn
id|mmr_t
id|count_vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_cap
id|mmr_t
id|count_vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_xnni0_fifo02_flow_s
)brace
id|sh_xnni0_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_fifo02_flow_u_t
)brace
id|sh_xnni0_fifo02_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_fifo02_flow_u
r_typedef
r_union
id|sh_xnni0_fifo02_flow_u
(brace
DECL|member|sh_xnni0_fifo02_flow_regval
id|mmr_t
id|sh_xnni0_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|count_vc2_cap
id|mmr_t
id|count_vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_dyn
id|mmr_t
id|count_vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_limit
id|mmr_t
id|count_vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_cap
id|mmr_t
id|count_vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_dyn
id|mmr_t
id|count_vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_limit
id|mmr_t
id|count_vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_fifo02_flow_s
)brace
id|sh_xnni0_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_fifo02_flow_u_t
)brace
id|sh_xnni0_fifo02_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI0_FIFO13_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_fifo13_flow_u
r_typedef
r_union
id|sh_xnni0_fifo13_flow_u
(brace
DECL|member|sh_xnni0_fifo13_flow_regval
id|mmr_t
id|sh_xnni0_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_vc1_limit
id|mmr_t
id|count_vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_dyn
id|mmr_t
id|count_vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_cap
id|mmr_t
id|count_vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_limit
id|mmr_t
id|count_vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_dyn
id|mmr_t
id|count_vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_cap
id|mmr_t
id|count_vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_xnni0_fifo13_flow_s
)brace
id|sh_xnni0_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_fifo13_flow_u_t
)brace
id|sh_xnni0_fifo13_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_fifo13_flow_u
r_typedef
r_union
id|sh_xnni0_fifo13_flow_u
(brace
DECL|member|sh_xnni0_fifo13_flow_regval
id|mmr_t
id|sh_xnni0_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|count_vc3_cap
id|mmr_t
id|count_vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_dyn
id|mmr_t
id|count_vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_limit
id|mmr_t
id|count_vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_cap
id|mmr_t
id|count_vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_dyn
id|mmr_t
id|count_vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_limit
id|mmr_t
id|count_vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_fifo13_flow_s
)brace
id|sh_xnni0_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_fifo13_flow_u_t
)brace
id|sh_xnni0_fifo13_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XNNI0_NI_FLOW&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_ni_flow_u
r_typedef
r_union
id|sh_xnni0_ni_flow_u
(brace
DECL|member|sh_xnni0_ni_flow_regval
id|mmr_t
id|sh_xnni0_ni_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_ni_flow_s
)brace
id|sh_xnni0_ni_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_ni_flow_u_t
)brace
id|sh_xnni0_ni_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_ni_flow_u
r_typedef
r_union
id|sh_xnni0_ni_flow_u
(brace
DECL|member|sh_xnni0_ni_flow_regval
id|mmr_t
id|sh_xnni0_ni_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_ni_flow_s
)brace
id|sh_xnni0_ni_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_ni_flow_u_t
)brace
id|sh_xnni0_ni_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI0_DEAD_FLOW&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_dead_flow_u
r_typedef
r_union
id|sh_xnni0_dead_flow_u
(brace
DECL|member|sh_xnni0_dead_flow_regval
id|mmr_t
id|sh_xnni0_dead_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_dead_flow_s
)brace
id|sh_xnni0_dead_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_dead_flow_u_t
)brace
id|sh_xnni0_dead_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_dead_flow_u
r_typedef
r_union
id|sh_xnni0_dead_flow_u
(brace
DECL|member|sh_xnni0_dead_flow_regval
id|mmr_t
id|sh_xnni0_dead_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni0_dead_flow_s
)brace
id|sh_xnni0_dead_flow_s
suffix:semicolon
DECL|typedef|sh_xnni0_dead_flow_u_t
)brace
id|sh_xnni0_dead_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI0_INJECT_AGE&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni0_inject_age_u
r_typedef
r_union
id|sh_xnni0_inject_age_u
(brace
DECL|member|sh_xnni0_inject_age_regval
id|mmr_t
id|sh_xnni0_inject_age_regval
suffix:semicolon
r_struct
(brace
DECL|member|request_inject
id|mmr_t
id|request_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reply_inject
id|mmr_t
id|reply_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_xnni0_inject_age_s
)brace
id|sh_xnni0_inject_age_s
suffix:semicolon
DECL|typedef|sh_xnni0_inject_age_u_t
)brace
id|sh_xnni0_inject_age_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni0_inject_age_u
r_typedef
r_union
id|sh_xnni0_inject_age_u
(brace
DECL|member|sh_xnni0_inject_age_regval
id|mmr_t
id|sh_xnni0_inject_age_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|reply_inject
id|mmr_t
id|reply_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|request_inject
id|mmr_t
id|request_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xnni0_inject_age_s
)brace
id|sh_xnni0_inject_age_s
suffix:semicolon
DECL|typedef|sh_xnni0_inject_age_u_t
)brace
id|sh_xnni0_inject_age_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNNI1_TO_PI_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni1_to_pi_intra_flow_debit_s
)brace
id|sh_xnni1_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_pi_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_to_pi_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_pi_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_pi_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_pi_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_to_pi_intra_flow_debit_s
)brace
id|sh_xnni1_to_pi_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_pi_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_pi_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_XNNI1_TO_MD_INTRA_FLOW_DEBIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni1_to_md_intra_flow_debit_s
)brace
id|sh_xnni1_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_md_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_to_md_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_md_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_md_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_md_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_to_md_intra_flow_debit_s
)brace
id|sh_xnni1_to_md_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_md_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_md_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI1_TO_IILB_INTRA_FLOW_DEBIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni1_to_iilb_intra_flow_debit_s
)brace
id|sh_xnni1_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_to_iilb_intra_flow_debit_u
r_typedef
r_union
id|sh_xnni1_to_iilb_intra_flow_debit_u
(brace
DECL|member|sh_xnni1_to_iilb_intra_flow_debit_regval
id|mmr_t
id|sh_xnni1_to_iilb_intra_flow_debit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|9
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|vc2_force_cred
id|mmr_t
id|vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_withhold
id|mmr_t
id|vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|vc0_force_cred
id|mmr_t
id|vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_withhold
id|mmr_t
id|vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_to_iilb_intra_flow_debit_s
)brace
id|sh_xnni1_to_iilb_intra_flow_debit_s
suffix:semicolon
DECL|typedef|sh_xnni1_to_iilb_intra_flow_debit_u_t
)brace
id|sh_xnni1_to_iilb_intra_flow_debit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI1_FR_PI_INTRA_FLOW_CREDIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni1_fr_pi_intra_flow_credit_s
)brace
id|sh_xnni1_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_fr_pi_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_pi_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_pi_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_pi_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni1_fr_pi_intra_flow_credit_s
)brace
id|sh_xnni1_fr_pi_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_pi_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_pi_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_XNNI1_FR_MD_INTRA_FLOW_CREDIT&quot;              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni1_fr_md_intra_flow_credit_s
)brace
id|sh_xnni1_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_md_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_fr_md_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_md_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_md_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_md_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni1_fr_md_intra_flow_credit_s
)brace
id|sh_xnni1_fr_md_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_md_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_md_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*            Register &quot;SH_XNNI1_FR_IILB_INTRA_FLOW_CREDIT&quot;             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|sh_xnni1_fr_iilb_intra_flow_credit_s
)brace
id|sh_xnni1_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_fr_iilb_intra_flow_credit_u
r_typedef
r_union
id|sh_xnni1_fr_iilb_intra_flow_credit_u
(brace
DECL|member|sh_xnni1_fr_iilb_intra_flow_credit_regval
id|mmr_t
id|sh_xnni1_fr_iilb_intra_flow_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|17
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc2_test
id|mmr_t
id|vc2_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|vc0_test
id|mmr_t
id|vc0_test
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_xnni1_fr_iilb_intra_flow_credit_s
)brace
id|sh_xnni1_fr_iilb_intra_flow_credit_s
suffix:semicolon
DECL|typedef|sh_xnni1_fr_iilb_intra_flow_credit_u_t
)brace
id|sh_xnni1_fr_iilb_intra_flow_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_0_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_0_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_0_intrani_flow_u
(brace
DECL|member|sh_xnni1_0_intrani_flow_regval
id|mmr_t
id|sh_xnni1_0_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni1_0_intrani_flow_s
)brace
id|sh_xnni1_0_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_0_intrani_flow_u_t
)brace
id|sh_xnni1_0_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_0_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_0_intrani_flow_u
(brace
DECL|member|sh_xnni1_0_intrani_flow_regval
id|mmr_t
id|sh_xnni1_0_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc0_force_cred
id|mmr_t
id|debit_vc0_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc0_withhold
id|mmr_t
id|debit_vc0_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_0_intrani_flow_s
)brace
id|sh_xnni1_0_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_0_intrani_flow_u_t
)brace
id|sh_xnni1_0_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_1_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_1_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_1_intrani_flow_u
(brace
DECL|member|sh_xnni1_1_intrani_flow_regval
id|mmr_t
id|sh_xnni1_1_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni1_1_intrani_flow_s
)brace
id|sh_xnni1_1_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_1_intrani_flow_u_t
)brace
id|sh_xnni1_1_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_1_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_1_intrani_flow_u
(brace
DECL|member|sh_xnni1_1_intrani_flow_regval
id|mmr_t
id|sh_xnni1_1_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc1_force_cred
id|mmr_t
id|debit_vc1_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc1_withhold
id|mmr_t
id|debit_vc1_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_1_intrani_flow_s
)brace
id|sh_xnni1_1_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_1_intrani_flow_u_t
)brace
id|sh_xnni1_1_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_2_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_2_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_2_intrani_flow_u
(brace
DECL|member|sh_xnni1_2_intrani_flow_regval
id|mmr_t
id|sh_xnni1_2_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni1_2_intrani_flow_s
)brace
id|sh_xnni1_2_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_2_intrani_flow_u_t
)brace
id|sh_xnni1_2_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_2_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_2_intrani_flow_u
(brace
DECL|member|sh_xnni1_2_intrani_flow_regval
id|mmr_t
id|sh_xnni1_2_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc2_force_cred
id|mmr_t
id|debit_vc2_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc2_withhold
id|mmr_t
id|debit_vc2_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_2_intrani_flow_s
)brace
id|sh_xnni1_2_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_2_intrani_flow_u_t
)brace
id|sh_xnni1_2_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_3_INTRANI_FLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_3_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_3_intrani_flow_u
(brace
DECL|member|sh_xnni1_3_intrani_flow_regval
id|mmr_t
id|sh_xnni1_3_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_xnni1_3_intrani_flow_s
)brace
id|sh_xnni1_3_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_3_intrani_flow_u_t
)brace
id|sh_xnni1_3_intrani_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_3_intrani_flow_u
r_typedef
r_union
id|sh_xnni1_3_intrani_flow_u
(brace
DECL|member|sh_xnni1_3_intrani_flow_regval
id|mmr_t
id|sh_xnni1_3_intrani_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|56
suffix:semicolon
DECL|member|debit_vc3_force_cred
id|mmr_t
id|debit_vc3_force_cred
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|debit_vc3_withhold
id|mmr_t
id|debit_vc3_withhold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xnni1_3_intrani_flow_s
)brace
id|sh_xnni1_3_intrani_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_3_intrani_flow_u_t
)brace
id|sh_xnni1_3_intrani_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNNI1_VCSWITCH_FLOW&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_vcswitch_flow_u
r_typedef
r_union
id|sh_xnni1_vcswitch_flow_u
(brace
DECL|member|sh_xnni1_vcswitch_flow_regval
id|mmr_t
id|sh_xnni1_vcswitch_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni_vcfifo_dateline_switch
id|mmr_t
id|ni_vcfifo_dateline_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|pi_vcfifo_switch
id|mmr_t
id|pi_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|7
suffix:semicolon
DECL|member|md_vcfifo_switch
id|mmr_t
id|md_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|iilb_vcfifo_switch
id|mmr_t
id|iilb_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|disable_sync_bypass_in
id|mmr_t
id|disable_sync_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_out
id|mmr_t
id|disable_sync_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|async_fifoes
id|mmr_t
id|async_fifoes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_xnni1_vcswitch_flow_s
)brace
id|sh_xnni1_vcswitch_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_vcswitch_flow_u_t
)brace
id|sh_xnni1_vcswitch_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_vcswitch_flow_u
r_typedef
r_union
id|sh_xnni1_vcswitch_flow_u
(brace
DECL|member|sh_xnni1_vcswitch_flow_regval
id|mmr_t
id|sh_xnni1_vcswitch_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|29
suffix:semicolon
DECL|member|async_fifoes
id|mmr_t
id|async_fifoes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_out
id|mmr_t
id|disable_sync_bypass_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|disable_sync_bypass_in
id|mmr_t
id|disable_sync_bypass_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|iilb_vcfifo_switch
id|mmr_t
id|iilb_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|7
suffix:semicolon
DECL|member|md_vcfifo_switch
id|mmr_t
id|md_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|7
suffix:semicolon
DECL|member|pi_vcfifo_switch
id|mmr_t
id|pi_vcfifo_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ni_vcfifo_dateline_switch
id|mmr_t
id|ni_vcfifo_dateline_switch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnni1_vcswitch_flow_s
)brace
id|sh_xnni1_vcswitch_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_vcswitch_flow_u_t
)brace
id|sh_xnni1_vcswitch_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI1_TIMER_REG&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_timer_reg_u
r_typedef
r_union
id|sh_xnni1_timer_reg_u
(brace
DECL|member|sh_xnni1_timer_reg_regval
id|mmr_t
id|sh_xnni1_timer_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|timeout_reg
id|mmr_t
id|timeout_reg
suffix:colon
l_int|24
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|linkcleanup_reg
id|mmr_t
id|linkcleanup_reg
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|sh_xnni1_timer_reg_s
)brace
id|sh_xnni1_timer_reg_s
suffix:semicolon
DECL|typedef|sh_xnni1_timer_reg_u_t
)brace
id|sh_xnni1_timer_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_timer_reg_u
r_typedef
r_union
id|sh_xnni1_timer_reg_u
(brace
DECL|member|sh_xnni1_timer_reg_regval
id|mmr_t
id|sh_xnni1_timer_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|linkcleanup_reg
id|mmr_t
id|linkcleanup_reg
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|timeout_reg
id|mmr_t
id|timeout_reg
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_xnni1_timer_reg_s
)brace
id|sh_xnni1_timer_reg_s
suffix:semicolon
DECL|typedef|sh_xnni1_timer_reg_u_t
)brace
id|sh_xnni1_timer_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_FIFO02_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_fifo02_flow_u
r_typedef
r_union
id|sh_xnni1_fifo02_flow_u
(brace
DECL|member|sh_xnni1_fifo02_flow_regval
id|mmr_t
id|sh_xnni1_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_vc0_limit
id|mmr_t
id|count_vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_dyn
id|mmr_t
id|count_vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_cap
id|mmr_t
id|count_vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_limit
id|mmr_t
id|count_vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_dyn
id|mmr_t
id|count_vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_cap
id|mmr_t
id|count_vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_xnni1_fifo02_flow_s
)brace
id|sh_xnni1_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_fifo02_flow_u_t
)brace
id|sh_xnni1_fifo02_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_fifo02_flow_u
r_typedef
r_union
id|sh_xnni1_fifo02_flow_u
(brace
DECL|member|sh_xnni1_fifo02_flow_regval
id|mmr_t
id|sh_xnni1_fifo02_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|count_vc2_cap
id|mmr_t
id|count_vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_dyn
id|mmr_t
id|count_vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc2_limit
id|mmr_t
id|count_vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_cap
id|mmr_t
id|count_vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_dyn
id|mmr_t
id|count_vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc0_limit
id|mmr_t
id|count_vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_fifo02_flow_s
)brace
id|sh_xnni1_fifo02_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_fifo02_flow_u_t
)brace
id|sh_xnni1_fifo02_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNNI1_FIFO13_FLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_fifo13_flow_u
r_typedef
r_union
id|sh_xnni1_fifo13_flow_u
(brace
DECL|member|sh_xnni1_fifo13_flow_regval
id|mmr_t
id|sh_xnni1_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_vc1_limit
id|mmr_t
id|count_vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_dyn
id|mmr_t
id|count_vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_cap
id|mmr_t
id|count_vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_limit
id|mmr_t
id|count_vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_dyn
id|mmr_t
id|count_vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_cap
id|mmr_t
id|count_vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_xnni1_fifo13_flow_s
)brace
id|sh_xnni1_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_fifo13_flow_u_t
)brace
id|sh_xnni1_fifo13_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_fifo13_flow_u
r_typedef
r_union
id|sh_xnni1_fifo13_flow_u
(brace
DECL|member|sh_xnni1_fifo13_flow_regval
id|mmr_t
id|sh_xnni1_fifo13_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|20
suffix:semicolon
DECL|member|count_vc3_cap
id|mmr_t
id|count_vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_dyn
id|mmr_t
id|count_vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc3_limit
id|mmr_t
id|count_vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_cap
id|mmr_t
id|count_vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_dyn
id|mmr_t
id|count_vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|count_vc1_limit
id|mmr_t
id|count_vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_fifo13_flow_s
)brace
id|sh_xnni1_fifo13_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_fifo13_flow_u_t
)brace
id|sh_xnni1_fifo13_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XNNI1_NI_FLOW&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_ni_flow_u
r_typedef
r_union
id|sh_xnni1_ni_flow_u
(brace
DECL|member|sh_xnni1_ni_flow_regval
id|mmr_t
id|sh_xnni1_ni_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_ni_flow_s
)brace
id|sh_xnni1_ni_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_ni_flow_u_t
)brace
id|sh_xnni1_ni_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_ni_flow_u
r_typedef
r_union
id|sh_xnni1_ni_flow_u
(brace
DECL|member|sh_xnni1_ni_flow_regval
id|mmr_t
id|sh_xnni1_ni_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_ni_flow_s
)brace
id|sh_xnni1_ni_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_ni_flow_u_t
)brace
id|sh_xnni1_ni_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI1_DEAD_FLOW&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_dead_flow_u
r_typedef
r_union
id|sh_xnni1_dead_flow_u
(brace
DECL|member|sh_xnni1_dead_flow_regval
id|mmr_t
id|sh_xnni1_dead_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_dead_flow_s
)brace
id|sh_xnni1_dead_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_dead_flow_u_t
)brace
id|sh_xnni1_dead_flow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_dead_flow_u
r_typedef
r_union
id|sh_xnni1_dead_flow_u
(brace
DECL|member|sh_xnni1_dead_flow_regval
id|mmr_t
id|sh_xnni1_dead_flow_regval
suffix:semicolon
r_struct
(brace
DECL|member|vc3_cap
id|mmr_t
id|vc3_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_dyn
id|mmr_t
id|vc3_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc3_limit
id|mmr_t
id|vc3_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_cap
id|mmr_t
id|vc2_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_dyn
id|mmr_t
id|vc2_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc2_limit
id|mmr_t
id|vc2_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_cap
id|mmr_t
id|vc1_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_dyn
id|mmr_t
id|vc1_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc1_limit
id|mmr_t
id|vc1_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_cap
id|mmr_t
id|vc0_cap
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_dyn
id|mmr_t
id|vc0_dyn
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|vc0_limit
id|mmr_t
id|vc0_limit
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xnni1_dead_flow_s
)brace
id|sh_xnni1_dead_flow_s
suffix:semicolon
DECL|typedef|sh_xnni1_dead_flow_u_t
)brace
id|sh_xnni1_dead_flow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNNI1_INJECT_AGE&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnni1_inject_age_u
r_typedef
r_union
id|sh_xnni1_inject_age_u
(brace
DECL|member|sh_xnni1_inject_age_regval
id|mmr_t
id|sh_xnni1_inject_age_regval
suffix:semicolon
r_struct
(brace
DECL|member|request_inject
id|mmr_t
id|request_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reply_inject
id|mmr_t
id|reply_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_xnni1_inject_age_s
)brace
id|sh_xnni1_inject_age_s
suffix:semicolon
DECL|typedef|sh_xnni1_inject_age_u_t
)brace
id|sh_xnni1_inject_age_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnni1_inject_age_u
r_typedef
r_union
id|sh_xnni1_inject_age_u
(brace
DECL|member|sh_xnni1_inject_age_regval
id|mmr_t
id|sh_xnni1_inject_age_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|reply_inject
id|mmr_t
id|reply_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|request_inject
id|mmr_t
id|request_inject
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xnni1_inject_age_s
)brace
id|sh_xnni1_inject_age_s
suffix:semicolon
DECL|typedef|sh_xnni1_inject_age_u_t
)brace
id|sh_xnni1_inject_age_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_XN_DEBUG_SEL&quot;                      */
multiline_comment|/*                         XN Debug Port Select                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_debug_sel_u
r_typedef
r_union
id|sh_xn_debug_sel_u
(brace
DECL|member|sh_xn_debug_sel_regval
id|mmr_t
id|sh_xn_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_rlm_sel
id|mmr_t
id|nibble0_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_rlm_sel
id|mmr_t
id|nibble1_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_rlm_sel
id|mmr_t
id|nibble2_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_rlm_sel
id|mmr_t
id|nibble3_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_rlm_sel
id|mmr_t
id|nibble4_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_rlm_sel
id|mmr_t
id|nibble5_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_rlm_sel
id|mmr_t
id|nibble6_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_rlm_sel
id|mmr_t
id|nibble7_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_debug_sel_s
)brace
id|sh_xn_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_debug_sel_u_t
)brace
id|sh_xn_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_debug_sel_u
r_typedef
r_union
id|sh_xn_debug_sel_u
(brace
DECL|member|sh_xn_debug_sel_regval
id|mmr_t
id|sh_xn_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_rlm_sel
id|mmr_t
id|nibble7_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_rlm_sel
id|mmr_t
id|nibble6_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_rlm_sel
id|mmr_t
id|nibble5_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_rlm_sel
id|mmr_t
id|nibble4_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_rlm_sel
id|mmr_t
id|nibble3_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_rlm_sel
id|mmr_t
id|nibble2_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_rlm_sel
id|mmr_t
id|nibble1_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_rlm_sel
id|mmr_t
id|nibble0_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_debug_sel_s
)brace
id|sh_xn_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_debug_sel_u_t
)brace
id|sh_xn_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XN_DEBUG_TRIG_SEL&quot;                    */
multiline_comment|/*                       XN Debug trigger Select                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_debug_trig_sel_u
r_typedef
r_union
id|sh_xn_debug_trig_sel_u
(brace
DECL|member|sh_xn_debug_trig_sel_regval
id|mmr_t
id|sh_xn_debug_trig_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger0_rlm_sel
id|mmr_t
id|trigger0_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_rlm_sel
id|mmr_t
id|trigger1_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_rlm_sel
id|mmr_t
id|trigger2_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_rlm_sel
id|mmr_t
id|trigger3_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_rlm_sel
id|mmr_t
id|trigger4_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_rlm_sel
id|mmr_t
id|trigger5_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_rlm_sel
id|mmr_t
id|trigger6_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_rlm_sel
id|mmr_t
id|trigger7_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_debug_trig_sel_s
)brace
id|sh_xn_debug_trig_sel_s
suffix:semicolon
DECL|typedef|sh_xn_debug_trig_sel_u_t
)brace
id|sh_xn_debug_trig_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_debug_trig_sel_u
r_typedef
r_union
id|sh_xn_debug_trig_sel_u
(brace
DECL|member|sh_xn_debug_trig_sel_regval
id|mmr_t
id|sh_xn_debug_trig_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_nibble_sel
id|mmr_t
id|trigger7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger7_rlm_sel
id|mmr_t
id|trigger7_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_nibble_sel
id|mmr_t
id|trigger6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger6_rlm_sel
id|mmr_t
id|trigger6_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_nibble_sel
id|mmr_t
id|trigger5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger5_rlm_sel
id|mmr_t
id|trigger5_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_nibble_sel
id|mmr_t
id|trigger4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger4_rlm_sel
id|mmr_t
id|trigger4_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_nibble_sel
id|mmr_t
id|trigger3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger3_rlm_sel
id|mmr_t
id|trigger3_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_nibble_sel
id|mmr_t
id|trigger2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger2_rlm_sel
id|mmr_t
id|trigger2_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_nibble_sel
id|mmr_t
id|trigger1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger1_rlm_sel
id|mmr_t
id|trigger1_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_nibble_sel
id|mmr_t
id|trigger0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trigger0_rlm_sel
id|mmr_t
id|trigger0_rlm_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_debug_trig_sel_s
)brace
id|sh_xn_debug_trig_sel_s
suffix:semicolon
DECL|typedef|sh_xn_debug_trig_sel_u_t
)brace
id|sh_xn_debug_trig_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XN_TRIGGER_COMPARE&quot;                   */
multiline_comment|/*                           XN Debug Compare                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_trigger_compare_u
r_typedef
r_union
id|sh_xn_trigger_compare_u
(brace
DECL|member|sh_xn_trigger_compare_regval
id|mmr_t
id|sh_xn_trigger_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_trigger_compare_s
)brace
id|sh_xn_trigger_compare_s
suffix:semicolon
DECL|typedef|sh_xn_trigger_compare_u_t
)brace
id|sh_xn_trigger_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_trigger_compare_u
r_typedef
r_union
id|sh_xn_trigger_compare_u
(brace
DECL|member|sh_xn_trigger_compare_regval
id|mmr_t
id|sh_xn_trigger_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_trigger_compare_s
)brace
id|sh_xn_trigger_compare_s
suffix:semicolon
DECL|typedef|sh_xn_trigger_compare_u_t
)brace
id|sh_xn_trigger_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_TRIGGER_DATA&quot;                     */
multiline_comment|/*                        XN Debug Compare Data                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_trigger_data_u
r_typedef
r_union
id|sh_xn_trigger_data_u
(brace
DECL|member|sh_xn_trigger_data_regval
id|mmr_t
id|sh_xn_trigger_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_trigger_data_s
)brace
id|sh_xn_trigger_data_s
suffix:semicolon
DECL|typedef|sh_xn_trigger_data_u_t
)brace
id|sh_xn_trigger_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_trigger_data_u
r_typedef
r_union
id|sh_xn_trigger_data_u
(brace
DECL|member|sh_xn_trigger_data_regval
id|mmr_t
id|sh_xn_trigger_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|compare_pattern
id|mmr_t
id|compare_pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_trigger_data_s
)brace
id|sh_xn_trigger_data_s
suffix:semicolon
DECL|typedef|sh_xn_trigger_data_u_t
)brace
id|sh_xn_trigger_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XN_IILB_DEBUG_SEL&quot;                    */
multiline_comment|/*                      XN IILB Debug Port Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_debug_sel_u
r_typedef
r_union
id|sh_xn_iilb_debug_sel_u
(brace
DECL|member|sh_xn_iilb_debug_sel_regval
id|mmr_t
id|sh_xn_iilb_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_iilb_debug_sel_s
)brace
id|sh_xn_iilb_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_debug_sel_u_t
)brace
id|sh_xn_iilb_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_debug_sel_u
r_typedef
r_union
id|sh_xn_iilb_debug_sel_u
(brace
DECL|member|sh_xn_iilb_debug_sel_regval
id|mmr_t
id|sh_xn_iilb_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_iilb_debug_sel_s
)brace
id|sh_xn_iilb_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_debug_sel_u_t
)brace
id|sh_xn_iilb_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_PI_DEBUG_SEL&quot;                     */
multiline_comment|/*                       XN PI Debug Port Select                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_debug_sel_u
r_typedef
r_union
id|sh_xn_pi_debug_sel_u
(brace
DECL|member|sh_xn_pi_debug_sel_regval
id|mmr_t
id|sh_xn_pi_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_pi_debug_sel_s
)brace
id|sh_xn_pi_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_pi_debug_sel_u_t
)brace
id|sh_xn_pi_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_debug_sel_u
r_typedef
r_union
id|sh_xn_pi_debug_sel_u
(brace
DECL|member|sh_xn_pi_debug_sel_regval
id|mmr_t
id|sh_xn_pi_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_pi_debug_sel_s
)brace
id|sh_xn_pi_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_pi_debug_sel_u_t
)brace
id|sh_xn_pi_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_MD_DEBUG_SEL&quot;                     */
multiline_comment|/*                       XN MD Debug Port Select                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_debug_sel_u
r_typedef
r_union
id|sh_xn_md_debug_sel_u
(brace
DECL|member|sh_xn_md_debug_sel_regval
id|mmr_t
id|sh_xn_md_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_md_debug_sel_s
)brace
id|sh_xn_md_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_md_debug_sel_u_t
)brace
id|sh_xn_md_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_debug_sel_u
r_typedef
r_union
id|sh_xn_md_debug_sel_u
(brace
DECL|member|sh_xn_md_debug_sel_regval
id|mmr_t
id|sh_xn_md_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_md_debug_sel_s
)brace
id|sh_xn_md_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_md_debug_sel_u_t
)brace
id|sh_xn_md_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_NI0_DEBUG_SEL&quot;                    */
multiline_comment|/*                       XN NI0 Debug Port Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_debug_sel_u
r_typedef
r_union
id|sh_xn_ni0_debug_sel_u
(brace
DECL|member|sh_xn_ni0_debug_sel_regval
id|mmr_t
id|sh_xn_ni0_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_ni0_debug_sel_s
)brace
id|sh_xn_ni0_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_debug_sel_u_t
)brace
id|sh_xn_ni0_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_debug_sel_u
r_typedef
r_union
id|sh_xn_ni0_debug_sel_u
(brace
DECL|member|sh_xn_ni0_debug_sel_regval
id|mmr_t
id|sh_xn_ni0_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_ni0_debug_sel_s
)brace
id|sh_xn_ni0_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_debug_sel_u_t
)brace
id|sh_xn_ni0_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_NI1_DEBUG_SEL&quot;                    */
multiline_comment|/*                       XN NI1 Debug Port Select                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_debug_sel_u
r_typedef
r_union
id|sh_xn_ni1_debug_sel_u
(brace
DECL|member|sh_xn_ni1_debug_sel_regval
id|mmr_t
id|sh_xn_ni1_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_ni1_debug_sel_s
)brace
id|sh_xn_ni1_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_debug_sel_u_t
)brace
id|sh_xn_ni1_debug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_debug_sel_u
r_typedef
r_union
id|sh_xn_ni1_debug_sel_u
(brace
DECL|member|sh_xn_ni1_debug_sel_regval
id|mmr_t
id|sh_xn_ni1_debug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_xn_ni1_debug_sel_s
)brace
id|sh_xn_ni1_debug_sel_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_debug_sel_u_t
)brace
id|sh_xn_ni1_debug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_LB_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 IILB compare LB input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_lb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_exp_data0_s
)brace
id|sh_xn_iilb_lb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_lb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_lb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_exp_data0_s
)brace
id|sh_xn_iilb_lb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_lb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_LB_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 IILB compare LB input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_lb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_exp_data1_s
)brace
id|sh_xn_iilb_lb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_lb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_lb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_exp_data1_s
)brace
id|sh_xn_iilb_lb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_lb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_LB_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare LB input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_lb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_enable0_s
)brace
id|sh_xn_iilb_lb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_enable0_u_t
)brace
id|sh_xn_iilb_lb_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_lb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_enable0_s
)brace
id|sh_xn_iilb_lb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_enable0_u_t
)brace
id|sh_xn_iilb_lb_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_LB_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare LB input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_lb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_enable1_s
)brace
id|sh_xn_iilb_lb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_enable1_u_t
)brace
id|sh_xn_iilb_lb_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_lb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_lb_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_lb_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_lb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_lb_cmp_enable1_s
)brace
id|sh_xn_iilb_lb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_lb_cmp_enable1_u_t
)brace
id|sh_xn_iilb_lb_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_II_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 IILB compare II input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ii_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ii_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ii_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ii_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ii_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ii_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_II_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 IILB compare II input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ii_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ii_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ii_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ii_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ii_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ii_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_II_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare II input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ii_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_enable0_s
)brace
id|sh_xn_iilb_ii_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ii_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ii_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_enable0_s
)brace
id|sh_xn_iilb_ii_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ii_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_II_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare II input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ii_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_enable1_s
)brace
id|sh_xn_iilb_ii_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ii_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ii_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ii_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ii_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ii_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ii_cmp_enable1_s
)brace
id|sh_xn_iilb_ii_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ii_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ii_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_MD_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 IILB compare MD input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_exp_data0_s
)brace
id|sh_xn_iilb_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_exp_data0_s
)brace
id|sh_xn_iilb_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_MD_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 IILB compare MD input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_exp_data1_s
)brace
id|sh_xn_iilb_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_exp_data1_s
)brace
id|sh_xn_iilb_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_MD_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare MD input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_enable0_s
)brace
id|sh_xn_iilb_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_enable0_u_t
)brace
id|sh_xn_iilb_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_enable0_s
)brace
id|sh_xn_iilb_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_enable0_u_t
)brace
id|sh_xn_iilb_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_MD_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare MD input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_enable1_s
)brace
id|sh_xn_iilb_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_enable1_u_t
)brace
id|sh_xn_iilb_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_md_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_md_cmp_enable1_s
)brace
id|sh_xn_iilb_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_md_cmp_enable1_u_t
)brace
id|sh_xn_iilb_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_PI_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 IILB compare PI input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_exp_data0_s
)brace
id|sh_xn_iilb_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_exp_data0_s
)brace
id|sh_xn_iilb_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_PI_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 IILB compare PI input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_exp_data1_s
)brace
id|sh_xn_iilb_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_exp_data1_s
)brace
id|sh_xn_iilb_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_PI_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare PI input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_enable0_s
)brace
id|sh_xn_iilb_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_enable0_u_t
)brace
id|sh_xn_iilb_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_enable0_s
)brace
id|sh_xn_iilb_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_enable0_u_t
)brace
id|sh_xn_iilb_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_IILB_PI_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare PI input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_enable1_s
)brace
id|sh_xn_iilb_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_enable1_u_t
)brace
id|sh_xn_iilb_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_pi_cmp_enable1_s
)brace
id|sh_xn_iilb_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_pi_cmp_enable1_u_t
)brace
id|sh_xn_iilb_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_IILB_NI0_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                IILB compare NI0 input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_IILB_NI0_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                IILB compare NI0 input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_NI0_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare NI0 input enable0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_enable0_s
)brace
id|sh_xn_iilb_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_enable0_s
)brace
id|sh_xn_iilb_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_NI0_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare NI0 input enable1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_enable1_s
)brace
id|sh_xn_iilb_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni0_cmp_enable1_s
)brace
id|sh_xn_iilb_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni0_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_IILB_NI1_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                IILB compare NI1 input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_exp_data0_s
)brace
id|sh_xn_iilb_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_iilb_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_IILB_NI1_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                IILB compare NI1 input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_exp_data1_s
)brace
id|sh_xn_iilb_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_iilb_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_NI1_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    IILB compare NI1 input enable0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_enable0_s
)brace
id|sh_xn_iilb_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_enable0_s
)brace
id|sh_xn_iilb_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_enable0_u_t
)brace
id|sh_xn_iilb_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_IILB_NI1_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    IILB compare NI1 input enable1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_iilb_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_enable1_s
)brace
id|sh_xn_iilb_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_iilb_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_iilb_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_iilb_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_iilb_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_iilb_ni1_cmp_enable1_s
)brace
id|sh_xn_iilb_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_iilb_ni1_cmp_enable1_u_t
)brace
id|sh_xn_iilb_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_IILB_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 MD compare IILB input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_exp_data0_s
)brace
id|sh_xn_md_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_md_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_exp_data0_s
)brace
id|sh_xn_md_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_md_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_IILB_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 MD compare IILB input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_exp_data1_s
)brace
id|sh_xn_md_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_md_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_exp_data1_s
)brace
id|sh_xn_md_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_md_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_IILB_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    MD compare IILB input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_md_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_enable0_s
)brace
id|sh_xn_md_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_enable0_u_t
)brace
id|sh_xn_md_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_md_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_enable0_s
)brace
id|sh_xn_md_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_enable0_u_t
)brace
id|sh_xn_md_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_IILB_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    MD compare IILB input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_md_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_enable1_s
)brace
id|sh_xn_md_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_enable1_u_t
)brace
id|sh_xn_md_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_md_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_iilb_cmp_enable1_s
)brace
id|sh_xn_md_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_iilb_cmp_enable1_u_t
)brace
id|sh_xn_md_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_NI0_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 MD compare NI0 input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_exp_data0_s
)brace
id|sh_xn_md_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_md_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_exp_data0_s
)brace
id|sh_xn_md_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_md_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_NI0_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 MD compare NI0 input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_exp_data1_s
)brace
id|sh_xn_md_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_md_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_exp_data1_s
)brace
id|sh_xn_md_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_md_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_NI0_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     MD compare NI0 input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_md_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_enable0_s
)brace
id|sh_xn_md_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_enable0_u_t
)brace
id|sh_xn_md_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_md_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_enable0_s
)brace
id|sh_xn_md_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_enable0_u_t
)brace
id|sh_xn_md_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_NI0_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     MD compare NI0 input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_md_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_enable1_s
)brace
id|sh_xn_md_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_enable1_u_t
)brace
id|sh_xn_md_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_md_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni0_cmp_enable1_s
)brace
id|sh_xn_md_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni0_cmp_enable1_u_t
)brace
id|sh_xn_md_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_NI1_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 MD compare NI1 input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_exp_data0_s
)brace
id|sh_xn_md_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_md_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_md_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_exp_data0_s
)brace
id|sh_xn_md_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_md_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_MD_NI1_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 MD compare NI1 input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_exp_data1_s
)brace
id|sh_xn_md_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_md_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_md_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_exp_data1_s
)brace
id|sh_xn_md_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_md_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_NI1_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     MD compare NI1 input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_md_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_enable0_s
)brace
id|sh_xn_md_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_enable0_u_t
)brace
id|sh_xn_md_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_md_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_enable0_s
)brace
id|sh_xn_md_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_enable0_u_t
)brace
id|sh_xn_md_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_NI1_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     MD compare NI1 input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_md_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_enable1_s
)brace
id|sh_xn_md_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_enable1_u_t
)brace
id|sh_xn_md_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_md_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_md_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_md_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_ni1_cmp_enable1_s
)brace
id|sh_xn_md_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_ni1_cmp_enable1_u_t
)brace
id|sh_xn_md_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_SIC_CMP_EXP_HDR0&quot;                 */
multiline_comment|/*                MD compare SIC input expected header0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_exp_hdr0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_exp_hdr0_u
(brace
DECL|member|sh_xn_md_sic_cmp_exp_hdr0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_exp_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_exp_hdr0_s
)brace
id|sh_xn_md_sic_cmp_exp_hdr0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_exp_hdr0_u_t
)brace
id|sh_xn_md_sic_cmp_exp_hdr0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_exp_hdr0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_exp_hdr0_u
(brace
DECL|member|sh_xn_md_sic_cmp_exp_hdr0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_exp_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_exp_hdr0_s
)brace
id|sh_xn_md_sic_cmp_exp_hdr0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_exp_hdr0_u_t
)brace
id|sh_xn_md_sic_cmp_exp_hdr0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_MD_SIC_CMP_EXP_HDR1&quot;                 */
multiline_comment|/*                MD compare SIC input expected header1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_exp_hdr1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_exp_hdr1_u
(brace
DECL|member|sh_xn_md_sic_cmp_exp_hdr1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_exp_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_exp_hdr1_s
)brace
id|sh_xn_md_sic_cmp_exp_hdr1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_exp_hdr1_u_t
)brace
id|sh_xn_md_sic_cmp_exp_hdr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_exp_hdr1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_exp_hdr1_u
(brace
DECL|member|sh_xn_md_sic_cmp_exp_hdr1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_exp_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_exp_hdr1_s
)brace
id|sh_xn_md_sic_cmp_exp_hdr1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_exp_hdr1_u_t
)brace
id|sh_xn_md_sic_cmp_exp_hdr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_HDR_ENABLE0&quot;                */
multiline_comment|/*                    MD compare SIC header enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_hdr_enable0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_hdr_enable0_u
(brace
DECL|member|sh_xn_md_sic_cmp_hdr_enable0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_hdr_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_hdr_enable0_s
)brace
id|sh_xn_md_sic_cmp_hdr_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_hdr_enable0_u_t
)brace
id|sh_xn_md_sic_cmp_hdr_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_hdr_enable0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_hdr_enable0_u
(brace
DECL|member|sh_xn_md_sic_cmp_hdr_enable0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_hdr_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_hdr_enable0_s
)brace
id|sh_xn_md_sic_cmp_hdr_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_hdr_enable0_u_t
)brace
id|sh_xn_md_sic_cmp_hdr_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_HDR_ENABLE1&quot;                */
multiline_comment|/*                    MD compare SIC header enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_hdr_enable1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_hdr_enable1_u
(brace
DECL|member|sh_xn_md_sic_cmp_hdr_enable1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_hdr_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_hdr_enable1_s
)brace
id|sh_xn_md_sic_cmp_hdr_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_hdr_enable1_u_t
)brace
id|sh_xn_md_sic_cmp_hdr_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_hdr_enable1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_hdr_enable1_u
(brace
DECL|member|sh_xn_md_sic_cmp_hdr_enable1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_hdr_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_hdr_enable1_s
)brace
id|sh_xn_md_sic_cmp_hdr_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_hdr_enable1_u_t
)brace
id|sh_xn_md_sic_cmp_hdr_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_MD_SIC_CMP_DATA0&quot;                   */
multiline_comment|/*                         MD compare SIC data0                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data0_u
(brace
DECL|member|sh_xn_md_sic_cmp_data0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data0
id|mmr_t
id|data0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data0_s
)brace
id|sh_xn_md_sic_cmp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data0_u_t
)brace
id|sh_xn_md_sic_cmp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data0_u
(brace
DECL|member|sh_xn_md_sic_cmp_data0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data0
id|mmr_t
id|data0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data0_s
)brace
id|sh_xn_md_sic_cmp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data0_u_t
)brace
id|sh_xn_md_sic_cmp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_MD_SIC_CMP_DATA1&quot;                   */
multiline_comment|/*                         MD compare SIC data1                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data1_u
(brace
DECL|member|sh_xn_md_sic_cmp_data1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data1
id|mmr_t
id|data1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data1_s
)brace
id|sh_xn_md_sic_cmp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data1_u_t
)brace
id|sh_xn_md_sic_cmp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data1_u
(brace
DECL|member|sh_xn_md_sic_cmp_data1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data1
id|mmr_t
id|data1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data1_s
)brace
id|sh_xn_md_sic_cmp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data1_u_t
)brace
id|sh_xn_md_sic_cmp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_MD_SIC_CMP_DATA2&quot;                   */
multiline_comment|/*                         MD compare SIC data2                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data2_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data2_u
(brace
DECL|member|sh_xn_md_sic_cmp_data2_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data2
id|mmr_t
id|data2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data2_s
)brace
id|sh_xn_md_sic_cmp_data2_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data2_u_t
)brace
id|sh_xn_md_sic_cmp_data2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data2_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data2_u
(brace
DECL|member|sh_xn_md_sic_cmp_data2_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data2
id|mmr_t
id|data2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data2_s
)brace
id|sh_xn_md_sic_cmp_data2_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data2_u_t
)brace
id|sh_xn_md_sic_cmp_data2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_MD_SIC_CMP_DATA3&quot;                   */
multiline_comment|/*                         MD compare SIC data3                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data3_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data3_u
(brace
DECL|member|sh_xn_md_sic_cmp_data3_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data3
id|mmr_t
id|data3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data3_s
)brace
id|sh_xn_md_sic_cmp_data3_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data3_u_t
)brace
id|sh_xn_md_sic_cmp_data3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data3_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data3_u
(brace
DECL|member|sh_xn_md_sic_cmp_data3_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data3
id|mmr_t
id|data3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data3_s
)brace
id|sh_xn_md_sic_cmp_data3_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data3_u_t
)brace
id|sh_xn_md_sic_cmp_data3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_DATA_ENABLE0&quot;               */
multiline_comment|/*                     MD enable compare SIC data0                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data_enable0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable0_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable0
id|mmr_t
id|data_enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable0_s
)brace
id|sh_xn_md_sic_cmp_data_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable0_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data_enable0_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable0_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable0_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable0
id|mmr_t
id|data_enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable0_s
)brace
id|sh_xn_md_sic_cmp_data_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable0_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_DATA_ENABLE1&quot;               */
multiline_comment|/*                     MD enable compare SIC data1                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data_enable1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable1_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable1
id|mmr_t
id|data_enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable1_s
)brace
id|sh_xn_md_sic_cmp_data_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable1_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data_enable1_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable1_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable1_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable1
id|mmr_t
id|data_enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable1_s
)brace
id|sh_xn_md_sic_cmp_data_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable1_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_DATA_ENABLE2&quot;               */
multiline_comment|/*                     MD enable compare SIC data2                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data_enable2_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable2_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable2_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable2
id|mmr_t
id|data_enable2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable2_s
)brace
id|sh_xn_md_sic_cmp_data_enable2_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable2_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data_enable2_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable2_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable2_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable2
id|mmr_t
id|data_enable2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable2_s
)brace
id|sh_xn_md_sic_cmp_data_enable2_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable2_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_MD_SIC_CMP_DATA_ENABLE3&quot;               */
multiline_comment|/*                     MD enable compare SIC data3                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_sic_cmp_data_enable3_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable3_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable3_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable3
id|mmr_t
id|data_enable3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable3_s
)brace
id|sh_xn_md_sic_cmp_data_enable3_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable3_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_sic_cmp_data_enable3_u
r_typedef
r_union
id|sh_xn_md_sic_cmp_data_enable3_u
(brace
DECL|member|sh_xn_md_sic_cmp_data_enable3_regval
id|mmr_t
id|sh_xn_md_sic_cmp_data_enable3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable3
id|mmr_t
id|data_enable3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_md_sic_cmp_data_enable3_s
)brace
id|sh_xn_md_sic_cmp_data_enable3_s
suffix:semicolon
DECL|typedef|sh_xn_md_sic_cmp_data_enable3_u_t
)brace
id|sh_xn_md_sic_cmp_data_enable3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_IILB_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 PI compare IILB input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_exp_data0_s
)brace
id|sh_xn_pi_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_exp_data0_s
)brace
id|sh_xn_pi_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_IILB_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 PI compare IILB input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_exp_data1_s
)brace
id|sh_xn_pi_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_exp_data1_s
)brace
id|sh_xn_pi_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_IILB_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    PI compare IILB input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_enable0_s
)brace
id|sh_xn_pi_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_enable0_u_t
)brace
id|sh_xn_pi_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_enable0_s
)brace
id|sh_xn_pi_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_enable0_u_t
)brace
id|sh_xn_pi_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_IILB_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    PI compare IILB input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_enable1_s
)brace
id|sh_xn_pi_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_enable1_u_t
)brace
id|sh_xn_pi_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_iilb_cmp_enable1_s
)brace
id|sh_xn_pi_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_iilb_cmp_enable1_u_t
)brace
id|sh_xn_pi_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_NI0_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 PI compare NI0 input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_exp_data0_s
)brace
id|sh_xn_pi_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni0_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_exp_data0_s
)brace
id|sh_xn_pi_ni0_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_ni0_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_NI0_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 PI compare NI0 input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_exp_data1_s
)brace
id|sh_xn_pi_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni0_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_exp_data1_s
)brace
id|sh_xn_pi_ni0_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_ni0_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_NI0_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     PI compare NI0 input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_enable0_s
)brace
id|sh_xn_pi_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_enable0_u_t
)brace
id|sh_xn_pi_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni0_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_enable0_s
)brace
id|sh_xn_pi_ni0_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_enable0_u_t
)brace
id|sh_xn_pi_ni0_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_NI0_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     PI compare NI0 input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_enable1_s
)brace
id|sh_xn_pi_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_enable1_u_t
)brace
id|sh_xn_pi_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni0_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_ni0_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_ni0_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_ni0_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni0_cmp_enable1_s
)brace
id|sh_xn_pi_ni0_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni0_cmp_enable1_u_t
)brace
id|sh_xn_pi_ni0_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_NI1_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 PI compare NI1 input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_exp_data0_s
)brace
id|sh_xn_pi_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni1_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_exp_data0_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_exp_data0_s
)brace
id|sh_xn_pi_ni1_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_exp_data0_u_t
)brace
id|sh_xn_pi_ni1_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_PI_NI1_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 PI compare NI1 input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_exp_data1_s
)brace
id|sh_xn_pi_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni1_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_exp_data1_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_exp_data1_s
)brace
id|sh_xn_pi_ni1_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_exp_data1_u_t
)brace
id|sh_xn_pi_ni1_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_NI1_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     PI compare NI1 input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_enable0_s
)brace
id|sh_xn_pi_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_enable0_u_t
)brace
id|sh_xn_pi_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni1_cmp_enable0_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_enable0_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_enable0_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_enable0_s
)brace
id|sh_xn_pi_ni1_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_enable0_u_t
)brace
id|sh_xn_pi_ni1_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_NI1_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     PI compare NI1 input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_enable1_s
)brace
id|sh_xn_pi_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_enable1_u_t
)brace
id|sh_xn_pi_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_ni1_cmp_enable1_u
r_typedef
r_union
id|sh_xn_pi_ni1_cmp_enable1_u
(brace
DECL|member|sh_xn_pi_ni1_cmp_enable1_regval
id|mmr_t
id|sh_xn_pi_ni1_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_ni1_cmp_enable1_s
)brace
id|sh_xn_pi_ni1_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_ni1_cmp_enable1_u_t
)brace
id|sh_xn_pi_ni1_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_SIC_CMP_EXP_HDR0&quot;                 */
multiline_comment|/*                PI compare SIC input expected header0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_exp_hdr0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_exp_hdr0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_exp_hdr0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_exp_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_exp_hdr0_s
)brace
id|sh_xn_pi_sic_cmp_exp_hdr0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_exp_hdr0_u_t
)brace
id|sh_xn_pi_sic_cmp_exp_hdr0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_exp_hdr0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_exp_hdr0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_exp_hdr0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_exp_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_exp_hdr0_s
)brace
id|sh_xn_pi_sic_cmp_exp_hdr0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_exp_hdr0_u_t
)brace
id|sh_xn_pi_sic_cmp_exp_hdr0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_PI_SIC_CMP_EXP_HDR1&quot;                 */
multiline_comment|/*                PI compare SIC input expected header1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_exp_hdr1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_exp_hdr1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_exp_hdr1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_exp_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_exp_hdr1_s
)brace
id|sh_xn_pi_sic_cmp_exp_hdr1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_exp_hdr1_u_t
)brace
id|sh_xn_pi_sic_cmp_exp_hdr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_exp_hdr1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_exp_hdr1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_exp_hdr1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_exp_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_exp_hdr1_s
)brace
id|sh_xn_pi_sic_cmp_exp_hdr1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_exp_hdr1_u_t
)brace
id|sh_xn_pi_sic_cmp_exp_hdr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_HDR_ENABLE0&quot;                */
multiline_comment|/*                    PI compare SIC header enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_hdr_enable0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_hdr_enable0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_hdr_enable0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_hdr_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_hdr_enable0_s
)brace
id|sh_xn_pi_sic_cmp_hdr_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_hdr_enable0_u_t
)brace
id|sh_xn_pi_sic_cmp_hdr_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_hdr_enable0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_hdr_enable0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_hdr_enable0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_hdr_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_hdr_enable0_s
)brace
id|sh_xn_pi_sic_cmp_hdr_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_hdr_enable0_u_t
)brace
id|sh_xn_pi_sic_cmp_hdr_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_HDR_ENABLE1&quot;                */
multiline_comment|/*                    PI compare SIC header enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_hdr_enable1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_hdr_enable1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_hdr_enable1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_hdr_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_hdr_enable1_s
)brace
id|sh_xn_pi_sic_cmp_hdr_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_hdr_enable1_u_t
)brace
id|sh_xn_pi_sic_cmp_hdr_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_hdr_enable1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_hdr_enable1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_hdr_enable1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_hdr_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_hdr_enable1_s
)brace
id|sh_xn_pi_sic_cmp_hdr_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_hdr_enable1_u_t
)brace
id|sh_xn_pi_sic_cmp_hdr_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_PI_SIC_CMP_DATA0&quot;                   */
multiline_comment|/*                         PI compare SIC data0                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data0
id|mmr_t
id|data0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data0_s
)brace
id|sh_xn_pi_sic_cmp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data0_u_t
)brace
id|sh_xn_pi_sic_cmp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data0
id|mmr_t
id|data0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data0_s
)brace
id|sh_xn_pi_sic_cmp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data0_u_t
)brace
id|sh_xn_pi_sic_cmp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_PI_SIC_CMP_DATA1&quot;                   */
multiline_comment|/*                         PI compare SIC data1                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data1
id|mmr_t
id|data1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data1_s
)brace
id|sh_xn_pi_sic_cmp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data1_u_t
)brace
id|sh_xn_pi_sic_cmp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data1
id|mmr_t
id|data1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data1_s
)brace
id|sh_xn_pi_sic_cmp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data1_u_t
)brace
id|sh_xn_pi_sic_cmp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_PI_SIC_CMP_DATA2&quot;                   */
multiline_comment|/*                         PI compare SIC data2                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data2_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data2_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data2_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data2
id|mmr_t
id|data2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data2_s
)brace
id|sh_xn_pi_sic_cmp_data2_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data2_u_t
)brace
id|sh_xn_pi_sic_cmp_data2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data2_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data2_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data2_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data2
id|mmr_t
id|data2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data2_s
)brace
id|sh_xn_pi_sic_cmp_data2_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data2_u_t
)brace
id|sh_xn_pi_sic_cmp_data2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_PI_SIC_CMP_DATA3&quot;                   */
multiline_comment|/*                         PI compare SIC data3                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data3_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data3_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data3_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data3
id|mmr_t
id|data3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data3_s
)brace
id|sh_xn_pi_sic_cmp_data3_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data3_u_t
)brace
id|sh_xn_pi_sic_cmp_data3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data3_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data3_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data3_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data3
id|mmr_t
id|data3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data3_s
)brace
id|sh_xn_pi_sic_cmp_data3_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data3_u_t
)brace
id|sh_xn_pi_sic_cmp_data3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_DATA_ENABLE0&quot;               */
multiline_comment|/*                     PI enable compare SIC data0                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data_enable0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable0
id|mmr_t
id|data_enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable0_s
)brace
id|sh_xn_pi_sic_cmp_data_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable0_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data_enable0_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable0_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable0_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable0
id|mmr_t
id|data_enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable0_s
)brace
id|sh_xn_pi_sic_cmp_data_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable0_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_DATA_ENABLE1&quot;               */
multiline_comment|/*                     PI enable compare SIC data1                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data_enable1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable1
id|mmr_t
id|data_enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable1_s
)brace
id|sh_xn_pi_sic_cmp_data_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable1_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data_enable1_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable1_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable1_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable1
id|mmr_t
id|data_enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable1_s
)brace
id|sh_xn_pi_sic_cmp_data_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable1_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_DATA_ENABLE2&quot;               */
multiline_comment|/*                     PI enable compare SIC data2                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data_enable2_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable2_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable2_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable2
id|mmr_t
id|data_enable2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable2_s
)brace
id|sh_xn_pi_sic_cmp_data_enable2_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable2_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data_enable2_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable2_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable2_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable2
id|mmr_t
id|data_enable2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable2_s
)brace
id|sh_xn_pi_sic_cmp_data_enable2_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable2_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_PI_SIC_CMP_DATA_ENABLE3&quot;               */
multiline_comment|/*                     PI enable compare SIC data3                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_pi_sic_cmp_data_enable3_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable3_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable3_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable3
id|mmr_t
id|data_enable3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable3_s
)brace
id|sh_xn_pi_sic_cmp_data_enable3_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable3_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_pi_sic_cmp_data_enable3_u
r_typedef
r_union
id|sh_xn_pi_sic_cmp_data_enable3_u
(brace
DECL|member|sh_xn_pi_sic_cmp_data_enable3_regval
id|mmr_t
id|sh_xn_pi_sic_cmp_data_enable3_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_enable3
id|mmr_t
id|data_enable3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_pi_sic_cmp_data_enable3_s
)brace
id|sh_xn_pi_sic_cmp_data_enable3_s
suffix:semicolon
DECL|typedef|sh_xn_pi_sic_cmp_data_enable3_u_t
)brace
id|sh_xn_pi_sic_cmp_data_enable3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_NI0_IILB_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                NI0 compare IILB input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_exp_data0_s
)brace
id|sh_xn_ni0_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_exp_data0_s
)brace
id|sh_xn_ni0_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_NI0_IILB_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                NI0 compare IILB input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_exp_data1_s
)brace
id|sh_xn_ni0_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_exp_data1_s
)brace
id|sh_xn_ni0_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_IILB_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    NI0 compare IILB input enable0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_enable0_s
)brace
id|sh_xn_ni0_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_enable0_u_t
)brace
id|sh_xn_ni0_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_enable0_s
)brace
id|sh_xn_ni0_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_enable0_u_t
)brace
id|sh_xn_ni0_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_IILB_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    NI0 compare IILB input enable1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_enable1_s
)brace
id|sh_xn_ni0_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_enable1_u_t
)brace
id|sh_xn_ni0_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_iilb_cmp_enable1_s
)brace
id|sh_xn_ni0_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_iilb_cmp_enable1_u_t
)brace
id|sh_xn_ni0_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_PI_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI0 compare PI input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_exp_data0_s
)brace
id|sh_xn_ni0_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_exp_data0_s
)brace
id|sh_xn_ni0_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_PI_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI0 compare PI input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_exp_data1_s
)brace
id|sh_xn_ni0_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_exp_data1_s
)brace
id|sh_xn_ni0_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_PI_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI0 compare PI input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_enable0_s
)brace
id|sh_xn_ni0_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_enable0_u_t
)brace
id|sh_xn_ni0_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_enable0_s
)brace
id|sh_xn_ni0_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_enable0_u_t
)brace
id|sh_xn_ni0_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_PI_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI0 compare PI input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_enable1_s
)brace
id|sh_xn_ni0_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_enable1_u_t
)brace
id|sh_xn_ni0_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_pi_cmp_enable1_s
)brace
id|sh_xn_ni0_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_pi_cmp_enable1_u_t
)brace
id|sh_xn_ni0_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_MD_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI0 compare MD input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_exp_data0_s
)brace
id|sh_xn_ni0_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_exp_data0_s
)brace
id|sh_xn_ni0_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_MD_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI0 compare MD input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_exp_data1_s
)brace
id|sh_xn_ni0_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_exp_data1_s
)brace
id|sh_xn_ni0_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_MD_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI0 compare MD input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_enable0_s
)brace
id|sh_xn_ni0_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_enable0_u_t
)brace
id|sh_xn_ni0_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_enable0_s
)brace
id|sh_xn_ni0_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_enable0_u_t
)brace
id|sh_xn_ni0_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_MD_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI0 compare MD input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_enable1_s
)brace
id|sh_xn_ni0_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_enable1_u_t
)brace
id|sh_xn_ni0_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_md_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_md_cmp_enable1_s
)brace
id|sh_xn_ni0_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_md_cmp_enable1_u_t
)brace
id|sh_xn_ni0_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_NI_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI0 compare NI input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_ni_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_exp_data0_s
)brace
id|sh_xn_ni0_ni_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_ni_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_ni_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_exp_data0_s
)brace
id|sh_xn_ni0_ni_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_ni_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_NI_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI0 compare NI input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_ni_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_exp_data1_s
)brace
id|sh_xn_ni0_ni_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_ni_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_ni_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_exp_data1_s
)brace
id|sh_xn_ni0_ni_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_ni_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_NI_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI0 compare NI input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_ni_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_enable0_s
)brace
id|sh_xn_ni0_ni_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_enable0_u_t
)brace
id|sh_xn_ni0_ni_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_ni_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_enable0_s
)brace
id|sh_xn_ni0_ni_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_enable0_u_t
)brace
id|sh_xn_ni0_ni_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_NI_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI0 compare NI input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_ni_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_enable1_s
)brace
id|sh_xn_ni0_ni_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_enable1_u_t
)brace
id|sh_xn_ni0_ni_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_ni_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_ni_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_ni_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_ni_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_ni_cmp_enable1_s
)brace
id|sh_xn_ni0_ni_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_ni_cmp_enable1_u_t
)brace
id|sh_xn_ni0_ni_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_LLP_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 NI0 compare LLP input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_llp_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_exp_data0_s
)brace
id|sh_xn_ni0_llp_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_llp_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_llp_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_exp_data0_s
)brace
id|sh_xn_ni0_llp_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_exp_data0_u_t
)brace
id|sh_xn_ni0_llp_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI0_LLP_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 NI0 compare LLP input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_llp_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_exp_data1_s
)brace
id|sh_xn_ni0_llp_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_llp_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_llp_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_exp_data1_s
)brace
id|sh_xn_ni0_llp_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_exp_data1_u_t
)brace
id|sh_xn_ni0_llp_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_LLP_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    NI0 compare LLP input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_llp_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_enable0_s
)brace
id|sh_xn_ni0_llp_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_enable0_u_t
)brace
id|sh_xn_ni0_llp_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_llp_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_enable0_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_enable0_s
)brace
id|sh_xn_ni0_llp_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_enable0_u_t
)brace
id|sh_xn_ni0_llp_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI0_LLP_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    NI0 compare LLP input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni0_llp_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_enable1_s
)brace
id|sh_xn_ni0_llp_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_enable1_u_t
)brace
id|sh_xn_ni0_llp_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni0_llp_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni0_llp_cmp_enable1_u
(brace
DECL|member|sh_xn_ni0_llp_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni0_llp_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni0_llp_cmp_enable1_s
)brace
id|sh_xn_ni0_llp_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni0_llp_cmp_enable1_u_t
)brace
id|sh_xn_ni0_llp_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_NI1_IILB_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                NI1 compare IILB input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_exp_data0_s
)brace
id|sh_xn_ni1_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_iilb_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_exp_data0_s
)brace
id|sh_xn_ni1_iilb_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_iilb_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_XN_NI1_IILB_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                NI1 compare IILB input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_exp_data1_s
)brace
id|sh_xn_ni1_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_iilb_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_exp_data1_s
)brace
id|sh_xn_ni1_iilb_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_iilb_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_IILB_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    NI1 compare IILB input enable0                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_enable0_s
)brace
id|sh_xn_ni1_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_enable0_u_t
)brace
id|sh_xn_ni1_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_iilb_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_enable0_s
)brace
id|sh_xn_ni1_iilb_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_enable0_u_t
)brace
id|sh_xn_ni1_iilb_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_IILB_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    NI1 compare IILB input enable1                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_enable1_s
)brace
id|sh_xn_ni1_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_enable1_u_t
)brace
id|sh_xn_ni1_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_iilb_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_iilb_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_iilb_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_iilb_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_iilb_cmp_enable1_s
)brace
id|sh_xn_ni1_iilb_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_iilb_cmp_enable1_u_t
)brace
id|sh_xn_ni1_iilb_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_PI_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI1 compare PI input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_exp_data0_s
)brace
id|sh_xn_ni1_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_pi_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_exp_data0_s
)brace
id|sh_xn_ni1_pi_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_pi_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_PI_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI1 compare PI input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_exp_data1_s
)brace
id|sh_xn_ni1_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_pi_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_exp_data1_s
)brace
id|sh_xn_ni1_pi_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_pi_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_PI_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI1 compare PI input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_enable0_s
)brace
id|sh_xn_ni1_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_enable0_u_t
)brace
id|sh_xn_ni1_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_pi_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_enable0_s
)brace
id|sh_xn_ni1_pi_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_enable0_u_t
)brace
id|sh_xn_ni1_pi_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_PI_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI1 compare PI input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_enable1_s
)brace
id|sh_xn_ni1_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_enable1_u_t
)brace
id|sh_xn_ni1_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_pi_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_pi_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_pi_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_pi_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_pi_cmp_enable1_s
)brace
id|sh_xn_ni1_pi_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_pi_cmp_enable1_u_t
)brace
id|sh_xn_ni1_pi_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_MD_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI1 compare MD input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_exp_data0_s
)brace
id|sh_xn_ni1_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_md_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_md_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_exp_data0_s
)brace
id|sh_xn_ni1_md_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_md_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_MD_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI1 compare MD input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_exp_data1_s
)brace
id|sh_xn_ni1_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_md_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_md_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_exp_data1_s
)brace
id|sh_xn_ni1_md_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_md_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_MD_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI1 compare MD input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_enable0_s
)brace
id|sh_xn_ni1_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_enable0_u_t
)brace
id|sh_xn_ni1_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_md_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_md_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_enable0_s
)brace
id|sh_xn_ni1_md_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_enable0_u_t
)brace
id|sh_xn_ni1_md_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_MD_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI1 compare MD input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_enable1_s
)brace
id|sh_xn_ni1_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_enable1_u_t
)brace
id|sh_xn_ni1_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_md_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_md_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_md_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_md_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_md_cmp_enable1_s
)brace
id|sh_xn_ni1_md_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_md_cmp_enable1_u_t
)brace
id|sh_xn_ni1_md_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_NI_CMP_EXP_DATA0&quot;                 */
multiline_comment|/*                 NI1 compare NI input expected data0                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_ni_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_exp_data0_s
)brace
id|sh_xn_ni1_ni_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_ni_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_ni_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_exp_data0_s
)brace
id|sh_xn_ni1_ni_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_ni_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_NI_CMP_EXP_DATA1&quot;                 */
multiline_comment|/*                 NI1 compare NI input expected data1                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_ni_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_exp_data1_s
)brace
id|sh_xn_ni1_ni_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_ni_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_ni_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_exp_data1_s
)brace
id|sh_xn_ni1_ni_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_ni_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_NI_CMP_ENABLE0&quot;                  */
multiline_comment|/*                     NI1 compare NI input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_ni_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_enable0_s
)brace
id|sh_xn_ni1_ni_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_enable0_u_t
)brace
id|sh_xn_ni1_ni_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_ni_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_enable0_s
)brace
id|sh_xn_ni1_ni_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_enable0_u_t
)brace
id|sh_xn_ni1_ni_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_NI_CMP_ENABLE1&quot;                  */
multiline_comment|/*                     NI1 compare NI input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_ni_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_enable1_s
)brace
id|sh_xn_ni1_ni_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_enable1_u_t
)brace
id|sh_xn_ni1_ni_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_ni_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_ni_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_ni_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_ni_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_ni_cmp_enable1_s
)brace
id|sh_xn_ni1_ni_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_ni_cmp_enable1_u_t
)brace
id|sh_xn_ni1_ni_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_LLP_CMP_EXP_DATA0&quot;                */
multiline_comment|/*                 NI1 compare LLP input expected data0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_llp_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_exp_data0_s
)brace
id|sh_xn_ni1_llp_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_llp_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_llp_cmp_exp_data0_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_exp_data0_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_exp_data0_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_exp_data0_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_exp_data0_s
)brace
id|sh_xn_ni1_llp_cmp_exp_data0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_exp_data0_u_t
)brace
id|sh_xn_ni1_llp_cmp_exp_data0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_NI1_LLP_CMP_EXP_DATA1&quot;                */
multiline_comment|/*                 NI1 compare LLP input expected data1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_llp_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_exp_data1_s
)brace
id|sh_xn_ni1_llp_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_llp_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_llp_cmp_exp_data1_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_exp_data1_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_exp_data1_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_exp_data1_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_exp_data1_s
)brace
id|sh_xn_ni1_llp_cmp_exp_data1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_exp_data1_u_t
)brace
id|sh_xn_ni1_llp_cmp_exp_data1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_LLP_CMP_ENABLE0&quot;                 */
multiline_comment|/*                    NI1 compare LLP input enable0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_llp_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_enable0_s
)brace
id|sh_xn_ni1_llp_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_enable0_u_t
)brace
id|sh_xn_ni1_llp_cmp_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_llp_cmp_enable0_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_enable0_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_enable0_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_enable0_s
)brace
id|sh_xn_ni1_llp_cmp_enable0_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_enable0_u_t
)brace
id|sh_xn_ni1_llp_cmp_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_NI1_LLP_CMP_ENABLE1&quot;                 */
multiline_comment|/*                    NI1 compare LLP input enable1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_ni1_llp_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_enable1_s
)brace
id|sh_xn_ni1_llp_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_enable1_u_t
)brace
id|sh_xn_ni1_llp_cmp_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_ni1_llp_cmp_enable1_u
r_typedef
r_union
id|sh_xn_ni1_llp_cmp_enable1_u
(brace
DECL|member|sh_xn_ni1_llp_cmp_enable1_regval
id|mmr_t
id|sh_xn_ni1_llp_cmp_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_ni1_llp_cmp_enable1_s
)brace
id|sh_xn_ni1_llp_cmp_enable1_s
suffix:semicolon
DECL|typedef|sh_xn_ni1_llp_cmp_enable1_u_t
)brace
id|sh_xn_ni1_llp_cmp_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNPI_ECC_INJ_REG&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_ecc_inj_reg_u
r_typedef
r_union
id|sh_xnpi_ecc_inj_reg_u
(brace
DECL|member|sh_xnpi_ecc_inj_reg_regval
id|mmr_t
id|sh_xnpi_ecc_inj_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|byte0
id|mmr_t
id|byte0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot0
id|mmr_t
id|data_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont0
id|mmr_t
id|data_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot0
id|mmr_t
id|data_cb_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont0
id|mmr_t
id|data_cb_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte1
id|mmr_t
id|byte1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot1
id|mmr_t
id|data_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont1
id|mmr_t
id|data_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot1
id|mmr_t
id|data_cb_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont1
id|mmr_t
id|data_cb_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte2
id|mmr_t
id|byte2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot2
id|mmr_t
id|data_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont2
id|mmr_t
id|data_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot2
id|mmr_t
id|data_cb_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont2
id|mmr_t
id|data_cb_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte3
id|mmr_t
id|byte3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot3
id|mmr_t
id|data_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont3
id|mmr_t
id|data_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot3
id|mmr_t
id|data_cb_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont3
id|mmr_t
id|data_cb_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_ecc_inj_reg_s
)brace
id|sh_xnpi_ecc_inj_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc_inj_reg_u_t
)brace
id|sh_xnpi_ecc_inj_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_ecc_inj_reg_u
r_typedef
r_union
id|sh_xnpi_ecc_inj_reg_u
(brace
DECL|member|sh_xnpi_ecc_inj_reg_regval
id|mmr_t
id|sh_xnpi_ecc_inj_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_cb_cont3
id|mmr_t
id|data_cb_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot3
id|mmr_t
id|data_cb_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont3
id|mmr_t
id|data_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot3
id|mmr_t
id|data_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte3
id|mmr_t
id|byte3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont2
id|mmr_t
id|data_cb_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot2
id|mmr_t
id|data_cb_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont2
id|mmr_t
id|data_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot2
id|mmr_t
id|data_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte2
id|mmr_t
id|byte2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont1
id|mmr_t
id|data_cb_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot1
id|mmr_t
id|data_cb_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont1
id|mmr_t
id|data_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot1
id|mmr_t
id|data_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte1
id|mmr_t
id|byte1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont0
id|mmr_t
id|data_cb_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot0
id|mmr_t
id|data_cb_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont0
id|mmr_t
id|data_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot0
id|mmr_t
id|data_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte0
id|mmr_t
id|byte0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xnpi_ecc_inj_reg_s
)brace
id|sh_xnpi_ecc_inj_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc_inj_reg_u_t
)brace
id|sh_xnpi_ecc_inj_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_ECC0_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_ecc0_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc0_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc0_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc0_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc0
id|mmr_t
id|mask_ecc0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc0_inj_mask_reg_s
)brace
id|sh_xnpi_ecc0_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc0_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc0_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_ecc0_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc0_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc0_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc0_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc0
id|mmr_t
id|mask_ecc0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc0_inj_mask_reg_s
)brace
id|sh_xnpi_ecc0_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc0_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc0_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_ECC1_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_ecc1_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc1_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc1_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc1_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc1
id|mmr_t
id|mask_ecc1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc1_inj_mask_reg_s
)brace
id|sh_xnpi_ecc1_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc1_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc1_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_ecc1_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc1_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc1_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc1_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc1
id|mmr_t
id|mask_ecc1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc1_inj_mask_reg_s
)brace
id|sh_xnpi_ecc1_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc1_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc1_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_ECC2_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_ecc2_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc2_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc2_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc2_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc2
id|mmr_t
id|mask_ecc2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc2_inj_mask_reg_s
)brace
id|sh_xnpi_ecc2_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc2_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc2_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_ecc2_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc2_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc2_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc2_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc2
id|mmr_t
id|mask_ecc2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc2_inj_mask_reg_s
)brace
id|sh_xnpi_ecc2_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc2_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc2_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNPI_ECC3_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_ecc3_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc3_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc3_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc3_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc3
id|mmr_t
id|mask_ecc3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc3_inj_mask_reg_s
)brace
id|sh_xnpi_ecc3_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc3_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc3_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_ecc3_inj_mask_reg_u
r_typedef
r_union
id|sh_xnpi_ecc3_inj_mask_reg_u
(brace
DECL|member|sh_xnpi_ecc3_inj_mask_reg_regval
id|mmr_t
id|sh_xnpi_ecc3_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc3
id|mmr_t
id|mask_ecc3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnpi_ecc3_inj_mask_reg_s
)brace
id|sh_xnpi_ecc3_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnpi_ecc3_inj_mask_reg_u_t
)brace
id|sh_xnpi_ecc3_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNMD_ECC_INJ_REG&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc_inj_reg_u
r_typedef
r_union
id|sh_xnmd_ecc_inj_reg_u
(brace
DECL|member|sh_xnmd_ecc_inj_reg_regval
id|mmr_t
id|sh_xnmd_ecc_inj_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|byte0
id|mmr_t
id|byte0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot0
id|mmr_t
id|data_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont0
id|mmr_t
id|data_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot0
id|mmr_t
id|data_cb_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont0
id|mmr_t
id|data_cb_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte1
id|mmr_t
id|byte1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot1
id|mmr_t
id|data_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont1
id|mmr_t
id|data_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot1
id|mmr_t
id|data_cb_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont1
id|mmr_t
id|data_cb_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte2
id|mmr_t
id|byte2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot2
id|mmr_t
id|data_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont2
id|mmr_t
id|data_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot2
id|mmr_t
id|data_cb_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont2
id|mmr_t
id|data_cb_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|byte3
id|mmr_t
id|byte3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|data_1shot3
id|mmr_t
id|data_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont3
id|mmr_t
id|data_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot3
id|mmr_t
id|data_cb_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_cont3
id|mmr_t
id|data_cb_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_ecc_inj_reg_s
)brace
id|sh_xnmd_ecc_inj_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc_inj_reg_u_t
)brace
id|sh_xnmd_ecc_inj_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc_inj_reg_u
r_typedef
r_union
id|sh_xnmd_ecc_inj_reg_u
(brace
DECL|member|sh_xnmd_ecc_inj_reg_regval
id|mmr_t
id|sh_xnmd_ecc_inj_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_cb_cont3
id|mmr_t
id|data_cb_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot3
id|mmr_t
id|data_cb_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont3
id|mmr_t
id|data_cont3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot3
id|mmr_t
id|data_1shot3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte3
id|mmr_t
id|byte3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont2
id|mmr_t
id|data_cb_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot2
id|mmr_t
id|data_cb_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont2
id|mmr_t
id|data_cont2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot2
id|mmr_t
id|data_1shot2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte2
id|mmr_t
id|byte2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont1
id|mmr_t
id|data_cb_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot1
id|mmr_t
id|data_cb_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont1
id|mmr_t
id|data_cont1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot1
id|mmr_t
id|data_1shot1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte1
id|mmr_t
id|byte1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|data_cb_cont0
id|mmr_t
id|data_cb_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cb_1shot0
id|mmr_t
id|data_cb_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_cont0
id|mmr_t
id|data_cont0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|data_1shot0
id|mmr_t
id|data_1shot0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|byte0
id|mmr_t
id|byte0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xnmd_ecc_inj_reg_s
)brace
id|sh_xnmd_ecc_inj_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc_inj_reg_u_t
)brace
id|sh_xnmd_ecc_inj_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_ECC0_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc0_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc0_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc0_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc0_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc0
id|mmr_t
id|mask_ecc0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc0_inj_mask_reg_s
)brace
id|sh_xnmd_ecc0_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc0_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc0_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc0_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc0_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc0_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc0_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc0
id|mmr_t
id|mask_ecc0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc0_inj_mask_reg_s
)brace
id|sh_xnmd_ecc0_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc0_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc0_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_ECC1_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc1_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc1_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc1_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc1_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc1
id|mmr_t
id|mask_ecc1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc1_inj_mask_reg_s
)brace
id|sh_xnmd_ecc1_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc1_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc1_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc1_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc1_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc1_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc1_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc1
id|mmr_t
id|mask_ecc1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc1_inj_mask_reg_s
)brace
id|sh_xnmd_ecc1_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc1_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc1_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_ECC2_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc2_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc2_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc2_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc2_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc2
id|mmr_t
id|mask_ecc2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc2_inj_mask_reg_s
)brace
id|sh_xnmd_ecc2_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc2_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc2_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc2_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc2_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc2_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc2_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc2
id|mmr_t
id|mask_ecc2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc2_inj_mask_reg_s
)brace
id|sh_xnmd_ecc2_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc2_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc2_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNMD_ECC3_INJ_MASK_REG&quot;                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc3_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc3_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc3_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc3_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc3
id|mmr_t
id|mask_ecc3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc3_inj_mask_reg_s
)brace
id|sh_xnmd_ecc3_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc3_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc3_inj_mask_reg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc3_inj_mask_reg_u
r_typedef
r_union
id|sh_xnmd_ecc3_inj_mask_reg_u
(brace
DECL|member|sh_xnmd_ecc3_inj_mask_reg_regval
id|mmr_t
id|sh_xnmd_ecc3_inj_mask_reg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask_ecc3
id|mmr_t
id|mask_ecc3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xnmd_ecc3_inj_mask_reg_s
)brace
id|sh_xnmd_ecc3_inj_mask_reg_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc3_inj_mask_reg_u_t
)brace
id|sh_xnmd_ecc3_inj_mask_reg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNMD_ECC_ERR_REPORT&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_ecc_err_report_u
r_typedef
r_union
id|sh_xnmd_ecc_err_report_u
(brace
DECL|member|sh_xnmd_ecc_err_report_regval
id|mmr_t
id|sh_xnmd_ecc_err_report_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecc_disable0
id|mmr_t
id|ecc_disable0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable1
id|mmr_t
id|ecc_disable1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable2
id|mmr_t
id|ecc_disable2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable3
id|mmr_t
id|ecc_disable3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|15
suffix:semicolon
DECL|member|sh_xnmd_ecc_err_report_s
)brace
id|sh_xnmd_ecc_err_report_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc_err_report_u_t
)brace
id|sh_xnmd_ecc_err_report_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_ecc_err_report_u
r_typedef
r_union
id|sh_xnmd_ecc_err_report_u
(brace
DECL|member|sh_xnmd_ecc_err_report_regval
id|mmr_t
id|sh_xnmd_ecc_err_report_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable3
id|mmr_t
id|ecc_disable3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable2
id|mmr_t
id|ecc_disable2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable1
id|mmr_t
id|ecc_disable1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|15
suffix:semicolon
DECL|member|ecc_disable0
id|mmr_t
id|ecc_disable0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_ecc_err_report_s
)brace
id|sh_xnmd_ecc_err_report_s
suffix:semicolon
DECL|typedef|sh_xnmd_ecc_err_report_u_t
)brace
id|sh_xnmd_ecc_err_report_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI0_ERROR_SUMMARY_1&quot;                   */
multiline_comment|/*                       ni0  Error Summary Bits                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_summary_1_u
r_typedef
r_union
id|sh_ni0_error_summary_1_u
(brace
DECL|member|sh_ni0_error_summary_1_regval
id|mmr_t
id|sh_ni0_error_summary_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_summary_1_s
)brace
id|sh_ni0_error_summary_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_summary_1_u_t
)brace
id|sh_ni0_error_summary_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_summary_1_u
r_typedef
r_union
id|sh_ni0_error_summary_1_u
(brace
DECL|member|sh_ni0_error_summary_1_regval
id|mmr_t
id|sh_ni0_error_summary_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_summary_1_s
)brace
id|sh_ni0_error_summary_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_summary_1_u_t
)brace
id|sh_ni0_error_summary_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI0_ERROR_SUMMARY_2&quot;                   */
multiline_comment|/*                       ni0  Error Summary Bits                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_summary_2_u
r_typedef
r_union
id|sh_ni0_error_summary_2_u
(brace
DECL|member|sh_ni0_error_summary_2_regval
id|mmr_t
id|sh_ni0_error_summary_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_summary_2_s
)brace
id|sh_ni0_error_summary_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_summary_2_u_t
)brace
id|sh_ni0_error_summary_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_summary_2_u
r_typedef
r_union
id|sh_ni0_error_summary_2_u
(brace
DECL|member|sh_ni0_error_summary_2_regval
id|mmr_t
id|sh_ni0_error_summary_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_summary_2_s
)brace
id|sh_ni0_error_summary_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_summary_2_u_t
)brace
id|sh_ni0_error_summary_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI0_ERROR_OVERFLOW_1&quot;                  */
multiline_comment|/*                       ni0  Error Overflow Bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_overflow_1_u
r_typedef
r_union
id|sh_ni0_error_overflow_1_u
(brace
DECL|member|sh_ni0_error_overflow_1_regval
id|mmr_t
id|sh_ni0_error_overflow_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_overflow_1_s
)brace
id|sh_ni0_error_overflow_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_overflow_1_u_t
)brace
id|sh_ni0_error_overflow_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_overflow_1_u
r_typedef
r_union
id|sh_ni0_error_overflow_1_u
(brace
DECL|member|sh_ni0_error_overflow_1_regval
id|mmr_t
id|sh_ni0_error_overflow_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_overflow_1_s
)brace
id|sh_ni0_error_overflow_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_overflow_1_u_t
)brace
id|sh_ni0_error_overflow_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI0_ERROR_OVERFLOW_2&quot;                  */
multiline_comment|/*                       ni0  Error Overflow Bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_overflow_2_u
r_typedef
r_union
id|sh_ni0_error_overflow_2_u
(brace
DECL|member|sh_ni0_error_overflow_2_regval
id|mmr_t
id|sh_ni0_error_overflow_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_overflow_2_s
)brace
id|sh_ni0_error_overflow_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_overflow_2_u_t
)brace
id|sh_ni0_error_overflow_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_overflow_2_u
r_typedef
r_union
id|sh_ni0_error_overflow_2_u
(brace
DECL|member|sh_ni0_error_overflow_2_regval
id|mmr_t
id|sh_ni0_error_overflow_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_overflow_2_s
)brace
id|sh_ni0_error_overflow_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_overflow_2_u_t
)brace
id|sh_ni0_error_overflow_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_ERROR_MASK_1&quot;                    */
multiline_comment|/*                         ni0  Error Mask Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_mask_1_u
r_typedef
r_union
id|sh_ni0_error_mask_1_u
(brace
DECL|member|sh_ni0_error_mask_1_regval
id|mmr_t
id|sh_ni0_error_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_mask_1_s
)brace
id|sh_ni0_error_mask_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_mask_1_u_t
)brace
id|sh_ni0_error_mask_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_mask_1_u
r_typedef
r_union
id|sh_ni0_error_mask_1_u
(brace
DECL|member|sh_ni0_error_mask_1_regval
id|mmr_t
id|sh_ni0_error_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_mask_1_s
)brace
id|sh_ni0_error_mask_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_mask_1_u_t
)brace
id|sh_ni0_error_mask_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI0_ERROR_MASK_2&quot;                    */
multiline_comment|/*                         ni0  Error Mask Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_mask_2_u
r_typedef
r_union
id|sh_ni0_error_mask_2_u
(brace
DECL|member|sh_ni0_error_mask_2_regval
id|mmr_t
id|sh_ni0_error_mask_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_mask_2_s
)brace
id|sh_ni0_error_mask_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_mask_2_u_t
)brace
id|sh_ni0_error_mask_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_mask_2_u
r_typedef
r_union
id|sh_ni0_error_mask_2_u
(brace
DECL|member|sh_ni0_error_mask_2_regval
id|mmr_t
id|sh_ni0_error_mask_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_error_mask_2_s
)brace
id|sh_ni0_error_mask_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_mask_2_u_t
)brace
id|sh_ni0_error_mask_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_FIRST_ERROR_1&quot;                    */
multiline_comment|/*                        ni0  First Error Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_first_error_1_u
r_typedef
r_union
id|sh_ni0_first_error_1_u
(brace
DECL|member|sh_ni0_first_error_1_regval
id|mmr_t
id|sh_ni0_first_error_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_first_error_1_s
)brace
id|sh_ni0_first_error_1_s
suffix:semicolon
DECL|typedef|sh_ni0_first_error_1_u_t
)brace
id|sh_ni0_first_error_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_first_error_1_u
r_typedef
r_union
id|sh_ni0_first_error_1_u
(brace
DECL|member|sh_ni0_first_error_1_regval
id|mmr_t
id|sh_ni0_first_error_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_first_error_1_s
)brace
id|sh_ni0_first_error_1_s
suffix:semicolon
DECL|typedef|sh_ni0_first_error_1_u_t
)brace
id|sh_ni0_first_error_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_FIRST_ERROR_2&quot;                    */
multiline_comment|/*                         ni0 First Error Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_first_error_2_u
r_typedef
r_union
id|sh_ni0_first_error_2_u
(brace
DECL|member|sh_ni0_first_error_2_regval
id|mmr_t
id|sh_ni0_first_error_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_first_error_2_s
)brace
id|sh_ni0_first_error_2_s
suffix:semicolon
DECL|typedef|sh_ni0_first_error_2_u_t
)brace
id|sh_ni0_first_error_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_first_error_2_u
r_typedef
r_union
id|sh_ni0_first_error_2_u
(brace
DECL|member|sh_ni0_first_error_2_regval
id|mmr_t
id|sh_ni0_first_error_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni0_first_error_2_s
)brace
id|sh_ni0_first_error_2_s
suffix:semicolon
DECL|typedef|sh_ni0_first_error_2_u_t
)brace
id|sh_ni0_first_error_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_ERROR_DETAIL_1&quot;                   */
multiline_comment|/*                ni0 Chiplet no match header bits 63:0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_detail_1_u
r_typedef
r_union
id|sh_ni0_error_detail_1_u
(brace
DECL|member|sh_ni0_error_detail_1_regval
id|mmr_t
id|sh_ni0_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_error_detail_1_s
)brace
id|sh_ni0_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_1_u_t
)brace
id|sh_ni0_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_detail_1_u
r_typedef
r_union
id|sh_ni0_error_detail_1_u
(brace
DECL|member|sh_ni0_error_detail_1_regval
id|mmr_t
id|sh_ni0_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_error_detail_1_s
)brace
id|sh_ni0_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_1_u_t
)brace
id|sh_ni0_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_ERROR_DETAIL_2&quot;                   */
multiline_comment|/*               ni0 Chiplet no match header bits 127:64                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_detail_2_u
r_typedef
r_union
id|sh_ni0_error_detail_2_u
(brace
DECL|member|sh_ni0_error_detail_2_regval
id|mmr_t
id|sh_ni0_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_error_detail_2_s
)brace
id|sh_ni0_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_2_u_t
)brace
id|sh_ni0_error_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_detail_2_u
r_typedef
r_union
id|sh_ni0_error_detail_2_u
(brace
DECL|member|sh_ni0_error_detail_2_regval
id|mmr_t
id|sh_ni0_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni0_error_detail_2_s
)brace
id|sh_ni0_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_2_u_t
)brace
id|sh_ni0_error_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI1_ERROR_SUMMARY_1&quot;                   */
multiline_comment|/*                       ni1  Error Summary Bits                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_summary_1_u
r_typedef
r_union
id|sh_ni1_error_summary_1_u
(brace
DECL|member|sh_ni1_error_summary_1_regval
id|mmr_t
id|sh_ni1_error_summary_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_summary_1_s
)brace
id|sh_ni1_error_summary_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_summary_1_u_t
)brace
id|sh_ni1_error_summary_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_summary_1_u
r_typedef
r_union
id|sh_ni1_error_summary_1_u
(brace
DECL|member|sh_ni1_error_summary_1_regval
id|mmr_t
id|sh_ni1_error_summary_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_summary_1_s
)brace
id|sh_ni1_error_summary_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_summary_1_u_t
)brace
id|sh_ni1_error_summary_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI1_ERROR_SUMMARY_2&quot;                   */
multiline_comment|/*                       ni1  Error Summary Bits                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_summary_2_u
r_typedef
r_union
id|sh_ni1_error_summary_2_u
(brace
DECL|member|sh_ni1_error_summary_2_regval
id|mmr_t
id|sh_ni1_error_summary_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_summary_2_s
)brace
id|sh_ni1_error_summary_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_summary_2_u_t
)brace
id|sh_ni1_error_summary_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_summary_2_u
r_typedef
r_union
id|sh_ni1_error_summary_2_u
(brace
DECL|member|sh_ni1_error_summary_2_regval
id|mmr_t
id|sh_ni1_error_summary_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_summary_2_s
)brace
id|sh_ni1_error_summary_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_summary_2_u_t
)brace
id|sh_ni1_error_summary_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI1_ERROR_OVERFLOW_1&quot;                  */
multiline_comment|/*                       ni1  Error Overflow Bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_overflow_1_u
r_typedef
r_union
id|sh_ni1_error_overflow_1_u
(brace
DECL|member|sh_ni1_error_overflow_1_regval
id|mmr_t
id|sh_ni1_error_overflow_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_overflow_1_s
)brace
id|sh_ni1_error_overflow_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_overflow_1_u_t
)brace
id|sh_ni1_error_overflow_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_overflow_1_u
r_typedef
r_union
id|sh_ni1_error_overflow_1_u
(brace
DECL|member|sh_ni1_error_overflow_1_regval
id|mmr_t
id|sh_ni1_error_overflow_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_overflow_1_s
)brace
id|sh_ni1_error_overflow_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_overflow_1_u_t
)brace
id|sh_ni1_error_overflow_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_NI1_ERROR_OVERFLOW_2&quot;                  */
multiline_comment|/*                       ni1  Error Overflow Bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_overflow_2_u
r_typedef
r_union
id|sh_ni1_error_overflow_2_u
(brace
DECL|member|sh_ni1_error_overflow_2_regval
id|mmr_t
id|sh_ni1_error_overflow_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_overflow_2_s
)brace
id|sh_ni1_error_overflow_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_overflow_2_u_t
)brace
id|sh_ni1_error_overflow_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_overflow_2_u
r_typedef
r_union
id|sh_ni1_error_overflow_2_u
(brace
DECL|member|sh_ni1_error_overflow_2_regval
id|mmr_t
id|sh_ni1_error_overflow_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_overflow_2_s
)brace
id|sh_ni1_error_overflow_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_overflow_2_u_t
)brace
id|sh_ni1_error_overflow_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_ERROR_MASK_1&quot;                    */
multiline_comment|/*                         ni1  Error Mask Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_mask_1_u
r_typedef
r_union
id|sh_ni1_error_mask_1_u
(brace
DECL|member|sh_ni1_error_mask_1_regval
id|mmr_t
id|sh_ni1_error_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_mask_1_s
)brace
id|sh_ni1_error_mask_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_mask_1_u_t
)brace
id|sh_ni1_error_mask_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_mask_1_u
r_typedef
r_union
id|sh_ni1_error_mask_1_u
(brace
DECL|member|sh_ni1_error_mask_1_regval
id|mmr_t
id|sh_ni1_error_mask_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_mask_1_s
)brace
id|sh_ni1_error_mask_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_mask_1_u_t
)brace
id|sh_ni1_error_mask_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_NI1_ERROR_MASK_2&quot;                    */
multiline_comment|/*                         ni1  Error Mask Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_mask_2_u
r_typedef
r_union
id|sh_ni1_error_mask_2_u
(brace
DECL|member|sh_ni1_error_mask_2_regval
id|mmr_t
id|sh_ni1_error_mask_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_mask_2_s
)brace
id|sh_ni1_error_mask_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_mask_2_u_t
)brace
id|sh_ni1_error_mask_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_mask_2_u
r_typedef
r_union
id|sh_ni1_error_mask_2_u
(brace
DECL|member|sh_ni1_error_mask_2_regval
id|mmr_t
id|sh_ni1_error_mask_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_error_mask_2_s
)brace
id|sh_ni1_error_mask_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_mask_2_u_t
)brace
id|sh_ni1_error_mask_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_FIRST_ERROR_1&quot;                    */
multiline_comment|/*                        ni1  First Error Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_first_error_1_u
r_typedef
r_union
id|sh_ni1_first_error_1_u
(brace
DECL|member|sh_ni1_first_error_1_regval
id|mmr_t
id|sh_ni1_first_error_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_first_error_1_s
)brace
id|sh_ni1_first_error_1_s
suffix:semicolon
DECL|typedef|sh_ni1_first_error_1_u_t
)brace
id|sh_ni1_first_error_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_first_error_1_u
r_typedef
r_union
id|sh_ni1_first_error_1_u
(brace
DECL|member|sh_ni1_first_error_1_regval
id|mmr_t
id|sh_ni1_first_error_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tail_timeout_ni_vc3
id|mmr_t
id|tail_timeout_ni_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc2
id|mmr_t
id|tail_timeout_ni_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc1
id|mmr_t
id|tail_timeout_ni_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_ni_vc0
id|mmr_t
id|tail_timeout_ni_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc3
id|mmr_t
id|tail_timeout_fifo13_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo13_vc1
id|mmr_t
id|tail_timeout_fifo13_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc2
id|mmr_t
id|tail_timeout_fifo02_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|tail_timeout_fifo02_vc0
id|mmr_t
id|tail_timeout_fifo02_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc3_credit
id|mmr_t
id|overflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_credit
id|mmr_t
id|overflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc1_credit
id|mmr_t
id|overflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_credit
id|mmr_t
id|overflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_credit
id|mmr_t
id|overflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_credit
id|mmr_t
id|overflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_credit
id|mmr_t
id|overflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_credit
id|mmr_t
id|overflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_credit
id|mmr_t
id|overflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_credit
id|mmr_t
id|overflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_push
id|mmr_t
id|overflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_push
id|mmr_t
id|overflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_push
id|mmr_t
id|overflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_push
id|mmr_t
id|overflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_push
id|mmr_t
id|overflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_push
id|mmr_t
id|overflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc2_pop
id|mmr_t
id|overflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_vc0_pop
id|mmr_t
id|overflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc2_pop
id|mmr_t
id|overflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_vc0_pop
id|mmr_t
id|overflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc2_pop
id|mmr_t
id|overflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_vc0_pop
id|mmr_t
id|overflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc2_pop
id|mmr_t
id|overflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_vc0_pop
id|mmr_t
id|overflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit3
id|mmr_t
id|overflow_ni_fifo_debit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit2
id|mmr_t
id|overflow_ni_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit1
id|mmr_t
id|overflow_ni_fifo_debit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni_fifo_debit0
id|mmr_t
id|overflow_ni_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit2
id|mmr_t
id|overflow_md_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_fifo_debit0
id|mmr_t
id|overflow_md_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit2
id|mmr_t
id|overflow_iilb_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_fifo_debit0
id|mmr_t
id|overflow_iilb_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit2
id|mmr_t
id|overflow_pi_fifo_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_fifo_debit0
id|mmr_t
id|overflow_pi_fifo_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc2_credit
id|mmr_t
id|overflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc2_credit
id|mmr_t
id|overflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc2_credit
id|mmr_t
id|overflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow2_vc0_credit
id|mmr_t
id|overflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow1_vc0_credit
id|mmr_t
id|overflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow0_vc0_credit
id|mmr_t
id|overflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc2_credit
id|mmr_t
id|overflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc0_credit
id|mmr_t
id|overflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_credit
id|mmr_t
id|overflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_credit
id|mmr_t
id|overflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_push
id|mmr_t
id|overflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_push
id|mmr_t
id|overflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_push
id|mmr_t
id|overflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_push
id|mmr_t
id|overflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc3_pop
id|mmr_t
id|overflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_vc1_pop
id|mmr_t
id|overflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc2_pop
id|mmr_t
id|overflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_vc0_pop
id|mmr_t
id|overflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit2
id|mmr_t
id|overflow_fifo13_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo13_debit0
id|mmr_t
id|overflow_fifo13_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit2
id|mmr_t
id|overflow_fifo02_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_fifo02_debit0
id|mmr_t
id|overflow_fifo02_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_first_error_1_s
)brace
id|sh_ni1_first_error_1_s
suffix:semicolon
DECL|typedef|sh_ni1_first_error_1_u_t
)brace
id|sh_ni1_first_error_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_FIRST_ERROR_2&quot;                    */
multiline_comment|/*                         ni1 First Error Bits                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_first_error_2_u
r_typedef
r_union
id|sh_ni1_first_error_2_u
(brace
DECL|member|sh_ni1_first_error_2_regval
id|mmr_t
id|sh_ni1_first_error_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_first_error_2_s
)brace
id|sh_ni1_first_error_2_s
suffix:semicolon
DECL|typedef|sh_ni1_first_error_2_u_t
)brace
id|sh_ni1_first_error_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_first_error_2_u
r_typedef
r_union
id|sh_ni1_first_error_2_u
(brace
DECL|member|sh_ni1_first_error_2_regval
id|mmr_t
id|sh_ni1_first_error_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|retry_timeout_error
id|mmr_t
id|retry_timeout_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc3
id|mmr_t
id|llp_deadlock_vc3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc2
id|mmr_t
id|llp_deadlock_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc1
id|mmr_t
id|llp_deadlock_vc1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|llp_deadlock_vc0
id|mmr_t
id|llp_deadlock_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc3_credit
id|mmr_t
id|underflow_ni_fifo_vc3_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_credit
id|mmr_t
id|underflow_ni_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc1_credit
id|mmr_t
id|underflow_ni_fifo_vc1_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_credit
id|mmr_t
id|underflow_ni_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_credit
id|mmr_t
id|underflow_md_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_credit
id|mmr_t
id|underflow_md_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_credit
id|mmr_t
id|underflow_iilb_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_credit
id|mmr_t
id|underflow_iilb_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_credit
id|mmr_t
id|underflow_pi_fifo_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_credit
id|mmr_t
id|underflow_pi_fifo_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_push
id|mmr_t
id|underflow_md_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_push
id|mmr_t
id|underflow_md_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_push
id|mmr_t
id|underflow_iilb_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_push
id|mmr_t
id|underflow_iilb_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_push
id|mmr_t
id|underflow_pi_fifo_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_push
id|mmr_t
id|underflow_pi_fifo_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc2_pop
id|mmr_t
id|underflow_ni_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni_fifo_vc0_pop
id|mmr_t
id|underflow_ni_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc2_pop
id|mmr_t
id|underflow_md_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_fifo_vc0_pop
id|mmr_t
id|underflow_md_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc2_pop
id|mmr_t
id|underflow_iilb_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_fifo_vc0_pop
id|mmr_t
id|underflow_iilb_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc2_pop
id|mmr_t
id|underflow_pi_fifo_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_fifo_vc0_pop
id|mmr_t
id|underflow_pi_fifo_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|10
suffix:semicolon
DECL|member|underflow2_vc2_credit
id|mmr_t
id|underflow2_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc2_credit
id|mmr_t
id|underflow1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc2_credit
id|mmr_t
id|underflow0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow2_vc0_credit
id|mmr_t
id|underflow2_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow1_vc0_credit
id|mmr_t
id|underflow1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow0_vc0_credit
id|mmr_t
id|underflow0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc2_credit
id|mmr_t
id|underflow_fifo13_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc0_credit
id|mmr_t
id|underflow_fifo13_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_credit
id|mmr_t
id|underflow_fifo02_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_credit
id|mmr_t
id|underflow_fifo02_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_push
id|mmr_t
id|underflow_fifo13_vc3_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_push
id|mmr_t
id|underflow_fifo13_vc1_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_push
id|mmr_t
id|underflow_fifo02_vc2_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_push
id|mmr_t
id|underflow_fifo02_vc0_push
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc3_pop
id|mmr_t
id|underflow_fifo13_vc3_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo13_vc1_pop
id|mmr_t
id|underflow_fifo13_vc1_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc2_pop
id|mmr_t
id|underflow_fifo02_vc2_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_fifo02_vc0_pop
id|mmr_t
id|underflow_fifo02_vc0_pop
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vciilb
id|mmr_t
id|illegal_vciilb
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcmd
id|mmr_t
id|illegal_vcmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcpi
id|mmr_t
id|illegal_vcpi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_vcni
id|mmr_t
id|illegal_vcni
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ni1_first_error_2_s
)brace
id|sh_ni1_first_error_2_s
suffix:semicolon
DECL|typedef|sh_ni1_first_error_2_u_t
)brace
id|sh_ni1_first_error_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_ERROR_DETAIL_1&quot;                   */
multiline_comment|/*                ni1 Chiplet no match header bits 63:0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_detail_1_u
r_typedef
r_union
id|sh_ni1_error_detail_1_u
(brace
DECL|member|sh_ni1_error_detail_1_regval
id|mmr_t
id|sh_ni1_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_error_detail_1_s
)brace
id|sh_ni1_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_1_u_t
)brace
id|sh_ni1_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_detail_1_u
r_typedef
r_union
id|sh_ni1_error_detail_1_u
(brace
DECL|member|sh_ni1_error_detail_1_regval
id|mmr_t
id|sh_ni1_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_error_detail_1_s
)brace
id|sh_ni1_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_1_u_t
)brace
id|sh_ni1_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_ERROR_DETAIL_2&quot;                   */
multiline_comment|/*               ni1 Chiplet no match header bits 127:64                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_detail_2_u
r_typedef
r_union
id|sh_ni1_error_detail_2_u
(brace
DECL|member|sh_ni1_error_detail_2_regval
id|mmr_t
id|sh_ni1_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_error_detail_2_s
)brace
id|sh_ni1_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_2_u_t
)brace
id|sh_ni1_error_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_detail_2_u
r_typedef
r_union
id|sh_ni1_error_detail_2_u
(brace
DECL|member|sh_ni1_error_detail_2_regval
id|mmr_t
id|sh_ni1_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ni1_error_detail_2_s
)brace
id|sh_ni1_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_2_u_t
)brace
id|sh_ni1_error_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_CORRECTED_DETAIL_1&quot;                  */
multiline_comment|/*                       Corrected error details                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_corrected_detail_1_u
r_typedef
r_union
id|sh_xn_corrected_detail_1_u
(brace
DECL|member|sh_xn_corrected_detail_1_regval
id|mmr_t
id|sh_xn_corrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecc0_syndrome
id|mmr_t
id|ecc0_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc0_wc
id|mmr_t
id|ecc0_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_vc
id|mmr_t
id|ecc0_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc1_syndrome
id|mmr_t
id|ecc1_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc1_wc
id|mmr_t
id|ecc1_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_vc
id|mmr_t
id|ecc1_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc2_syndrome
id|mmr_t
id|ecc2_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc2_wc
id|mmr_t
id|ecc2_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_vc
id|mmr_t
id|ecc2_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc3_syndrome
id|mmr_t
id|ecc3_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc3_wc
id|mmr_t
id|ecc3_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_vc
id|mmr_t
id|ecc3_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xn_corrected_detail_1_s
)brace
id|sh_xn_corrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_1_u_t
)brace
id|sh_xn_corrected_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_corrected_detail_1_u
r_typedef
r_union
id|sh_xn_corrected_detail_1_u
(brace
DECL|member|sh_xn_corrected_detail_1_regval
id|mmr_t
id|sh_xn_corrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc3_vc
id|mmr_t
id|ecc3_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_wc
id|mmr_t
id|ecc3_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_syndrome
id|mmr_t
id|ecc3_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc2_vc
id|mmr_t
id|ecc2_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_wc
id|mmr_t
id|ecc2_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_syndrome
id|mmr_t
id|ecc2_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc1_vc
id|mmr_t
id|ecc1_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_wc
id|mmr_t
id|ecc1_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_syndrome
id|mmr_t
id|ecc1_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc0_vc
id|mmr_t
id|ecc0_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_wc
id|mmr_t
id|ecc0_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_syndrome
id|mmr_t
id|ecc0_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xn_corrected_detail_1_s
)brace
id|sh_xn_corrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_1_u_t
)brace
id|sh_xn_corrected_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_CORRECTED_DETAIL_2&quot;                  */
multiline_comment|/*                         Corrected error data                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_corrected_detail_2_u
r_typedef
r_union
id|sh_xn_corrected_detail_2_u
(brace
DECL|member|sh_xn_corrected_detail_2_regval
id|mmr_t
id|sh_xn_corrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_corrected_detail_2_s
)brace
id|sh_xn_corrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_2_u_t
)brace
id|sh_xn_corrected_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_corrected_detail_2_u
r_typedef
r_union
id|sh_xn_corrected_detail_2_u
(brace
DECL|member|sh_xn_corrected_detail_2_regval
id|mmr_t
id|sh_xn_corrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_corrected_detail_2_s
)brace
id|sh_xn_corrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_2_u_t
)brace
id|sh_xn_corrected_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_CORRECTED_DETAIL_3&quot;                  */
multiline_comment|/*                       Corrected error header0                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_corrected_detail_3_u
r_typedef
r_union
id|sh_xn_corrected_detail_3_u
(brace
DECL|member|sh_xn_corrected_detail_3_regval
id|mmr_t
id|sh_xn_corrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_corrected_detail_3_s
)brace
id|sh_xn_corrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_3_u_t
)brace
id|sh_xn_corrected_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_corrected_detail_3_u
r_typedef
r_union
id|sh_xn_corrected_detail_3_u
(brace
DECL|member|sh_xn_corrected_detail_3_regval
id|mmr_t
id|sh_xn_corrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_corrected_detail_3_s
)brace
id|sh_xn_corrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_3_u_t
)brace
id|sh_xn_corrected_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XN_CORRECTED_DETAIL_4&quot;                  */
multiline_comment|/*                       Corrected error header1                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_corrected_detail_4_u
r_typedef
r_union
id|sh_xn_corrected_detail_4_u
(brace
DECL|member|sh_xn_corrected_detail_4_regval
id|mmr_t
id|sh_xn_corrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|err_group
id|mmr_t
id|err_group
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xn_corrected_detail_4_s
)brace
id|sh_xn_corrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_4_u_t
)brace
id|sh_xn_corrected_detail_4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_corrected_detail_4_u
r_typedef
r_union
id|sh_xn_corrected_detail_4_u
(brace
DECL|member|sh_xn_corrected_detail_4_regval
id|mmr_t
id|sh_xn_corrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|err_group
id|mmr_t
id|err_group
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_corrected_detail_4_s
)brace
id|sh_xn_corrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_xn_corrected_detail_4_u_t
)brace
id|sh_xn_corrected_detail_4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_UNCORRECTED_DETAIL_1&quot;                 */
multiline_comment|/*                      Uncorrected error details                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_uncorrected_detail_1_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_1_u
(brace
DECL|member|sh_xn_uncorrected_detail_1_regval
id|mmr_t
id|sh_xn_uncorrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecc0_syndrome
id|mmr_t
id|ecc0_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc0_wc
id|mmr_t
id|ecc0_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_vc
id|mmr_t
id|ecc0_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc1_syndrome
id|mmr_t
id|ecc1_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc1_wc
id|mmr_t
id|ecc1_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_vc
id|mmr_t
id|ecc1_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc2_syndrome
id|mmr_t
id|ecc2_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc2_wc
id|mmr_t
id|ecc2_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_vc
id|mmr_t
id|ecc2_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc3_syndrome
id|mmr_t
id|ecc3_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|ecc3_wc
id|mmr_t
id|ecc3_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_vc
id|mmr_t
id|ecc3_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_1_s
)brace
id|sh_xn_uncorrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_1_u_t
)brace
id|sh_xn_uncorrected_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_uncorrected_detail_1_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_1_u
(brace
DECL|member|sh_xn_uncorrected_detail_1_regval
id|mmr_t
id|sh_xn_uncorrected_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc3_vc
id|mmr_t
id|ecc3_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_wc
id|mmr_t
id|ecc3_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc3_syndrome
id|mmr_t
id|ecc3_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc2_vc
id|mmr_t
id|ecc2_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_wc
id|mmr_t
id|ecc2_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc2_syndrome
id|mmr_t
id|ecc2_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc1_vc
id|mmr_t
id|ecc1_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_wc
id|mmr_t
id|ecc1_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc1_syndrome
id|mmr_t
id|ecc1_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ecc0_vc
id|mmr_t
id|ecc0_vc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_wc
id|mmr_t
id|ecc0_wc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ecc0_syndrome
id|mmr_t
id|ecc0_syndrome
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_1_s
)brace
id|sh_xn_uncorrected_detail_1_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_1_u_t
)brace
id|sh_xn_uncorrected_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_UNCORRECTED_DETAIL_2&quot;                 */
multiline_comment|/*                        Uncorrected error data                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_uncorrected_detail_2_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_2_u
(brace
DECL|member|sh_xn_uncorrected_detail_2_regval
id|mmr_t
id|sh_xn_uncorrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_2_s
)brace
id|sh_xn_uncorrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_2_u_t
)brace
id|sh_xn_uncorrected_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_uncorrected_detail_2_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_2_u
(brace
DECL|member|sh_xn_uncorrected_detail_2_regval
id|mmr_t
id|sh_xn_uncorrected_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_2_s
)brace
id|sh_xn_uncorrected_detail_2_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_2_u_t
)brace
id|sh_xn_uncorrected_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_UNCORRECTED_DETAIL_3&quot;                 */
multiline_comment|/*                      Uncorrected error header0                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_uncorrected_detail_3_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_3_u
(brace
DECL|member|sh_xn_uncorrected_detail_3_regval
id|mmr_t
id|sh_xn_uncorrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_3_s
)brace
id|sh_xn_uncorrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_3_u_t
)brace
id|sh_xn_uncorrected_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_uncorrected_detail_3_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_3_u
(brace
DECL|member|sh_xn_uncorrected_detail_3_regval
id|mmr_t
id|sh_xn_uncorrected_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_3_s
)brace
id|sh_xn_uncorrected_detail_3_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_3_u_t
)brace
id|sh_xn_uncorrected_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_XN_UNCORRECTED_DETAIL_4&quot;                 */
multiline_comment|/*                      Uncorrected error header1                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_uncorrected_detail_4_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_4_u
(brace
DECL|member|sh_xn_uncorrected_detail_4_regval
id|mmr_t
id|sh_xn_uncorrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|42
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|err_group
id|mmr_t
id|err_group
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_4_s
)brace
id|sh_xn_uncorrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_4_u_t
)brace
id|sh_xn_uncorrected_detail_4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_uncorrected_detail_4_u
r_typedef
r_union
id|sh_xn_uncorrected_detail_4_u
(brace
DECL|member|sh_xn_uncorrected_detail_4_regval
id|mmr_t
id|sh_xn_uncorrected_detail_4_regval
suffix:semicolon
r_struct
(brace
DECL|member|err_group
id|mmr_t
id|err_group
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_xn_uncorrected_detail_4_s
)brace
id|sh_xn_uncorrected_detail_4_s
suffix:semicolon
DECL|typedef|sh_xn_uncorrected_detail_4_u_t
)brace
id|sh_xn_uncorrected_detail_4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNMD_ERROR_DETAIL_1&quot;                   */
multiline_comment|/*                      Look Up Table Address (md)                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_error_detail_1_u
r_typedef
r_union
id|sh_xnmd_error_detail_1_u
(brace
DECL|member|sh_xnmd_error_detail_1_regval
id|mmr_t
id|sh_xnmd_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|sh_xnmd_error_detail_1_s
)brace
id|sh_xnmd_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_detail_1_u_t
)brace
id|sh_xnmd_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_error_detail_1_u
r_typedef
r_union
id|sh_xnmd_error_detail_1_u
(brace
DECL|member|sh_xnmd_error_detail_1_regval
id|mmr_t
id|sh_xnmd_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_xnmd_error_detail_1_s
)brace
id|sh_xnmd_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_detail_1_u_t
)brace
id|sh_xnmd_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNPI_ERROR_DETAIL_1&quot;                   */
multiline_comment|/*                      Look Up Table Address (pi)                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_error_detail_1_u
r_typedef
r_union
id|sh_xnpi_error_detail_1_u
(brace
DECL|member|sh_xnpi_error_detail_1_regval
id|mmr_t
id|sh_xnpi_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|sh_xnpi_error_detail_1_s
)brace
id|sh_xnpi_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_detail_1_u_t
)brace
id|sh_xnpi_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_error_detail_1_u
r_typedef
r_union
id|sh_xnpi_error_detail_1_u
(brace
DECL|member|sh_xnpi_error_detail_1_regval
id|mmr_t
id|sh_xnpi_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_xnpi_error_detail_1_s
)brace
id|sh_xnpi_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_detail_1_u_t
)brace
id|sh_xnpi_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNIILB_ERROR_DETAIL_1&quot;                  */
multiline_comment|/*                    Chiplet NoMatch header [63:0]                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_detail_1_u
r_typedef
r_union
id|sh_xniilb_error_detail_1_u
(brace
DECL|member|sh_xniilb_error_detail_1_regval
id|mmr_t
id|sh_xniilb_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xniilb_error_detail_1_s
)brace
id|sh_xniilb_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_1_u_t
)brace
id|sh_xniilb_error_detail_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_detail_1_u
r_typedef
r_union
id|sh_xniilb_error_detail_1_u
(brace
DECL|member|sh_xniilb_error_detail_1_regval
id|mmr_t
id|sh_xniilb_error_detail_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xniilb_error_detail_1_s
)brace
id|sh_xniilb_error_detail_1_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_1_u_t
)brace
id|sh_xniilb_error_detail_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNIILB_ERROR_DETAIL_2&quot;                  */
multiline_comment|/*                   Chiplet NoMatch header [127:64]                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_detail_2_u
r_typedef
r_union
id|sh_xniilb_error_detail_2_u
(brace
DECL|member|sh_xniilb_error_detail_2_regval
id|mmr_t
id|sh_xniilb_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xniilb_error_detail_2_s
)brace
id|sh_xniilb_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_2_u_t
)brace
id|sh_xniilb_error_detail_2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_detail_2_u
r_typedef
r_union
id|sh_xniilb_error_detail_2_u
(brace
DECL|member|sh_xniilb_error_detail_2_regval
id|mmr_t
id|sh_xniilb_error_detail_2_regval
suffix:semicolon
r_struct
(brace
DECL|member|header
id|mmr_t
id|header
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_xniilb_error_detail_2_s
)brace
id|sh_xniilb_error_detail_2_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_2_u_t
)brace
id|sh_xniilb_error_detail_2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNIILB_ERROR_DETAIL_3&quot;                  */
multiline_comment|/*                     Look Up Table Address (iilb)                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_detail_3_u
r_typedef
r_union
id|sh_xniilb_error_detail_3_u
(brace
DECL|member|sh_xniilb_error_detail_3_regval
id|mmr_t
id|sh_xniilb_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|sh_xniilb_error_detail_3_s
)brace
id|sh_xniilb_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_3_u_t
)brace
id|sh_xniilb_error_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_detail_3_u
r_typedef
r_union
id|sh_xniilb_error_detail_3_u
(brace
DECL|member|sh_xniilb_error_detail_3_regval
id|mmr_t
id|sh_xniilb_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_xniilb_error_detail_3_s
)brace
id|sh_xniilb_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_detail_3_u_t
)brace
id|sh_xniilb_error_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI0_ERROR_DETAIL_3&quot;                   */
multiline_comment|/*                     Look Up Table Address (ni0)                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni0_error_detail_3_u
r_typedef
r_union
id|sh_ni0_error_detail_3_u
(brace
DECL|member|sh_ni0_error_detail_3_regval
id|mmr_t
id|sh_ni0_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|sh_ni0_error_detail_3_s
)brace
id|sh_ni0_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_3_u_t
)brace
id|sh_ni0_error_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni0_error_detail_3_u
r_typedef
r_union
id|sh_ni0_error_detail_3_u
(brace
DECL|member|sh_ni0_error_detail_3_regval
id|mmr_t
id|sh_ni0_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_ni0_error_detail_3_s
)brace
id|sh_ni0_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_ni0_error_detail_3_u_t
)brace
id|sh_ni0_error_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_NI1_ERROR_DETAIL_3&quot;                   */
multiline_comment|/*                     Look Up Table Address (ni1)                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ni1_error_detail_3_u
r_typedef
r_union
id|sh_ni1_error_detail_3_u
(brace
DECL|member|sh_ni1_error_detail_3_regval
id|mmr_t
id|sh_ni1_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|sh_ni1_error_detail_3_s
)brace
id|sh_ni1_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_3_u_t
)brace
id|sh_ni1_error_detail_3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ni1_error_detail_3_u
r_typedef
r_union
id|sh_ni1_error_detail_3_u
(brace
DECL|member|sh_ni1_error_detail_3_regval
id|mmr_t
id|sh_ni1_error_detail_3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|53
suffix:semicolon
DECL|member|lut_addr
id|mmr_t
id|lut_addr
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_ni1_error_detail_3_s
)brace
id|sh_ni1_error_detail_3_s
suffix:semicolon
DECL|typedef|sh_ni1_error_detail_3_u_t
)brace
id|sh_ni1_error_detail_3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_ERROR_SUMMARY&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_error_summary_u
r_typedef
r_union
id|sh_xn_error_summary_u
(brace
DECL|member|sh_xn_error_summary_regval
id|mmr_t
id|sh_xn_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_xn_error_summary_s
)brace
id|sh_xn_error_summary_s
suffix:semicolon
DECL|typedef|sh_xn_error_summary_u_t
)brace
id|sh_xn_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_error_summary_u
r_typedef
r_union
id|sh_xn_error_summary_u
(brace
DECL|member|sh_xn_error_summary_regval
id|mmr_t
id|sh_xn_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_error_summary_s
)brace
id|sh_xn_error_summary_s
suffix:semicolon
DECL|typedef|sh_xn_error_summary_u_t
)brace
id|sh_xn_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XN_ERROR_OVERFLOW&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_error_overflow_u
r_typedef
r_union
id|sh_xn_error_overflow_u
(brace
DECL|member|sh_xn_error_overflow_regval
id|mmr_t
id|sh_xn_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_xn_error_overflow_s
)brace
id|sh_xn_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xn_error_overflow_u_t
)brace
id|sh_xn_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_error_overflow_u
r_typedef
r_union
id|sh_xn_error_overflow_u
(brace
DECL|member|sh_xn_error_overflow_regval
id|mmr_t
id|sh_xn_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_error_overflow_s
)brace
id|sh_xn_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xn_error_overflow_u_t
)brace
id|sh_xn_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XN_ERROR_MASK&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_error_mask_u
r_typedef
r_union
id|sh_xn_error_mask_u
(brace
DECL|member|sh_xn_error_mask_regval
id|mmr_t
id|sh_xn_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_xn_error_mask_s
)brace
id|sh_xn_error_mask_s
suffix:semicolon
DECL|typedef|sh_xn_error_mask_u_t
)brace
id|sh_xn_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_error_mask_u
r_typedef
r_union
id|sh_xn_error_mask_u
(brace
DECL|member|sh_xn_error_mask_regval
id|mmr_t
id|sh_xn_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_error_mask_s
)brace
id|sh_xn_error_mask_s
suffix:semicolon
DECL|typedef|sh_xn_error_mask_u_t
)brace
id|sh_xn_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XN_FIRST_ERROR&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_first_error_u
r_typedef
r_union
id|sh_xn_first_error_u
(brace
DECL|member|sh_xn_first_error_regval
id|mmr_t
id|sh_xn_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_xn_first_error_s
)brace
id|sh_xn_first_error_s
suffix:semicolon
DECL|typedef|sh_xn_first_error_u_t
)brace
id|sh_xn_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_first_error_u
r_typedef
r_union
id|sh_xn_first_error_u
(brace
DECL|member|sh_xn_first_error_regval
id|mmr_t
id|sh_xn_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|iilb_chiplet_or_lut
id|mmr_t
id|iilb_chiplet_or_lut
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_underflow
id|mmr_t
id|iilb_fifo_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_underflow
id|mmr_t
id|iilb_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_fifo_overflow
id|mmr_t
id|iilb_fifo_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_credit_overflow
id|mmr_t
id|iilb_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|iilb_debit_overflow
id|mmr_t
id|iilb_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_lut_error
id|mmr_t
id|xnpi_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_uce_error
id|mmr_t
id|xnpi_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_sbe_error
id|mmr_t
id|xnpi_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_underflow
id|mmr_t
id|xnpi_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_data_buff_overflow
id|mmr_t
id|xnpi_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_debit_overflow
id|mmr_t
id|xnpi_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnpi_credit_overflow
id|mmr_t
id|xnpi_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_lut_error
id|mmr_t
id|xnmd_lut_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_uce_error
id|mmr_t
id|xnmd_uce_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_sbe_error
id|mmr_t
id|xnmd_sbe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_underflow
id|mmr_t
id|xnmd_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_data_buff_overflow
id|mmr_t
id|xnmd_data_buff_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_debit_overflow
id|mmr_t
id|xnmd_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xnmd_credit_overflow
id|mmr_t
id|xnmd_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pipe_error
id|mmr_t
id|ni1_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_llp_error
id|mmr_t
id|ni1_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_underflow
id|mmr_t
id|ni1_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_underflow
id|mmr_t
id|ni1_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_underflow
id|mmr_t
id|ni1_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_debit_overflow
id|mmr_t
id|ni1_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_credit_overflow
id|mmr_t
id|ni1_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_push_overflow
id|mmr_t
id|ni1_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni1_pop_overflow
id|mmr_t
id|ni1_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pipe_error
id|mmr_t
id|ni0_pipe_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_llp_error
id|mmr_t
id|ni0_llp_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_underflow
id|mmr_t
id|ni0_credit_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_underflow
id|mmr_t
id|ni0_push_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_underflow
id|mmr_t
id|ni0_pop_underflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_debit_overflow
id|mmr_t
id|ni0_debit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_credit_overflow
id|mmr_t
id|ni0_credit_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_push_overflow
id|mmr_t
id|ni0_push_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni0_pop_overflow
id|mmr_t
id|ni0_pop_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_first_error_s
)brace
id|sh_xn_first_error_s
suffix:semicolon
DECL|typedef|sh_xn_first_error_u_t
)brace
id|sh_xn_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNIILB_ERROR_SUMMARY&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_summary_u
r_typedef
r_union
id|sh_xniilb_error_summary_u
(brace
DECL|member|sh_xniilb_error_summary_regval
id|mmr_t
id|sh_xniilb_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_summary_s
)brace
id|sh_xniilb_error_summary_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_summary_u_t
)brace
id|sh_xniilb_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_summary_u
r_typedef
r_union
id|sh_xniilb_error_summary_u
(brace
DECL|member|sh_xniilb_error_summary_regval
id|mmr_t
id|sh_xniilb_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_summary_s
)brace
id|sh_xniilb_error_summary_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_summary_u_t
)brace
id|sh_xniilb_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_XNIILB_ERROR_OVERFLOW&quot;                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_overflow_u
r_typedef
r_union
id|sh_xniilb_error_overflow_u
(brace
DECL|member|sh_xniilb_error_overflow_regval
id|mmr_t
id|sh_xniilb_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_overflow_s
)brace
id|sh_xniilb_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_overflow_u_t
)brace
id|sh_xniilb_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_overflow_u
r_typedef
r_union
id|sh_xniilb_error_overflow_u
(brace
DECL|member|sh_xniilb_error_overflow_regval
id|mmr_t
id|sh_xniilb_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_overflow_s
)brace
id|sh_xniilb_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_overflow_u_t
)brace
id|sh_xniilb_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNIILB_ERROR_MASK&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_error_mask_u
r_typedef
r_union
id|sh_xniilb_error_mask_u
(brace
DECL|member|sh_xniilb_error_mask_regval
id|mmr_t
id|sh_xniilb_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_mask_s
)brace
id|sh_xniilb_error_mask_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_mask_u_t
)brace
id|sh_xniilb_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_error_mask_u
r_typedef
r_union
id|sh_xniilb_error_mask_u
(brace
DECL|member|sh_xniilb_error_mask_regval
id|mmr_t
id|sh_xniilb_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_error_mask_s
)brace
id|sh_xniilb_error_mask_s
suffix:semicolon
DECL|typedef|sh_xniilb_error_mask_u_t
)brace
id|sh_xniilb_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNIILB_FIRST_ERROR&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xniilb_first_error_u
r_typedef
r_union
id|sh_xniilb_first_error_u
(brace
DECL|member|sh_xniilb_first_error_regval
id|mmr_t
id|sh_xniilb_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_first_error_s
)brace
id|sh_xniilb_first_error_s
suffix:semicolon
DECL|typedef|sh_xniilb_first_error_u_t
)brace
id|sh_xniilb_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xniilb_first_error_u
r_typedef
r_union
id|sh_xniilb_first_error_u
(brace
DECL|member|sh_xniilb_first_error_regval
id|mmr_t
id|sh_xniilb_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|chiplet_nomatch
id|mmr_t
id|chiplet_nomatch
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_out
id|mmr_t
id|underflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_out
id|mmr_t
id|underflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_out
id|mmr_t
id|underflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_out
id|mmr_t
id|underflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_out
id|mmr_t
id|underflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_out
id|mmr_t
id|underflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_out
id|mmr_t
id|underflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_out
id|mmr_t
id|underflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_out
id|mmr_t
id|underflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_out
id|mmr_t
id|underflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_out
id|mmr_t
id|overflow_ni1_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_out
id|mmr_t
id|overflow_ni1_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_out
id|mmr_t
id|overflow_ni0_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_out
id|mmr_t
id|overflow_ni0_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_out
id|mmr_t
id|overflow_iilb_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_out
id|mmr_t
id|overflow_iilb_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_out
id|mmr_t
id|overflow_md_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_out
id|mmr_t
id|overflow_md_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_out
id|mmr_t
id|overflow_pi_vc2_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_out
id|mmr_t
id|overflow_pi_vc0_credit_out
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit2
id|mmr_t
id|overflow_md_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_debit0
id|mmr_t
id|overflow_md_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit2
id|mmr_t
id|overflow_pi_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_debit0
id|mmr_t
id|overflow_pi_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit_in
id|mmr_t
id|underflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit_in
id|mmr_t
id|underflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc2_credit_in
id|mmr_t
id|underflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit_in
id|mmr_t
id|underflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc2_credit_in
id|mmr_t
id|underflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit_in
id|mmr_t
id|underflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit_in
id|mmr_t
id|underflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_md_vc0_credit_in
id|mmr_t
id|underflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit_in
id|mmr_t
id|underflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_pi_vc0_credit_in
id|mmr_t
id|underflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit_in
id|mmr_t
id|overflow_ni1_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit_in
id|mmr_t
id|overflow_ni0_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc2_credit_in
id|mmr_t
id|overflow_md_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit_in
id|mmr_t
id|overflow_iilb_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc2_credit_in
id|mmr_t
id|overflow_pi_vc2_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit_in
id|mmr_t
id|overflow_ni1_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit_in
id|mmr_t
id|overflow_ni0_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_md_vc0_credit_in
id|mmr_t
id|overflow_md_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit_in
id|mmr_t
id|overflow_iilb_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_pi_vc0_credit_in
id|mmr_t
id|overflow_pi_vc0_credit_in
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc2
id|mmr_t
id|underflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_lb_vc0
id|mmr_t
id|underflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc2
id|mmr_t
id|overflow_lb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_vc0
id|mmr_t
id|overflow_lb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc2
id|mmr_t
id|underflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ii_vc0
id|mmr_t
id|underflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc2
id|mmr_t
id|overflow_ii_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_vc0
id|mmr_t
id|overflow_ii_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit2
id|mmr_t
id|overflow_lb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_lb_debit0
id|mmr_t
id|overflow_lb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit2
id|mmr_t
id|overflow_ii_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ii_debit0
id|mmr_t
id|overflow_ii_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xniilb_first_error_s
)brace
id|sh_xniilb_first_error_s
suffix:semicolon
DECL|typedef|sh_xniilb_first_error_u_t
)brace
id|sh_xniilb_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNPI_ERROR_SUMMARY&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_error_summary_u
r_typedef
r_union
id|sh_xnpi_error_summary_u
(brace
DECL|member|sh_xnpi_error_summary_regval
id|mmr_t
id|sh_xnpi_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnpi_error_summary_s
)brace
id|sh_xnpi_error_summary_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_summary_u_t
)brace
id|sh_xnpi_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_error_summary_u
r_typedef
r_union
id|sh_xnpi_error_summary_u
(brace
DECL|member|sh_xnpi_error_summary_regval
id|mmr_t
id|sh_xnpi_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_error_summary_s
)brace
id|sh_xnpi_error_summary_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_summary_u_t
)brace
id|sh_xnpi_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNPI_ERROR_OVERFLOW&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_error_overflow_u
r_typedef
r_union
id|sh_xnpi_error_overflow_u
(brace
DECL|member|sh_xnpi_error_overflow_regval
id|mmr_t
id|sh_xnpi_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnpi_error_overflow_s
)brace
id|sh_xnpi_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_overflow_u_t
)brace
id|sh_xnpi_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_error_overflow_u
r_typedef
r_union
id|sh_xnpi_error_overflow_u
(brace
DECL|member|sh_xnpi_error_overflow_regval
id|mmr_t
id|sh_xnpi_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_error_overflow_s
)brace
id|sh_xnpi_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_overflow_u_t
)brace
id|sh_xnpi_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNPI_ERROR_MASK&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_error_mask_u
r_typedef
r_union
id|sh_xnpi_error_mask_u
(brace
DECL|member|sh_xnpi_error_mask_regval
id|mmr_t
id|sh_xnpi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnpi_error_mask_s
)brace
id|sh_xnpi_error_mask_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_mask_u_t
)brace
id|sh_xnpi_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_error_mask_u
r_typedef
r_union
id|sh_xnpi_error_mask_u
(brace
DECL|member|sh_xnpi_error_mask_regval
id|mmr_t
id|sh_xnpi_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_error_mask_s
)brace
id|sh_xnpi_error_mask_s
suffix:semicolon
DECL|typedef|sh_xnpi_error_mask_u_t
)brace
id|sh_xnpi_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNPI_FIRST_ERROR&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnpi_first_error_u
r_typedef
r_union
id|sh_xnpi_first_error_u
(brace
DECL|member|sh_xnpi_first_error_regval
id|mmr_t
id|sh_xnpi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnpi_first_error_s
)brace
id|sh_xnpi_first_error_s
suffix:semicolon
DECL|typedef|sh_xnpi_first_error_u_t
)brace
id|sh_xnpi_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnpi_first_error_u
r_typedef
r_union
id|sh_xnpi_first_error_u
(brace
DECL|member|sh_xnpi_first_error_regval
id|mmr_t
id|sh_xnpi_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnpi_first_error_s
)brace
id|sh_xnpi_first_error_s
suffix:semicolon
DECL|typedef|sh_xnpi_first_error_u_t
)brace
id|sh_xnpi_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XNMD_ERROR_SUMMARY&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_error_summary_u
r_typedef
r_union
id|sh_xnmd_error_summary_u
(brace
DECL|member|sh_xnmd_error_summary_regval
id|mmr_t
id|sh_xnmd_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnmd_error_summary_s
)brace
id|sh_xnmd_error_summary_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_summary_u_t
)brace
id|sh_xnmd_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_error_summary_u
r_typedef
r_union
id|sh_xnmd_error_summary_u
(brace
DECL|member|sh_xnmd_error_summary_regval
id|mmr_t
id|sh_xnmd_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_error_summary_s
)brace
id|sh_xnmd_error_summary_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_summary_u_t
)brace
id|sh_xnmd_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XNMD_ERROR_OVERFLOW&quot;                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_error_overflow_u
r_typedef
r_union
id|sh_xnmd_error_overflow_u
(brace
DECL|member|sh_xnmd_error_overflow_regval
id|mmr_t
id|sh_xnmd_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnmd_error_overflow_s
)brace
id|sh_xnmd_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_overflow_u_t
)brace
id|sh_xnmd_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_error_overflow_u
r_typedef
r_union
id|sh_xnmd_error_overflow_u
(brace
DECL|member|sh_xnmd_error_overflow_regval
id|mmr_t
id|sh_xnmd_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_error_overflow_s
)brace
id|sh_xnmd_error_overflow_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_overflow_u_t
)brace
id|sh_xnmd_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNMD_ERROR_MASK&quot;                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_error_mask_u
r_typedef
r_union
id|sh_xnmd_error_mask_u
(brace
DECL|member|sh_xnmd_error_mask_regval
id|mmr_t
id|sh_xnmd_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnmd_error_mask_s
)brace
id|sh_xnmd_error_mask_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_mask_u_t
)brace
id|sh_xnmd_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_error_mask_u
r_typedef
r_union
id|sh_xnmd_error_mask_u
(brace
DECL|member|sh_xnmd_error_mask_regval
id|mmr_t
id|sh_xnmd_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_error_mask_s
)brace
id|sh_xnmd_error_mask_s
suffix:semicolon
DECL|typedef|sh_xnmd_error_mask_u_t
)brace
id|sh_xnmd_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XNMD_FIRST_ERROR&quot;                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xnmd_first_error_u
r_typedef
r_union
id|sh_xnmd_first_error_u
(brace
DECL|member|sh_xnmd_first_error_regval
id|mmr_t
id|sh_xnmd_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_xnmd_first_error_s
)brace
id|sh_xnmd_first_error_s
suffix:semicolon
DECL|typedef|sh_xnmd_first_error_u_t
)brace
id|sh_xnmd_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xnmd_first_error_u
r_typedef
r_union
id|sh_xnmd_first_error_u
(brace
DECL|member|sh_xnmd_first_error_regval
id|mmr_t
id|sh_xnmd_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|14
suffix:semicolon
DECL|member|overflow_header_cancel_fifo
id|mmr_t
id|overflow_header_cancel_fifo
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2_credit
id|mmr_t
id|overflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2_credit
id|mmr_t
id|underflow_iilb_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0_credit
id|mmr_t
id|overflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0_credit
id|mmr_t
id|underflow_iilb_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2_credit
id|mmr_t
id|overflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2_credit
id|mmr_t
id|underflow_ni1_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0_credit
id|mmr_t
id|overflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0_credit
id|mmr_t
id|underflow_ni1_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2_credit
id|mmr_t
id|overflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2_credit
id|mmr_t
id|underflow_ni0_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0_credit
id|mmr_t
id|overflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0_credit
id|mmr_t
id|underflow_ni0_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit2
id|mmr_t
id|overflow_iilb_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_debit0
id|mmr_t
id|overflow_iilb_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit2
id|mmr_t
id|overflow_ni1_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_debit0
id|mmr_t
id|overflow_ni1_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit2
id|mmr_t
id|overflow_ni0_debit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_debit0
id|mmr_t
id|overflow_ni0_debit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr2
id|mmr_t
id|overflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr2
id|mmr_t
id|underflow_sic_cntr2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_sic_cntr0
id|mmr_t
id|overflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_sic_cntr0
id|mmr_t
id|underflow_sic_cntr0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error3
id|mmr_t
id|uncor_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error2
id|mmr_t
id|uncor_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error1
id|mmr_t
id|uncor_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|uncor_error0
id|mmr_t
id|uncor_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error3
id|mmr_t
id|single_bit_error3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error2
id|mmr_t
id|single_bit_error2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error1
id|mmr_t
id|single_bit_error1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|single_bit_error0
id|mmr_t
id|single_bit_error0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|lut_read_error
id|mmr_t
id|lut_read_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc2
id|mmr_t
id|overflow_databuff_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_databuff_vc0
id|mmr_t
id|overflow_databuff_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc2_credit
id|mmr_t
id|overflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc2_credit
id|mmr_t
id|underflow_vc2_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_vc0_credit
id|mmr_t
id|overflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_vc0_credit
id|mmr_t
id|underflow_vc0_credit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc2
id|mmr_t
id|overflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc2
id|mmr_t
id|underflow_iilb_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_iilb_vc0
id|mmr_t
id|overflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_iilb_vc0
id|mmr_t
id|underflow_iilb_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc2
id|mmr_t
id|overflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc2
id|mmr_t
id|underflow_ni1_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni1_vc0
id|mmr_t
id|overflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni1_vc0
id|mmr_t
id|underflow_ni1_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc2
id|mmr_t
id|overflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc2
id|mmr_t
id|underflow_ni0_vc2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overflow_ni0_vc0
id|mmr_t
id|overflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|underflow_ni0_vc0
id|mmr_t
id|underflow_ni0_vc0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xnmd_first_error_s
)brace
id|sh_xnmd_first_error_s
suffix:semicolon
DECL|typedef|sh_xnmd_first_error_u_t
)brace
id|sh_xnmd_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_AUTO_REPLY_ENABLE0&quot;                   */
multiline_comment|/*                 Automatic Maintenance Reply Enable 0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_auto_reply_enable0_u
r_typedef
r_union
id|sh_auto_reply_enable0_u
(brace
DECL|member|sh_auto_reply_enable0_regval
id|mmr_t
id|sh_auto_reply_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable0
id|mmr_t
id|enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_enable0_s
)brace
id|sh_auto_reply_enable0_s
suffix:semicolon
DECL|typedef|sh_auto_reply_enable0_u_t
)brace
id|sh_auto_reply_enable0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_auto_reply_enable0_u
r_typedef
r_union
id|sh_auto_reply_enable0_u
(brace
DECL|member|sh_auto_reply_enable0_regval
id|mmr_t
id|sh_auto_reply_enable0_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable0
id|mmr_t
id|enable0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_enable0_s
)brace
id|sh_auto_reply_enable0_s
suffix:semicolon
DECL|typedef|sh_auto_reply_enable0_u_t
)brace
id|sh_auto_reply_enable0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_AUTO_REPLY_ENABLE1&quot;                   */
multiline_comment|/*                 Automatic Maintenance Reply Enable 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_auto_reply_enable1_u
r_typedef
r_union
id|sh_auto_reply_enable1_u
(brace
DECL|member|sh_auto_reply_enable1_regval
id|mmr_t
id|sh_auto_reply_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable1
id|mmr_t
id|enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_enable1_s
)brace
id|sh_auto_reply_enable1_s
suffix:semicolon
DECL|typedef|sh_auto_reply_enable1_u_t
)brace
id|sh_auto_reply_enable1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_auto_reply_enable1_u
r_typedef
r_union
id|sh_auto_reply_enable1_u
(brace
DECL|member|sh_auto_reply_enable1_regval
id|mmr_t
id|sh_auto_reply_enable1_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable1
id|mmr_t
id|enable1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_enable1_s
)brace
id|sh_auto_reply_enable1_s
suffix:semicolon
DECL|typedef|sh_auto_reply_enable1_u_t
)brace
id|sh_auto_reply_enable1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_AUTO_REPLY_HEADER0&quot;                   */
multiline_comment|/*                 Automatic Maintenance Reply Header 0                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_auto_reply_header0_u
r_typedef
r_union
id|sh_auto_reply_header0_u
(brace
DECL|member|sh_auto_reply_header0_regval
id|mmr_t
id|sh_auto_reply_header0_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_header0_s
)brace
id|sh_auto_reply_header0_s
suffix:semicolon
DECL|typedef|sh_auto_reply_header0_u_t
)brace
id|sh_auto_reply_header0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_auto_reply_header0_u
r_typedef
r_union
id|sh_auto_reply_header0_u
(brace
DECL|member|sh_auto_reply_header0_regval
id|mmr_t
id|sh_auto_reply_header0_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_header0_s
)brace
id|sh_auto_reply_header0_s
suffix:semicolon
DECL|typedef|sh_auto_reply_header0_u_t
)brace
id|sh_auto_reply_header0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_AUTO_REPLY_HEADER1&quot;                   */
multiline_comment|/*                 Automatic Maintenance Reply Header 1                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_auto_reply_header1_u
r_typedef
r_union
id|sh_auto_reply_header1_u
(brace
DECL|member|sh_auto_reply_header1_regval
id|mmr_t
id|sh_auto_reply_header1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_header1_s
)brace
id|sh_auto_reply_header1_s
suffix:semicolon
DECL|typedef|sh_auto_reply_header1_u_t
)brace
id|sh_auto_reply_header1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_auto_reply_header1_u
r_typedef
r_union
id|sh_auto_reply_header1_u
(brace
DECL|member|sh_auto_reply_header1_regval
id|mmr_t
id|sh_auto_reply_header1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_auto_reply_header1_s
)brace
id|sh_auto_reply_header1_s
suffix:semicolon
DECL|typedef|sh_auto_reply_header1_u_t
)brace
id|sh_auto_reply_header1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_ENABLE_RP_AUTO_REPLY&quot;                  */
multiline_comment|/*         Enable Automatic Maintenance Reply From Reply Queue          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_enable_rp_auto_reply_u
r_typedef
r_union
id|sh_enable_rp_auto_reply_u
(brace
DECL|member|sh_enable_rp_auto_reply_regval
id|mmr_t
id|sh_enable_rp_auto_reply_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_enable_rp_auto_reply_s
)brace
id|sh_enable_rp_auto_reply_s
suffix:semicolon
DECL|typedef|sh_enable_rp_auto_reply_u_t
)brace
id|sh_enable_rp_auto_reply_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_enable_rp_auto_reply_u
r_typedef
r_union
id|sh_enable_rp_auto_reply_u
(brace
DECL|member|sh_enable_rp_auto_reply_regval
id|mmr_t
id|sh_enable_rp_auto_reply_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_enable_rp_auto_reply_s
)brace
id|sh_enable_rp_auto_reply_s
suffix:semicolon
DECL|typedef|sh_enable_rp_auto_reply_u_t
)brace
id|sh_enable_rp_auto_reply_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_ENABLE_RQ_AUTO_REPLY&quot;                  */
multiline_comment|/*        Enable Automatic Maintenance Reply From Request Queue         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_enable_rq_auto_reply_u
r_typedef
r_union
id|sh_enable_rq_auto_reply_u
(brace
DECL|member|sh_enable_rq_auto_reply_regval
id|mmr_t
id|sh_enable_rq_auto_reply_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_enable_rq_auto_reply_s
)brace
id|sh_enable_rq_auto_reply_s
suffix:semicolon
DECL|typedef|sh_enable_rq_auto_reply_u_t
)brace
id|sh_enable_rq_auto_reply_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_enable_rq_auto_reply_u
r_typedef
r_union
id|sh_enable_rq_auto_reply_u
(brace
DECL|member|sh_enable_rq_auto_reply_regval
id|mmr_t
id|sh_enable_rq_auto_reply_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_enable_rq_auto_reply_s
)brace
id|sh_enable_rq_auto_reply_s
suffix:semicolon
DECL|typedef|sh_enable_rq_auto_reply_u_t
)brace
id|sh_enable_rq_auto_reply_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_REDIRECT_INVAL&quot;                     */
multiline_comment|/*               Redirect invalidate to LB instead of PI                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_redirect_inval_u
r_typedef
r_union
id|sh_redirect_inval_u
(brace
DECL|member|sh_redirect_inval_regval
id|mmr_t
id|sh_redirect_inval_regval
suffix:semicolon
r_struct
(brace
DECL|member|redirect
id|mmr_t
id|redirect
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_redirect_inval_s
)brace
id|sh_redirect_inval_s
suffix:semicolon
DECL|typedef|sh_redirect_inval_u_t
)brace
id|sh_redirect_inval_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_redirect_inval_u
r_typedef
r_union
id|sh_redirect_inval_u
(brace
DECL|member|sh_redirect_inval_regval
id|mmr_t
id|sh_redirect_inval_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|redirect
id|mmr_t
id|redirect
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_redirect_inval_s
)brace
id|sh_redirect_inval_s
suffix:semicolon
DECL|typedef|sh_redirect_inval_u_t
)brace
id|sh_redirect_inval_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_DIAG_MSG_CNTRL&quot;                     */
multiline_comment|/*                 Diagnostic Message Control Register                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_cntrl_u
r_typedef
r_union
id|sh_diag_msg_cntrl_u
(brace
DECL|member|sh_diag_msg_cntrl_regval
id|mmr_t
id|sh_diag_msg_cntrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|6
suffix:semicolon
DECL|member|error_inject_point
id|mmr_t
id|error_inject_point
suffix:colon
l_int|6
suffix:semicolon
DECL|member|error_inject_enable
id|mmr_t
id|error_inject_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|port
id|mmr_t
id|port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_diag_msg_cntrl_s
)brace
id|sh_diag_msg_cntrl_s
suffix:semicolon
DECL|typedef|sh_diag_msg_cntrl_u_t
)brace
id|sh_diag_msg_cntrl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_cntrl_u
r_typedef
r_union
id|sh_diag_msg_cntrl_u
(brace
DECL|member|sh_diag_msg_cntrl_regval
id|mmr_t
id|sh_diag_msg_cntrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|port
id|mmr_t
id|port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|error_inject_enable
id|mmr_t
id|error_inject_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|error_inject_point
id|mmr_t
id|error_inject_point
suffix:colon
l_int|6
suffix:semicolon
DECL|member|msg_length
id|mmr_t
id|msg_length
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_diag_msg_cntrl_s
)brace
id|sh_diag_msg_cntrl_s
suffix:semicolon
DECL|typedef|sh_diag_msg_cntrl_u_t
)brace
id|sh_diag_msg_cntrl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA0L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data0l_u
r_typedef
r_union
id|sh_diag_msg_data0l_u
(brace
DECL|member|sh_diag_msg_data0l_regval
id|mmr_t
id|sh_diag_msg_data0l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data0l_s
)brace
id|sh_diag_msg_data0l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data0l_u_t
)brace
id|sh_diag_msg_data0l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data0l_u
r_typedef
r_union
id|sh_diag_msg_data0l_u
(brace
DECL|member|sh_diag_msg_data0l_regval
id|mmr_t
id|sh_diag_msg_data0l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data0l_s
)brace
id|sh_diag_msg_data0l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data0l_u_t
)brace
id|sh_diag_msg_data0l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA0U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data0u_u
r_typedef
r_union
id|sh_diag_msg_data0u_u
(brace
DECL|member|sh_diag_msg_data0u_regval
id|mmr_t
id|sh_diag_msg_data0u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data0u_s
)brace
id|sh_diag_msg_data0u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data0u_u_t
)brace
id|sh_diag_msg_data0u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data0u_u
r_typedef
r_union
id|sh_diag_msg_data0u_u
(brace
DECL|member|sh_diag_msg_data0u_regval
id|mmr_t
id|sh_diag_msg_data0u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data0u_s
)brace
id|sh_diag_msg_data0u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data0u_u_t
)brace
id|sh_diag_msg_data0u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA1L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data1l_u
r_typedef
r_union
id|sh_diag_msg_data1l_u
(brace
DECL|member|sh_diag_msg_data1l_regval
id|mmr_t
id|sh_diag_msg_data1l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data1l_s
)brace
id|sh_diag_msg_data1l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data1l_u_t
)brace
id|sh_diag_msg_data1l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data1l_u
r_typedef
r_union
id|sh_diag_msg_data1l_u
(brace
DECL|member|sh_diag_msg_data1l_regval
id|mmr_t
id|sh_diag_msg_data1l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data1l_s
)brace
id|sh_diag_msg_data1l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data1l_u_t
)brace
id|sh_diag_msg_data1l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA1U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data1u_u
r_typedef
r_union
id|sh_diag_msg_data1u_u
(brace
DECL|member|sh_diag_msg_data1u_regval
id|mmr_t
id|sh_diag_msg_data1u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data1u_s
)brace
id|sh_diag_msg_data1u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data1u_u_t
)brace
id|sh_diag_msg_data1u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data1u_u
r_typedef
r_union
id|sh_diag_msg_data1u_u
(brace
DECL|member|sh_diag_msg_data1u_regval
id|mmr_t
id|sh_diag_msg_data1u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data1u_s
)brace
id|sh_diag_msg_data1u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data1u_u_t
)brace
id|sh_diag_msg_data1u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA2L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data2l_u
r_typedef
r_union
id|sh_diag_msg_data2l_u
(brace
DECL|member|sh_diag_msg_data2l_regval
id|mmr_t
id|sh_diag_msg_data2l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data2l_s
)brace
id|sh_diag_msg_data2l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data2l_u_t
)brace
id|sh_diag_msg_data2l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data2l_u
r_typedef
r_union
id|sh_diag_msg_data2l_u
(brace
DECL|member|sh_diag_msg_data2l_regval
id|mmr_t
id|sh_diag_msg_data2l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data2l_s
)brace
id|sh_diag_msg_data2l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data2l_u_t
)brace
id|sh_diag_msg_data2l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA2U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data2u_u
r_typedef
r_union
id|sh_diag_msg_data2u_u
(brace
DECL|member|sh_diag_msg_data2u_regval
id|mmr_t
id|sh_diag_msg_data2u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data2u_s
)brace
id|sh_diag_msg_data2u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data2u_u_t
)brace
id|sh_diag_msg_data2u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data2u_u
r_typedef
r_union
id|sh_diag_msg_data2u_u
(brace
DECL|member|sh_diag_msg_data2u_regval
id|mmr_t
id|sh_diag_msg_data2u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data2u_s
)brace
id|sh_diag_msg_data2u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data2u_u_t
)brace
id|sh_diag_msg_data2u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA3L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data3l_u
r_typedef
r_union
id|sh_diag_msg_data3l_u
(brace
DECL|member|sh_diag_msg_data3l_regval
id|mmr_t
id|sh_diag_msg_data3l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data3l_s
)brace
id|sh_diag_msg_data3l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data3l_u_t
)brace
id|sh_diag_msg_data3l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data3l_u
r_typedef
r_union
id|sh_diag_msg_data3l_u
(brace
DECL|member|sh_diag_msg_data3l_regval
id|mmr_t
id|sh_diag_msg_data3l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data3l_s
)brace
id|sh_diag_msg_data3l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data3l_u_t
)brace
id|sh_diag_msg_data3l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA3U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data3u_u
r_typedef
r_union
id|sh_diag_msg_data3u_u
(brace
DECL|member|sh_diag_msg_data3u_regval
id|mmr_t
id|sh_diag_msg_data3u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data3u_s
)brace
id|sh_diag_msg_data3u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data3u_u_t
)brace
id|sh_diag_msg_data3u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data3u_u
r_typedef
r_union
id|sh_diag_msg_data3u_u
(brace
DECL|member|sh_diag_msg_data3u_regval
id|mmr_t
id|sh_diag_msg_data3u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data3u_s
)brace
id|sh_diag_msg_data3u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data3u_u_t
)brace
id|sh_diag_msg_data3u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA4L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data4l_u
r_typedef
r_union
id|sh_diag_msg_data4l_u
(brace
DECL|member|sh_diag_msg_data4l_regval
id|mmr_t
id|sh_diag_msg_data4l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data4l_s
)brace
id|sh_diag_msg_data4l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data4l_u_t
)brace
id|sh_diag_msg_data4l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data4l_u
r_typedef
r_union
id|sh_diag_msg_data4l_u
(brace
DECL|member|sh_diag_msg_data4l_regval
id|mmr_t
id|sh_diag_msg_data4l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data4l_s
)brace
id|sh_diag_msg_data4l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data4l_u_t
)brace
id|sh_diag_msg_data4l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA4U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data4u_u
r_typedef
r_union
id|sh_diag_msg_data4u_u
(brace
DECL|member|sh_diag_msg_data4u_regval
id|mmr_t
id|sh_diag_msg_data4u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data4u_s
)brace
id|sh_diag_msg_data4u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data4u_u_t
)brace
id|sh_diag_msg_data4u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data4u_u
r_typedef
r_union
id|sh_diag_msg_data4u_u
(brace
DECL|member|sh_diag_msg_data4u_regval
id|mmr_t
id|sh_diag_msg_data4u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data4u_s
)brace
id|sh_diag_msg_data4u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data4u_u_t
)brace
id|sh_diag_msg_data4u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA5L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data5l_u
r_typedef
r_union
id|sh_diag_msg_data5l_u
(brace
DECL|member|sh_diag_msg_data5l_regval
id|mmr_t
id|sh_diag_msg_data5l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data5l_s
)brace
id|sh_diag_msg_data5l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data5l_u_t
)brace
id|sh_diag_msg_data5l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data5l_u
r_typedef
r_union
id|sh_diag_msg_data5l_u
(brace
DECL|member|sh_diag_msg_data5l_regval
id|mmr_t
id|sh_diag_msg_data5l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data5l_s
)brace
id|sh_diag_msg_data5l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data5l_u_t
)brace
id|sh_diag_msg_data5l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA5U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data5u_u
r_typedef
r_union
id|sh_diag_msg_data5u_u
(brace
DECL|member|sh_diag_msg_data5u_regval
id|mmr_t
id|sh_diag_msg_data5u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data5u_s
)brace
id|sh_diag_msg_data5u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data5u_u_t
)brace
id|sh_diag_msg_data5u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data5u_u
r_typedef
r_union
id|sh_diag_msg_data5u_u
(brace
DECL|member|sh_diag_msg_data5u_regval
id|mmr_t
id|sh_diag_msg_data5u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data5u_s
)brace
id|sh_diag_msg_data5u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data5u_u_t
)brace
id|sh_diag_msg_data5u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA6L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data6l_u
r_typedef
r_union
id|sh_diag_msg_data6l_u
(brace
DECL|member|sh_diag_msg_data6l_regval
id|mmr_t
id|sh_diag_msg_data6l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data6l_s
)brace
id|sh_diag_msg_data6l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data6l_u_t
)brace
id|sh_diag_msg_data6l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data6l_u
r_typedef
r_union
id|sh_diag_msg_data6l_u
(brace
DECL|member|sh_diag_msg_data6l_regval
id|mmr_t
id|sh_diag_msg_data6l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data6l_s
)brace
id|sh_diag_msg_data6l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data6l_u_t
)brace
id|sh_diag_msg_data6l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA6U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data6u_u
r_typedef
r_union
id|sh_diag_msg_data6u_u
(brace
DECL|member|sh_diag_msg_data6u_regval
id|mmr_t
id|sh_diag_msg_data6u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data6u_s
)brace
id|sh_diag_msg_data6u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data6u_u_t
)brace
id|sh_diag_msg_data6u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data6u_u
r_typedef
r_union
id|sh_diag_msg_data6u_u
(brace
DECL|member|sh_diag_msg_data6u_regval
id|mmr_t
id|sh_diag_msg_data6u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data6u_s
)brace
id|sh_diag_msg_data6u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data6u_u_t
)brace
id|sh_diag_msg_data6u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA7L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data7l_u
r_typedef
r_union
id|sh_diag_msg_data7l_u
(brace
DECL|member|sh_diag_msg_data7l_regval
id|mmr_t
id|sh_diag_msg_data7l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data7l_s
)brace
id|sh_diag_msg_data7l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data7l_u_t
)brace
id|sh_diag_msg_data7l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data7l_u
r_typedef
r_union
id|sh_diag_msg_data7l_u
(brace
DECL|member|sh_diag_msg_data7l_regval
id|mmr_t
id|sh_diag_msg_data7l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data7l_s
)brace
id|sh_diag_msg_data7l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data7l_u_t
)brace
id|sh_diag_msg_data7l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA7U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data7u_u
r_typedef
r_union
id|sh_diag_msg_data7u_u
(brace
DECL|member|sh_diag_msg_data7u_regval
id|mmr_t
id|sh_diag_msg_data7u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data7u_s
)brace
id|sh_diag_msg_data7u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data7u_u_t
)brace
id|sh_diag_msg_data7u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data7u_u
r_typedef
r_union
id|sh_diag_msg_data7u_u
(brace
DECL|member|sh_diag_msg_data7u_regval
id|mmr_t
id|sh_diag_msg_data7u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data7u_s
)brace
id|sh_diag_msg_data7u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data7u_u_t
)brace
id|sh_diag_msg_data7u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA8L&quot;                     */
multiline_comment|/*                    Diagnostic Data, lower 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data8l_u
r_typedef
r_union
id|sh_diag_msg_data8l_u
(brace
DECL|member|sh_diag_msg_data8l_regval
id|mmr_t
id|sh_diag_msg_data8l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data8l_s
)brace
id|sh_diag_msg_data8l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data8l_u_t
)brace
id|sh_diag_msg_data8l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data8l_u
r_typedef
r_union
id|sh_diag_msg_data8l_u
(brace
DECL|member|sh_diag_msg_data8l_regval
id|mmr_t
id|sh_diag_msg_data8l_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_lower
id|mmr_t
id|data_lower
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data8l_s
)brace
id|sh_diag_msg_data8l_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data8l_u_t
)brace
id|sh_diag_msg_data8l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_DIAG_MSG_DATA8U&quot;                     */
multiline_comment|/*                   Diagnostice Data, upper 64 bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_data8u_u
r_typedef
r_union
id|sh_diag_msg_data8u_u
(brace
DECL|member|sh_diag_msg_data8u_regval
id|mmr_t
id|sh_diag_msg_data8u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data8u_s
)brace
id|sh_diag_msg_data8u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data8u_u_t
)brace
id|sh_diag_msg_data8u_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_data8u_u
r_typedef
r_union
id|sh_diag_msg_data8u_u
(brace
DECL|member|sh_diag_msg_data8u_regval
id|mmr_t
id|sh_diag_msg_data8u_regval
suffix:semicolon
r_struct
(brace
DECL|member|data_upper
id|mmr_t
id|data_upper
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_data8u_s
)brace
id|sh_diag_msg_data8u_s
suffix:semicolon
DECL|typedef|sh_diag_msg_data8u_u_t
)brace
id|sh_diag_msg_data8u_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_DIAG_MSG_HDR0&quot;                      */
multiline_comment|/*              Diagnostice Data, lower 64 bits of header               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_hdr0_u
r_typedef
r_union
id|sh_diag_msg_hdr0_u
(brace
DECL|member|sh_diag_msg_hdr0_regval
id|mmr_t
id|sh_diag_msg_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_hdr0_s
)brace
id|sh_diag_msg_hdr0_s
suffix:semicolon
DECL|typedef|sh_diag_msg_hdr0_u_t
)brace
id|sh_diag_msg_hdr0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_hdr0_u
r_typedef
r_union
id|sh_diag_msg_hdr0_u
(brace
DECL|member|sh_diag_msg_hdr0_regval
id|mmr_t
id|sh_diag_msg_hdr0_regval
suffix:semicolon
r_struct
(brace
DECL|member|header0
id|mmr_t
id|header0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_hdr0_s
)brace
id|sh_diag_msg_hdr0_s
suffix:semicolon
DECL|typedef|sh_diag_msg_hdr0_u_t
)brace
id|sh_diag_msg_hdr0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_DIAG_MSG_HDR1&quot;                      */
multiline_comment|/*              Diagnostice Data, upper 64 bits of header               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_diag_msg_hdr1_u
r_typedef
r_union
id|sh_diag_msg_hdr1_u
(brace
DECL|member|sh_diag_msg_hdr1_regval
id|mmr_t
id|sh_diag_msg_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_hdr1_s
)brace
id|sh_diag_msg_hdr1_s
suffix:semicolon
DECL|typedef|sh_diag_msg_hdr1_u_t
)brace
id|sh_diag_msg_hdr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_diag_msg_hdr1_u
r_typedef
r_union
id|sh_diag_msg_hdr1_u
(brace
DECL|member|sh_diag_msg_hdr1_regval
id|mmr_t
id|sh_diag_msg_hdr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|header1
id|mmr_t
id|header1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_diag_msg_hdr1_s
)brace
id|sh_diag_msg_hdr1_s
suffix:semicolon
DECL|typedef|sh_diag_msg_hdr1_u_t
)brace
id|sh_diag_msg_hdr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_DEBUG_SELECT&quot;                      */
multiline_comment|/*                        SHub Debug Port Select                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_debug_select_u
r_typedef
r_union
id|sh_debug_select_u
(brace
DECL|member|sh_debug_select_regval
id|mmr_t
id|sh_debug_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|debug_ii_sel
id|mmr_t
id|debug_ii_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sel_ii
id|mmr_t
id|sel_ii
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_debug_select_s
)brace
id|sh_debug_select_s
suffix:semicolon
DECL|typedef|sh_debug_select_u_t
)brace
id|sh_debug_select_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_debug_select_u
r_typedef
r_union
id|sh_debug_select_u
(brace
DECL|member|sh_debug_select_regval
id|mmr_t
id|sh_debug_select_regval
suffix:semicolon
r_struct
(brace
DECL|member|trigger_enable
id|mmr_t
id|trigger_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sel_ii
id|mmr_t
id|sel_ii
suffix:colon
l_int|9
suffix:semicolon
DECL|member|debug_ii_sel
id|mmr_t
id|debug_ii_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble7_chiplet_sel
id|mmr_t
id|nibble7_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble6_chiplet_sel
id|mmr_t
id|nibble6_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble5_chiplet_sel
id|mmr_t
id|nibble5_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble4_chiplet_sel
id|mmr_t
id|nibble4_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble3_chiplet_sel
id|mmr_t
id|nibble3_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble2_chiplet_sel
id|mmr_t
id|nibble2_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble1_chiplet_sel
id|mmr_t
id|nibble1_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble0_chiplet_sel
id|mmr_t
id|nibble0_chiplet_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_debug_select_s
)brace
id|sh_debug_select_s
suffix:semicolon
DECL|typedef|sh_debug_select_u_t
)brace
id|sh_debug_select_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_TRIGGER_COMPARE_MASK&quot;                  */
multiline_comment|/*                      SHub Trigger Compare Mask                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_trigger_compare_mask_u
r_typedef
r_union
id|sh_trigger_compare_mask_u
(brace
DECL|member|sh_trigger_compare_mask_regval
id|mmr_t
id|sh_trigger_compare_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_trigger_compare_mask_s
)brace
id|sh_trigger_compare_mask_s
suffix:semicolon
DECL|typedef|sh_trigger_compare_mask_u_t
)brace
id|sh_trigger_compare_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_trigger_compare_mask_u
r_typedef
r_union
id|sh_trigger_compare_mask_u
(brace
DECL|member|sh_trigger_compare_mask_regval
id|mmr_t
id|sh_trigger_compare_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_trigger_compare_mask_s
)brace
id|sh_trigger_compare_mask_s
suffix:semicolon
DECL|typedef|sh_trigger_compare_mask_u_t
)brace
id|sh_trigger_compare_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_TRIGGER_COMPARE_PATTERN&quot;                 */
multiline_comment|/*                     SHub Trigger Compare Pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_trigger_compare_pattern_u
r_typedef
r_union
id|sh_trigger_compare_pattern_u
(brace
DECL|member|sh_trigger_compare_pattern_regval
id|mmr_t
id|sh_trigger_compare_pattern_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_trigger_compare_pattern_s
)brace
id|sh_trigger_compare_pattern_s
suffix:semicolon
DECL|typedef|sh_trigger_compare_pattern_u_t
)brace
id|sh_trigger_compare_pattern_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_trigger_compare_pattern_u
r_typedef
r_union
id|sh_trigger_compare_pattern_u
(brace
DECL|member|sh_trigger_compare_pattern_regval
id|mmr_t
id|sh_trigger_compare_pattern_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_trigger_compare_pattern_s
)brace
id|sh_trigger_compare_pattern_s
suffix:semicolon
DECL|typedef|sh_trigger_compare_pattern_u_t
)brace
id|sh_trigger_compare_pattern_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_TRIGGER_SEL&quot;                       */
multiline_comment|/*                  Trigger select for SHUB debug port                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_trigger_sel_u
r_typedef
r_union
id|sh_trigger_sel_u
(brace
DECL|member|sh_trigger_sel_regval
id|mmr_t
id|sh_trigger_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_trigger_sel_s
)brace
id|sh_trigger_sel_s
suffix:semicolon
DECL|typedef|sh_trigger_sel_u_t
)brace
id|sh_trigger_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_trigger_sel_u
r_typedef
r_union
id|sh_trigger_sel_u
(brace
DECL|member|sh_trigger_sel_regval
id|mmr_t
id|sh_trigger_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble_sel
id|mmr_t
id|nibble7_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_input_sel
id|mmr_t
id|nibble7_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble_sel
id|mmr_t
id|nibble6_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_input_sel
id|mmr_t
id|nibble6_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble_sel
id|mmr_t
id|nibble5_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_input_sel
id|mmr_t
id|nibble5_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble_sel
id|mmr_t
id|nibble4_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_input_sel
id|mmr_t
id|nibble4_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble_sel
id|mmr_t
id|nibble3_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_input_sel
id|mmr_t
id|nibble3_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble_sel
id|mmr_t
id|nibble2_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_input_sel
id|mmr_t
id|nibble2_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble_sel
id|mmr_t
id|nibble1_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_input_sel
id|mmr_t
id|nibble1_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble_sel
id|mmr_t
id|nibble0_nibble_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_input_sel
id|mmr_t
id|nibble0_input_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_trigger_sel_s
)brace
id|sh_trigger_sel_s
suffix:semicolon
DECL|typedef|sh_trigger_sel_u_t
)brace
id|sh_trigger_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_STOP_CLK_CONTROL&quot;                    */
multiline_comment|/*                          Stop Clock Control                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_stop_clk_control_u
r_typedef
r_union
id|sh_stop_clk_control_u
(brace
DECL|member|sh_stop_clk_control_regval
id|mmr_t
id|sh_stop_clk_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_stop_clk_control_s
)brace
id|sh_stop_clk_control_s
suffix:semicolon
DECL|typedef|sh_stop_clk_control_u_t
)brace
id|sh_stop_clk_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_stop_clk_control_u
r_typedef
r_union
id|sh_stop_clk_control_u
(brace
DECL|member|sh_stop_clk_control_regval
id|mmr_t
id|sh_stop_clk_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_stop_clk_control_s
)brace
id|sh_stop_clk_control_s
suffix:semicolon
DECL|typedef|sh_stop_clk_control_u_t
)brace
id|sh_stop_clk_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_STOP_CLK_DELAY_PHASE&quot;                  */
multiline_comment|/*                        Stop Clock Delay Phase                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_stop_clk_delay_phase_u
r_typedef
r_union
id|sh_stop_clk_delay_phase_u
(brace
DECL|member|sh_stop_clk_delay_phase_regval
id|mmr_t
id|sh_stop_clk_delay_phase_regval
suffix:semicolon
r_struct
(brace
DECL|member|delay
id|mmr_t
id|delay
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_stop_clk_delay_phase_s
)brace
id|sh_stop_clk_delay_phase_s
suffix:semicolon
DECL|typedef|sh_stop_clk_delay_phase_u_t
)brace
id|sh_stop_clk_delay_phase_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_stop_clk_delay_phase_u
r_typedef
r_union
id|sh_stop_clk_delay_phase_u
(brace
DECL|member|sh_stop_clk_delay_phase_regval
id|mmr_t
id|sh_stop_clk_delay_phase_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|delay
id|mmr_t
id|delay
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_stop_clk_delay_phase_s
)brace
id|sh_stop_clk_delay_phase_s
suffix:semicolon
DECL|typedef|sh_stop_clk_delay_phase_u_t
)brace
id|sh_stop_clk_delay_phase_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_TSF_ARM_MASK&quot;                      */
multiline_comment|/*                 Trigger sequencing facility arm mask                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_arm_mask_u
r_typedef
r_union
id|sh_tsf_arm_mask_u
(brace
DECL|member|sh_tsf_arm_mask_regval
id|mmr_t
id|sh_tsf_arm_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_arm_mask_s
)brace
id|sh_tsf_arm_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_arm_mask_u_t
)brace
id|sh_tsf_arm_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_arm_mask_u
r_typedef
r_union
id|sh_tsf_arm_mask_u
(brace
DECL|member|sh_tsf_arm_mask_regval
id|mmr_t
id|sh_tsf_arm_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_arm_mask_s
)brace
id|sh_tsf_arm_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_arm_mask_u_t
)brace
id|sh_tsf_arm_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_TSF_COUNTER_PRESETS&quot;                   */
multiline_comment|/*             Trigger sequencing facility counter presets              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_counter_presets_u
r_typedef
r_union
id|sh_tsf_counter_presets_u
(brace
DECL|member|sh_tsf_counter_presets_regval
id|mmr_t
id|sh_tsf_counter_presets_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_32
id|mmr_t
id|count_32
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count_16
id|mmr_t
id|count_16
suffix:colon
l_int|16
suffix:semicolon
DECL|member|count_8b
id|mmr_t
id|count_8b
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_8a
id|mmr_t
id|count_8a
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_tsf_counter_presets_s
)brace
id|sh_tsf_counter_presets_s
suffix:semicolon
DECL|typedef|sh_tsf_counter_presets_u_t
)brace
id|sh_tsf_counter_presets_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_counter_presets_u
r_typedef
r_union
id|sh_tsf_counter_presets_u
(brace
DECL|member|sh_tsf_counter_presets_regval
id|mmr_t
id|sh_tsf_counter_presets_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_8a
id|mmr_t
id|count_8a
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_8b
id|mmr_t
id|count_8b
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_16
id|mmr_t
id|count_16
suffix:colon
l_int|16
suffix:semicolon
DECL|member|count_32
id|mmr_t
id|count_32
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_tsf_counter_presets_s
)brace
id|sh_tsf_counter_presets_s
suffix:semicolon
DECL|typedef|sh_tsf_counter_presets_u_t
)brace
id|sh_tsf_counter_presets_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_TSF_DECREMENT_CTL&quot;                    */
multiline_comment|/*        Trigger sequencing facility counter decrement control         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_decrement_ctl_u
r_typedef
r_union
id|sh_tsf_decrement_ctl_u
(brace
DECL|member|sh_tsf_decrement_ctl_regval
id|mmr_t
id|sh_tsf_decrement_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|ctl
id|mmr_t
id|ctl
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_tsf_decrement_ctl_s
)brace
id|sh_tsf_decrement_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_decrement_ctl_u_t
)brace
id|sh_tsf_decrement_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_decrement_ctl_u
r_typedef
r_union
id|sh_tsf_decrement_ctl_u
(brace
DECL|member|sh_tsf_decrement_ctl_regval
id|mmr_t
id|sh_tsf_decrement_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|ctl
id|mmr_t
id|ctl
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_tsf_decrement_ctl_s
)brace
id|sh_tsf_decrement_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_decrement_ctl_u_t
)brace
id|sh_tsf_decrement_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_TSF_DIAG_MSG_CTL&quot;                    */
multiline_comment|/*        Trigger sequencing facility diagnostic message control        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_diag_msg_ctl_u
r_typedef
r_union
id|sh_tsf_diag_msg_ctl_u
(brace
DECL|member|sh_tsf_diag_msg_ctl_regval
id|mmr_t
id|sh_tsf_diag_msg_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_diag_msg_ctl_s
)brace
id|sh_tsf_diag_msg_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_diag_msg_ctl_u_t
)brace
id|sh_tsf_diag_msg_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_diag_msg_ctl_u
r_typedef
r_union
id|sh_tsf_diag_msg_ctl_u
(brace
DECL|member|sh_tsf_diag_msg_ctl_regval
id|mmr_t
id|sh_tsf_diag_msg_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_tsf_diag_msg_ctl_s
)brace
id|sh_tsf_diag_msg_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_diag_msg_ctl_u_t
)brace
id|sh_tsf_diag_msg_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_TSF_DISARM_MASK&quot;                     */
multiline_comment|/*               Trigger sequencing facility disarm mask                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_disarm_mask_u
r_typedef
r_union
id|sh_tsf_disarm_mask_u
(brace
DECL|member|sh_tsf_disarm_mask_regval
id|mmr_t
id|sh_tsf_disarm_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_disarm_mask_s
)brace
id|sh_tsf_disarm_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_disarm_mask_u_t
)brace
id|sh_tsf_disarm_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_disarm_mask_u
r_typedef
r_union
id|sh_tsf_disarm_mask_u
(brace
DECL|member|sh_tsf_disarm_mask_regval
id|mmr_t
id|sh_tsf_disarm_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_disarm_mask_s
)brace
id|sh_tsf_disarm_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_disarm_mask_u_t
)brace
id|sh_tsf_disarm_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_TSF_ENABLE_CTL&quot;                     */
multiline_comment|/*          Trigger sequencing facility counter enable control          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_enable_ctl_u
r_typedef
r_union
id|sh_tsf_enable_ctl_u
(brace
DECL|member|sh_tsf_enable_ctl_regval
id|mmr_t
id|sh_tsf_enable_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|ctl
id|mmr_t
id|ctl
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|sh_tsf_enable_ctl_s
)brace
id|sh_tsf_enable_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_enable_ctl_u_t
)brace
id|sh_tsf_enable_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_enable_ctl_u
r_typedef
r_union
id|sh_tsf_enable_ctl_u
(brace
DECL|member|sh_tsf_enable_ctl_regval
id|mmr_t
id|sh_tsf_enable_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|48
suffix:semicolon
DECL|member|ctl
id|mmr_t
id|ctl
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_tsf_enable_ctl_s
)brace
id|sh_tsf_enable_ctl_s
suffix:semicolon
DECL|typedef|sh_tsf_enable_ctl_u_t
)brace
id|sh_tsf_enable_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_TSF_SOFTWARE_ARM&quot;                    */
multiline_comment|/*               Trigger sequencing facility software arm               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_software_arm_u
r_typedef
r_union
id|sh_tsf_software_arm_u
(brace
DECL|member|sh_tsf_software_arm_regval
id|mmr_t
id|sh_tsf_software_arm_regval
suffix:semicolon
r_struct
(brace
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_software_arm_s
)brace
id|sh_tsf_software_arm_s
suffix:semicolon
DECL|typedef|sh_tsf_software_arm_u_t
)brace
id|sh_tsf_software_arm_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_software_arm_u
r_typedef
r_union
id|sh_tsf_software_arm_u
(brace
DECL|member|sh_tsf_software_arm_regval
id|mmr_t
id|sh_tsf_software_arm_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_tsf_software_arm_s
)brace
id|sh_tsf_software_arm_s
suffix:semicolon
DECL|typedef|sh_tsf_software_arm_u_t
)brace
id|sh_tsf_software_arm_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_TSF_SOFTWARE_DISARM&quot;                   */
multiline_comment|/*             Trigger sequencing facility software disarm              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_software_disarm_u
r_typedef
r_union
id|sh_tsf_software_disarm_u
(brace
DECL|member|sh_tsf_software_disarm_regval
id|mmr_t
id|sh_tsf_software_disarm_regval
suffix:semicolon
r_struct
(brace
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_software_disarm_s
)brace
id|sh_tsf_software_disarm_s
suffix:semicolon
DECL|typedef|sh_tsf_software_disarm_u_t
)brace
id|sh_tsf_software_disarm_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_software_disarm_u
r_typedef
r_union
id|sh_tsf_software_disarm_u
(brace
DECL|member|sh_tsf_software_disarm_regval
id|mmr_t
id|sh_tsf_software_disarm_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_tsf_software_disarm_s
)brace
id|sh_tsf_software_disarm_s
suffix:semicolon
DECL|typedef|sh_tsf_software_disarm_u_t
)brace
id|sh_tsf_software_disarm_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_TSF_SOFTWARE_TRIGGERED&quot;                 */
multiline_comment|/*            Trigger sequencing facility software triggered            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_software_triggered_u
r_typedef
r_union
id|sh_tsf_software_triggered_u
(brace
DECL|member|sh_tsf_software_triggered_regval
id|mmr_t
id|sh_tsf_software_triggered_regval
suffix:semicolon
r_struct
(brace
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_software_triggered_s
)brace
id|sh_tsf_software_triggered_s
suffix:semicolon
DECL|typedef|sh_tsf_software_triggered_u_t
)brace
id|sh_tsf_software_triggered_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_software_triggered_u
r_typedef
r_union
id|sh_tsf_software_triggered_u
(brace
DECL|member|sh_tsf_software_triggered_regval
id|mmr_t
id|sh_tsf_software_triggered_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|bit7
id|mmr_t
id|bit7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit6
id|mmr_t
id|bit6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit5
id|mmr_t
id|bit5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit4
id|mmr_t
id|bit4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit3
id|mmr_t
id|bit3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit2
id|mmr_t
id|bit2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit1
id|mmr_t
id|bit1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|bit0
id|mmr_t
id|bit0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_tsf_software_triggered_s
)brace
id|sh_tsf_software_triggered_s
suffix:semicolon
DECL|typedef|sh_tsf_software_triggered_u_t
)brace
id|sh_tsf_software_triggered_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_TSF_TRIGGER_MASK&quot;                    */
multiline_comment|/*               Trigger sequencing facility trigger mask               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_trigger_mask_u
r_typedef
r_union
id|sh_tsf_trigger_mask_u
(brace
DECL|member|sh_tsf_trigger_mask_regval
id|mmr_t
id|sh_tsf_trigger_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_trigger_mask_s
)brace
id|sh_tsf_trigger_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_trigger_mask_u_t
)brace
id|sh_tsf_trigger_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_trigger_mask_u
r_typedef
r_union
id|sh_tsf_trigger_mask_u
(brace
DECL|member|sh_tsf_trigger_mask_regval
id|mmr_t
id|sh_tsf_trigger_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_tsf_trigger_mask_s
)brace
id|sh_tsf_trigger_mask_s
suffix:semicolon
DECL|typedef|sh_tsf_trigger_mask_u_t
)brace
id|sh_tsf_trigger_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_VEC_DATA&quot;                        */
multiline_comment|/*                  Vector Write Request Message Data                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_data_u
r_typedef
r_union
id|sh_vec_data_u
(brace
DECL|member|sh_vec_data_regval
id|mmr_t
id|sh_vec_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_data_s
)brace
id|sh_vec_data_s
suffix:semicolon
DECL|typedef|sh_vec_data_u_t
)brace
id|sh_vec_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_data_u
r_typedef
r_union
id|sh_vec_data_u
(brace
DECL|member|sh_vec_data_regval
id|mmr_t
id|sh_vec_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_data_s
)brace
id|sh_vec_data_s
suffix:semicolon
DECL|typedef|sh_vec_data_u_t
)brace
id|sh_vec_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_VEC_PARMS&quot;                        */
multiline_comment|/*                  Vector Message Parameters Register                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_parms_u
r_typedef
r_union
id|sh_vec_parms_u
(brace
DECL|member|sh_vec_parms_regval
id|mmr_t
id|sh_vec_parms_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_port
id|mmr_t
id|ni_port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|32
suffix:semicolon
DECL|member|pio_id
id|mmr_t
id|pio_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|16
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_vec_parms_s
)brace
id|sh_vec_parms_s
suffix:semicolon
DECL|typedef|sh_vec_parms_u_t
)brace
id|sh_vec_parms_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_parms_u
r_typedef
r_union
id|sh_vec_parms_u
(brace
DECL|member|sh_vec_parms_regval
id|mmr_t
id|sh_vec_parms_regval
suffix:semicolon
r_struct
(brace
DECL|member|busy
id|mmr_t
id|busy
suffix:colon
l_int|1
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|16
suffix:semicolon
DECL|member|pio_id
id|mmr_t
id|pio_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ni_port
id|mmr_t
id|ni_port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_vec_parms_s
)brace
id|sh_vec_parms_s
suffix:semicolon
DECL|typedef|sh_vec_parms_u_t
)brace
id|sh_vec_parms_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_VEC_ROUTE&quot;                        */
multiline_comment|/*                     Vector Request Message Route                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_route_u
r_typedef
r_union
id|sh_vec_route_u
(brace
DECL|member|sh_vec_route_regval
id|mmr_t
id|sh_vec_route_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_route_s
)brace
id|sh_vec_route_s
suffix:semicolon
DECL|typedef|sh_vec_route_u_t
)brace
id|sh_vec_route_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_route_u
r_typedef
r_union
id|sh_vec_route_u
(brace
DECL|member|sh_vec_route_regval
id|mmr_t
id|sh_vec_route_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_route_s
)brace
id|sh_vec_route_s
suffix:semicolon
DECL|typedef|sh_vec_route_u_t
)brace
id|sh_vec_route_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_CPU_PERM&quot;                        */
multiline_comment|/*                    CPU MMR Access Permission Bits                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_cpu_perm_u
r_typedef
r_union
id|sh_cpu_perm_u
(brace
DECL|member|sh_cpu_perm_regval
id|mmr_t
id|sh_cpu_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_cpu_perm_s
)brace
id|sh_cpu_perm_s
suffix:semicolon
DECL|typedef|sh_cpu_perm_u_t
)brace
id|sh_cpu_perm_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_cpu_perm_u
r_typedef
r_union
id|sh_cpu_perm_u
(brace
DECL|member|sh_cpu_perm_regval
id|mmr_t
id|sh_cpu_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_cpu_perm_s
)brace
id|sh_cpu_perm_s
suffix:semicolon
DECL|typedef|sh_cpu_perm_u_t
)brace
id|sh_cpu_perm_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_CPU_PERM_OVR&quot;                      */
multiline_comment|/*                  CPU MMR Access Permission Override                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_cpu_perm_ovr_u
r_typedef
r_union
id|sh_cpu_perm_ovr_u
(brace
DECL|member|sh_cpu_perm_ovr_regval
id|mmr_t
id|sh_cpu_perm_ovr_regval
suffix:semicolon
r_struct
(brace
DECL|member|override
id|mmr_t
id|override
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_cpu_perm_ovr_s
)brace
id|sh_cpu_perm_ovr_s
suffix:semicolon
DECL|typedef|sh_cpu_perm_ovr_u_t
)brace
id|sh_cpu_perm_ovr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_cpu_perm_ovr_u
r_typedef
r_union
id|sh_cpu_perm_ovr_u
(brace
DECL|member|sh_cpu_perm_ovr_regval
id|mmr_t
id|sh_cpu_perm_ovr_regval
suffix:semicolon
r_struct
(brace
DECL|member|override
id|mmr_t
id|override
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_cpu_perm_ovr_s
)brace
id|sh_cpu_perm_ovr_s
suffix:semicolon
DECL|typedef|sh_cpu_perm_ovr_u_t
)brace
id|sh_cpu_perm_ovr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_EXT_IO_PERM&quot;                       */
multiline_comment|/*                External IO MMR Access Permission Bits                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ext_io_perm_u
r_typedef
r_union
id|sh_ext_io_perm_u
(brace
DECL|member|sh_ext_io_perm_regval
id|mmr_t
id|sh_ext_io_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ext_io_perm_s
)brace
id|sh_ext_io_perm_s
suffix:semicolon
DECL|typedef|sh_ext_io_perm_u_t
)brace
id|sh_ext_io_perm_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ext_io_perm_u
r_typedef
r_union
id|sh_ext_io_perm_u
(brace
DECL|member|sh_ext_io_perm_regval
id|mmr_t
id|sh_ext_io_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ext_io_perm_s
)brace
id|sh_ext_io_perm_s
suffix:semicolon
DECL|typedef|sh_ext_io_perm_u_t
)brace
id|sh_ext_io_perm_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_EXT_IOI_ACCESS&quot;                     */
multiline_comment|/*             External IO Interrupt Access Permission Bits             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ext_ioi_access_u
r_typedef
r_union
id|sh_ext_ioi_access_u
(brace
DECL|member|sh_ext_ioi_access_regval
id|mmr_t
id|sh_ext_ioi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ext_ioi_access_s
)brace
id|sh_ext_ioi_access_s
suffix:semicolon
DECL|typedef|sh_ext_ioi_access_u_t
)brace
id|sh_ext_ioi_access_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ext_ioi_access_u
r_typedef
r_union
id|sh_ext_ioi_access_u
(brace
DECL|member|sh_ext_ioi_access_regval
id|mmr_t
id|sh_ext_ioi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ext_ioi_access_s
)brace
id|sh_ext_ioi_access_s
suffix:semicolon
DECL|typedef|sh_ext_ioi_access_u_t
)brace
id|sh_ext_ioi_access_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_GC_FIL_CTRL&quot;                       */
multiline_comment|/*                   SHub Global Clock Filter Control                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gc_fil_ctrl_u
r_typedef
r_union
id|sh_gc_fil_ctrl_u
(brace
DECL|member|sh_gc_fil_ctrl_regval
id|mmr_t
id|sh_gc_fil_ctrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|offset
id|mmr_t
id|offset
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|mask_counter
id|mmr_t
id|mask_counter
suffix:colon
l_int|12
suffix:semicolon
DECL|member|mask_enable
id|mmr_t
id|mask_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dropout_counter
id|mmr_t
id|dropout_counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dropout_thresh
id|mmr_t
id|dropout_thresh
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|error_counter
id|mmr_t
id|error_counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_gc_fil_ctrl_s
)brace
id|sh_gc_fil_ctrl_s
suffix:semicolon
DECL|typedef|sh_gc_fil_ctrl_u_t
)brace
id|sh_gc_fil_ctrl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gc_fil_ctrl_u
r_typedef
r_union
id|sh_gc_fil_ctrl_u
(brace
DECL|member|sh_gc_fil_ctrl_regval
id|mmr_t
id|sh_gc_fil_ctrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|6
suffix:semicolon
DECL|member|error_counter
id|mmr_t
id|error_counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dropout_thresh
id|mmr_t
id|dropout_thresh
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dropout_counter
id|mmr_t
id|dropout_counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|3
suffix:semicolon
DECL|member|mask_enable
id|mmr_t
id|mask_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mask_counter
id|mmr_t
id|mask_counter
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|offset
id|mmr_t
id|offset
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_gc_fil_ctrl_s
)brace
id|sh_gc_fil_ctrl_s
suffix:semicolon
DECL|typedef|sh_gc_fil_ctrl_u_t
)brace
id|sh_gc_fil_ctrl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_GC_SRC_CTRL&quot;                       */
multiline_comment|/*                      SHub Global Clock Control                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_gc_src_ctrl_u
r_typedef
r_union
id|sh_gc_src_ctrl_u
(brace
DECL|member|sh_gc_src_ctrl_regval
id|mmr_t
id|sh_gc_src_ctrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable_counter
id|mmr_t
id|enable_counter
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|max_count
id|mmr_t
id|max_count
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|toggle_bit
id|mmr_t
id|toggle_bit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|source_sel
id|mmr_t
id|source_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|30
suffix:semicolon
DECL|member|sh_gc_src_ctrl_s
)brace
id|sh_gc_src_ctrl_s
suffix:semicolon
DECL|typedef|sh_gc_src_ctrl_u_t
)brace
id|sh_gc_src_ctrl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_gc_src_ctrl_u
r_typedef
r_union
id|sh_gc_src_ctrl_u
(brace
DECL|member|sh_gc_src_ctrl_regval
id|mmr_t
id|sh_gc_src_ctrl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|30
suffix:semicolon
DECL|member|source_sel
id|mmr_t
id|source_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|toggle_bit
id|mmr_t
id|toggle_bit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|max_count
id|mmr_t
id|max_count
suffix:colon
l_int|10
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|enable_counter
id|mmr_t
id|enable_counter
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_gc_src_ctrl_s
)brace
id|sh_gc_src_ctrl_s
suffix:semicolon
DECL|typedef|sh_gc_src_ctrl_u_t
)brace
id|sh_gc_src_ctrl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_HARD_RESET&quot;                       */
multiline_comment|/*                           SHub Hard Reset                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_hard_reset_u
r_typedef
r_union
id|sh_hard_reset_u
(brace
DECL|member|sh_hard_reset_regval
id|mmr_t
id|sh_hard_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|hard_reset
id|mmr_t
id|hard_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_hard_reset_s
)brace
id|sh_hard_reset_s
suffix:semicolon
DECL|typedef|sh_hard_reset_u_t
)brace
id|sh_hard_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_hard_reset_u
r_typedef
r_union
id|sh_hard_reset_u
(brace
DECL|member|sh_hard_reset_regval
id|mmr_t
id|sh_hard_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|hard_reset
id|mmr_t
id|hard_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_hard_reset_s
)brace
id|sh_hard_reset_s
suffix:semicolon
DECL|typedef|sh_hard_reset_u_t
)brace
id|sh_hard_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_IO_PERM&quot;                         */
multiline_comment|/*                    II MMR Access Permission Bits                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_io_perm_u
r_typedef
r_union
id|sh_io_perm_u
(brace
DECL|member|sh_io_perm_regval
id|mmr_t
id|sh_io_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_io_perm_s
)brace
id|sh_io_perm_s
suffix:semicolon
DECL|typedef|sh_io_perm_u_t
)brace
id|sh_io_perm_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_io_perm_u
r_typedef
r_union
id|sh_io_perm_u
(brace
DECL|member|sh_io_perm_regval
id|mmr_t
id|sh_io_perm_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_io_perm_s
)brace
id|sh_io_perm_s
suffix:semicolon
DECL|typedef|sh_io_perm_u_t
)brace
id|sh_io_perm_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_IOI_ACCESS&quot;                       */
multiline_comment|/*                 II Interrupt Access Permission Bits                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ioi_access_u
r_typedef
r_union
id|sh_ioi_access_u
(brace
DECL|member|sh_ioi_access_regval
id|mmr_t
id|sh_ioi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ioi_access_s
)brace
id|sh_ioi_access_s
suffix:semicolon
DECL|typedef|sh_ioi_access_u_t
)brace
id|sh_ioi_access_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ioi_access_u
r_typedef
r_union
id|sh_ioi_access_u
(brace
DECL|member|sh_ioi_access_regval
id|mmr_t
id|sh_ioi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ioi_access_s
)brace
id|sh_ioi_access_s
suffix:semicolon
DECL|typedef|sh_ioi_access_u_t
)brace
id|sh_ioi_access_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_IPI_ACCESS&quot;                       */
multiline_comment|/*                 CPU interrupt Access Permission Bits                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ipi_access_u
r_typedef
r_union
id|sh_ipi_access_u
(brace
DECL|member|sh_ipi_access_regval
id|mmr_t
id|sh_ipi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ipi_access_s
)brace
id|sh_ipi_access_s
suffix:semicolon
DECL|typedef|sh_ipi_access_u_t
)brace
id|sh_ipi_access_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ipi_access_u
r_typedef
r_union
id|sh_ipi_access_u
(brace
DECL|member|sh_ipi_access_regval
id|mmr_t
id|sh_ipi_access_regval
suffix:semicolon
r_struct
(brace
DECL|member|access_bits
id|mmr_t
id|access_bits
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_ipi_access_s
)brace
id|sh_ipi_access_s
suffix:semicolon
DECL|typedef|sh_ipi_access_u_t
)brace
id|sh_ipi_access_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_JTAG_CONFIG&quot;                       */
multiline_comment|/*                       SHub JTAG configuration                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_jtag_config_u
r_typedef
r_union
id|sh_jtag_config_u
(brace
DECL|member|sh_jtag_config_regval
id|mmr_t
id|sh_jtag_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|md_clk_sel
id|mmr_t
id|md_clk_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_clk_sel
id|mmr_t
id|ni_clk_sel
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ii_clk_sel
id|mmr_t
id|ii_clk_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|wrt90_target
id|mmr_t
id|wrt90_target
suffix:colon
l_int|14
suffix:semicolon
DECL|member|wrt90_overrider
id|mmr_t
id|wrt90_overrider
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrt90_override
id|mmr_t
id|wrt90_override
suffix:colon
l_int|1
suffix:semicolon
DECL|member|jtag_mci_reset_delay
id|mmr_t
id|jtag_mci_reset_delay
suffix:colon
l_int|4
suffix:semicolon
DECL|member|jtag_mci_target
id|mmr_t
id|jtag_mci_target
suffix:colon
l_int|14
suffix:semicolon
DECL|member|jtag_mci_override
id|mmr_t
id|jtag_mci_override
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_ioq_depth
id|mmr_t
id|fsb_config_ioq_depth
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_sample_binit
id|mmr_t
id|fsb_config_sample_binit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_enable_bus_parking
id|mmr_t
id|fsb_config_enable_bus_parking
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_clock_ratio
id|mmr_t
id|fsb_config_clock_ratio
suffix:colon
l_int|5
suffix:semicolon
DECL|member|fsb_config_output_tristate
id|mmr_t
id|fsb_config_output_tristate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|fsb_config_enable_bist
id|mmr_t
id|fsb_config_enable_bist
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_aux
id|mmr_t
id|fsb_config_aux
suffix:colon
l_int|2
suffix:semicolon
DECL|member|gtl_config_re
id|mmr_t
id|gtl_config_re
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_jtag_config_s
)brace
id|sh_jtag_config_s
suffix:semicolon
DECL|typedef|sh_jtag_config_u_t
)brace
id|sh_jtag_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_jtag_config_u
r_typedef
r_union
id|sh_jtag_config_u
(brace
DECL|member|sh_jtag_config_regval
id|mmr_t
id|sh_jtag_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|gtl_config_re
id|mmr_t
id|gtl_config_re
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_aux
id|mmr_t
id|fsb_config_aux
suffix:colon
l_int|2
suffix:semicolon
DECL|member|fsb_config_enable_bist
id|mmr_t
id|fsb_config_enable_bist
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_output_tristate
id|mmr_t
id|fsb_config_output_tristate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|fsb_config_clock_ratio
id|mmr_t
id|fsb_config_clock_ratio
suffix:colon
l_int|5
suffix:semicolon
DECL|member|fsb_config_enable_bus_parking
id|mmr_t
id|fsb_config_enable_bus_parking
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_sample_binit
id|mmr_t
id|fsb_config_sample_binit
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fsb_config_ioq_depth
id|mmr_t
id|fsb_config_ioq_depth
suffix:colon
l_int|1
suffix:semicolon
DECL|member|jtag_mci_override
id|mmr_t
id|jtag_mci_override
suffix:colon
l_int|1
suffix:semicolon
DECL|member|jtag_mci_target
id|mmr_t
id|jtag_mci_target
suffix:colon
l_int|14
suffix:semicolon
DECL|member|jtag_mci_reset_delay
id|mmr_t
id|jtag_mci_reset_delay
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wrt90_override
id|mmr_t
id|wrt90_override
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrt90_overrider
id|mmr_t
id|wrt90_overrider
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrt90_target
id|mmr_t
id|wrt90_target
suffix:colon
l_int|14
suffix:semicolon
DECL|member|ii_clk_sel
id|mmr_t
id|ii_clk_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|ni_clk_sel
id|mmr_t
id|ni_clk_sel
suffix:colon
l_int|1
suffix:semicolon
DECL|member|md_clk_sel
id|mmr_t
id|md_clk_sel
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sh_jtag_config_s
)brace
id|sh_jtag_config_s
suffix:semicolon
DECL|typedef|sh_jtag_config_u_t
)brace
id|sh_jtag_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SHUB_ID&quot;                         */
multiline_comment|/*                            SHub ID Number                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_shub_id_u
r_typedef
r_union
id|sh_shub_id_u
(brace
DECL|member|sh_shub_id_regval
id|mmr_t
id|sh_shub_id_regval
suffix:semicolon
r_struct
(brace
DECL|member|force1
id|mmr_t
id|force1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|manufacturer
id|mmr_t
id|manufacturer
suffix:colon
l_int|11
suffix:semicolon
DECL|member|part_number
id|mmr_t
id|part_number
suffix:colon
l_int|16
suffix:semicolon
DECL|member|revision
id|mmr_t
id|revision
suffix:colon
l_int|4
suffix:semicolon
DECL|member|node_id
id|mmr_t
id|node_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sharing_mode
id|mmr_t
id|sharing_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|nodes_per_bit
id|mmr_t
id|nodes_per_bit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|ni_port
id|mmr_t
id|ni_port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_shub_id_s
)brace
id|sh_shub_id_s
suffix:semicolon
DECL|typedef|sh_shub_id_u_t
)brace
id|sh_shub_id_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_shub_id_u
r_typedef
r_union
id|sh_shub_id_u
(brace
DECL|member|sh_shub_id_regval
id|mmr_t
id|sh_shub_id_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ni_port
id|mmr_t
id|ni_port
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|nodes_per_bit
id|mmr_t
id|nodes_per_bit
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|sharing_mode
id|mmr_t
id|sharing_mode
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|node_id
id|mmr_t
id|node_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|revision
id|mmr_t
id|revision
suffix:colon
l_int|4
suffix:semicolon
DECL|member|part_number
id|mmr_t
id|part_number
suffix:colon
l_int|16
suffix:semicolon
DECL|member|manufacturer
id|mmr_t
id|manufacturer
suffix:colon
l_int|11
suffix:semicolon
DECL|member|force1
id|mmr_t
id|force1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_shub_id_s
)brace
id|sh_shub_id_s
suffix:semicolon
DECL|typedef|sh_shub_id_u_t
)brace
id|sh_shub_id_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_SHUBS_PRESENT0&quot;                     */
multiline_comment|/*         Shubs 0 - 63 Present. Used for invalidate generation         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_shubs_present0_u
r_typedef
r_union
id|sh_shubs_present0_u
(brace
DECL|member|sh_shubs_present0_regval
id|mmr_t
id|sh_shubs_present0_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present0
id|mmr_t
id|shubs_present0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present0_s
)brace
id|sh_shubs_present0_s
suffix:semicolon
DECL|typedef|sh_shubs_present0_u_t
)brace
id|sh_shubs_present0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_shubs_present0_u
r_typedef
r_union
id|sh_shubs_present0_u
(brace
DECL|member|sh_shubs_present0_regval
id|mmr_t
id|sh_shubs_present0_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present0
id|mmr_t
id|shubs_present0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present0_s
)brace
id|sh_shubs_present0_s
suffix:semicolon
DECL|typedef|sh_shubs_present0_u_t
)brace
id|sh_shubs_present0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_SHUBS_PRESENT1&quot;                     */
multiline_comment|/*        Shubs 64 - 127 Present. Used for invalidate generation        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_shubs_present1_u
r_typedef
r_union
id|sh_shubs_present1_u
(brace
DECL|member|sh_shubs_present1_regval
id|mmr_t
id|sh_shubs_present1_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present1
id|mmr_t
id|shubs_present1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present1_s
)brace
id|sh_shubs_present1_s
suffix:semicolon
DECL|typedef|sh_shubs_present1_u_t
)brace
id|sh_shubs_present1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_shubs_present1_u
r_typedef
r_union
id|sh_shubs_present1_u
(brace
DECL|member|sh_shubs_present1_regval
id|mmr_t
id|sh_shubs_present1_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present1
id|mmr_t
id|shubs_present1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present1_s
)brace
id|sh_shubs_present1_s
suffix:semicolon
DECL|typedef|sh_shubs_present1_u_t
)brace
id|sh_shubs_present1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_SHUBS_PRESENT2&quot;                     */
multiline_comment|/*       Shubs 128 - 191 Present. Used for invalidate generation        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_shubs_present2_u
r_typedef
r_union
id|sh_shubs_present2_u
(brace
DECL|member|sh_shubs_present2_regval
id|mmr_t
id|sh_shubs_present2_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present2
id|mmr_t
id|shubs_present2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present2_s
)brace
id|sh_shubs_present2_s
suffix:semicolon
DECL|typedef|sh_shubs_present2_u_t
)brace
id|sh_shubs_present2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_shubs_present2_u
r_typedef
r_union
id|sh_shubs_present2_u
(brace
DECL|member|sh_shubs_present2_regval
id|mmr_t
id|sh_shubs_present2_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present2
id|mmr_t
id|shubs_present2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present2_s
)brace
id|sh_shubs_present2_s
suffix:semicolon
DECL|typedef|sh_shubs_present2_u_t
)brace
id|sh_shubs_present2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_SHUBS_PRESENT3&quot;                     */
multiline_comment|/*       Shubs 192 - 255 Present. Used for invalidate generation        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_shubs_present3_u
r_typedef
r_union
id|sh_shubs_present3_u
(brace
DECL|member|sh_shubs_present3_regval
id|mmr_t
id|sh_shubs_present3_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present3
id|mmr_t
id|shubs_present3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present3_s
)brace
id|sh_shubs_present3_s
suffix:semicolon
DECL|typedef|sh_shubs_present3_u_t
)brace
id|sh_shubs_present3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_shubs_present3_u
r_typedef
r_union
id|sh_shubs_present3_u
(brace
DECL|member|sh_shubs_present3_regval
id|mmr_t
id|sh_shubs_present3_regval
suffix:semicolon
r_struct
(brace
DECL|member|shubs_present3
id|mmr_t
id|shubs_present3
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_shubs_present3_s
)brace
id|sh_shubs_present3_s
suffix:semicolon
DECL|typedef|sh_shubs_present3_u_t
)brace
id|sh_shubs_present3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_SOFT_RESET&quot;                       */
multiline_comment|/*                           SHub Soft Reset                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_soft_reset_u
r_typedef
r_union
id|sh_soft_reset_u
(brace
DECL|member|sh_soft_reset_regval
id|mmr_t
id|sh_soft_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|soft_reset
id|mmr_t
id|soft_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_soft_reset_s
)brace
id|sh_soft_reset_s
suffix:semicolon
DECL|typedef|sh_soft_reset_u_t
)brace
id|sh_soft_reset_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_soft_reset_u
r_typedef
r_union
id|sh_soft_reset_u
(brace
DECL|member|sh_soft_reset_regval
id|mmr_t
id|sh_soft_reset_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|soft_reset
id|mmr_t
id|soft_reset
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_soft_reset_s
)brace
id|sh_soft_reset_s
suffix:semicolon
DECL|typedef|sh_soft_reset_u_t
)brace
id|sh_soft_reset_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_FIRST_ERROR&quot;                       */
multiline_comment|/*                    Shub Global First Error Flags                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_first_error_u
r_typedef
r_union
id|sh_first_error_u
(brace
DECL|member|sh_first_error_regval
id|mmr_t
id|sh_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|first_error
id|mmr_t
id|first_error
suffix:colon
l_int|19
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_first_error_s
)brace
id|sh_first_error_s
suffix:semicolon
DECL|typedef|sh_first_error_u_t
)brace
id|sh_first_error_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_first_error_u
r_typedef
r_union
id|sh_first_error_u
(brace
DECL|member|sh_first_error_regval
id|mmr_t
id|sh_first_error_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|first_error
id|mmr_t
id|first_error
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_first_error_s
)brace
id|sh_first_error_s
suffix:semicolon
DECL|typedef|sh_first_error_u_t
)brace
id|sh_first_error_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_II_HW_TIME_STAMP&quot;                    */
multiline_comment|/*                     II hardware error time stamp                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_hw_time_stamp_u
r_typedef
r_union
id|sh_ii_hw_time_stamp_u
(brace
DECL|member|sh_ii_hw_time_stamp_regval
id|mmr_t
id|sh_ii_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ii_hw_time_stamp_s
)brace
id|sh_ii_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_ii_hw_time_stamp_u_t
)brace
id|sh_ii_hw_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_hw_time_stamp_u
r_typedef
r_union
id|sh_ii_hw_time_stamp_u
(brace
DECL|member|sh_ii_hw_time_stamp_regval
id|mmr_t
id|sh_ii_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_ii_hw_time_stamp_s
)brace
id|sh_ii_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_ii_hw_time_stamp_u_t
)brace
id|sh_ii_hw_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_LB_HW_TIME_STAMP&quot;                    */
multiline_comment|/*                     LB hardware error time stamp                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_hw_time_stamp_u
r_typedef
r_union
id|sh_lb_hw_time_stamp_u
(brace
DECL|member|sh_lb_hw_time_stamp_regval
id|mmr_t
id|sh_lb_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_lb_hw_time_stamp_s
)brace
id|sh_lb_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_lb_hw_time_stamp_u_t
)brace
id|sh_lb_hw_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_hw_time_stamp_u
r_typedef
r_union
id|sh_lb_hw_time_stamp_u
(brace
DECL|member|sh_lb_hw_time_stamp_regval
id|mmr_t
id|sh_lb_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_lb_hw_time_stamp_s
)brace
id|sh_lb_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_lb_hw_time_stamp_u_t
)brace
id|sh_lb_hw_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_COR_TIME_STAMP&quot;                    */
multiline_comment|/*                   MD correctable error time stamp                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_cor_time_stamp_u
r_typedef
r_union
id|sh_md_cor_time_stamp_u
(brace
DECL|member|sh_md_cor_time_stamp_regval
id|mmr_t
id|sh_md_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_cor_time_stamp_s
)brace
id|sh_md_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_cor_time_stamp_u_t
)brace
id|sh_md_cor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_cor_time_stamp_u
r_typedef
r_union
id|sh_md_cor_time_stamp_u
(brace
DECL|member|sh_md_cor_time_stamp_regval
id|mmr_t
id|sh_md_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_md_cor_time_stamp_s
)brace
id|sh_md_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_cor_time_stamp_u_t
)brace
id|sh_md_cor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MD_HW_TIME_STAMP&quot;                    */
multiline_comment|/*                     MD hardware error time stamp                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_hw_time_stamp_u
r_typedef
r_union
id|sh_md_hw_time_stamp_u
(brace
DECL|member|sh_md_hw_time_stamp_regval
id|mmr_t
id|sh_md_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_hw_time_stamp_s
)brace
id|sh_md_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_hw_time_stamp_u_t
)brace
id|sh_md_hw_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_hw_time_stamp_u
r_typedef
r_union
id|sh_md_hw_time_stamp_u
(brace
DECL|member|sh_md_hw_time_stamp_regval
id|mmr_t
id|sh_md_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_md_hw_time_stamp_s
)brace
id|sh_md_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_hw_time_stamp_u_t
)brace
id|sh_md_hw_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_UNCOR_TIME_STAMP&quot;                   */
multiline_comment|/*                  MD uncorrectable error time stamp                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_uncor_time_stamp_u
r_typedef
r_union
id|sh_md_uncor_time_stamp_u
(brace
DECL|member|sh_md_uncor_time_stamp_regval
id|mmr_t
id|sh_md_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_uncor_time_stamp_s
)brace
id|sh_md_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_uncor_time_stamp_u_t
)brace
id|sh_md_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_uncor_time_stamp_u
r_typedef
r_union
id|sh_md_uncor_time_stamp_u
(brace
DECL|member|sh_md_uncor_time_stamp_regval
id|mmr_t
id|sh_md_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_md_uncor_time_stamp_s
)brace
id|sh_md_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_md_uncor_time_stamp_u_t
)brace
id|sh_md_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PI_COR_TIME_STAMP&quot;                    */
multiline_comment|/*                   PI correctable error time stamp                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_cor_time_stamp_u
r_typedef
r_union
id|sh_pi_cor_time_stamp_u
(brace
DECL|member|sh_pi_cor_time_stamp_regval
id|mmr_t
id|sh_pi_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_cor_time_stamp_s
)brace
id|sh_pi_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_cor_time_stamp_u_t
)brace
id|sh_pi_cor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_cor_time_stamp_u
r_typedef
r_union
id|sh_pi_cor_time_stamp_u
(brace
DECL|member|sh_pi_cor_time_stamp_regval
id|mmr_t
id|sh_pi_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pi_cor_time_stamp_s
)brace
id|sh_pi_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_cor_time_stamp_u_t
)brace
id|sh_pi_cor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PI_HW_TIME_STAMP&quot;                    */
multiline_comment|/*                     PI hardware error time stamp                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_hw_time_stamp_u
r_typedef
r_union
id|sh_pi_hw_time_stamp_u
(brace
DECL|member|sh_pi_hw_time_stamp_regval
id|mmr_t
id|sh_pi_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_hw_time_stamp_s
)brace
id|sh_pi_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_hw_time_stamp_u_t
)brace
id|sh_pi_hw_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_hw_time_stamp_u
r_typedef
r_union
id|sh_pi_hw_time_stamp_u
(brace
DECL|member|sh_pi_hw_time_stamp_regval
id|mmr_t
id|sh_pi_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pi_hw_time_stamp_s
)brace
id|sh_pi_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_hw_time_stamp_u_t
)brace
id|sh_pi_hw_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PI_UNCOR_TIME_STAMP&quot;                   */
multiline_comment|/*                  PI uncorrectable error time stamp                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_uncor_time_stamp_u
r_typedef
r_union
id|sh_pi_uncor_time_stamp_u
(brace
DECL|member|sh_pi_uncor_time_stamp_regval
id|mmr_t
id|sh_pi_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pi_uncor_time_stamp_s
)brace
id|sh_pi_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_uncor_time_stamp_u_t
)brace
id|sh_pi_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_uncor_time_stamp_u
r_typedef
r_union
id|sh_pi_uncor_time_stamp_u
(brace
DECL|member|sh_pi_uncor_time_stamp_regval
id|mmr_t
id|sh_pi_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_pi_uncor_time_stamp_s
)brace
id|sh_pi_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_pi_uncor_time_stamp_u_t
)brace
id|sh_pi_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ADV_TIME_STAMP&quot;                  */
multiline_comment|/*                      Proc 0 advisory time stamp                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_adv_time_stamp_u
r_typedef
r_union
id|sh_proc0_adv_time_stamp_u
(brace
DECL|member|sh_proc0_adv_time_stamp_regval
id|mmr_t
id|sh_proc0_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc0_adv_time_stamp_s
)brace
id|sh_proc0_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_time_stamp_u_t
)brace
id|sh_proc0_adv_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_adv_time_stamp_u
r_typedef
r_union
id|sh_proc0_adv_time_stamp_u
(brace
DECL|member|sh_proc0_adv_time_stamp_regval
id|mmr_t
id|sh_proc0_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc0_adv_time_stamp_s
)brace
id|sh_proc0_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc0_adv_time_stamp_u_t
)brace
id|sh_proc0_adv_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC0_ERR_TIME_STAMP&quot;                  */
multiline_comment|/*                       Proc 0 error time stamp                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc0_err_time_stamp_u
r_typedef
r_union
id|sh_proc0_err_time_stamp_u
(brace
DECL|member|sh_proc0_err_time_stamp_regval
id|mmr_t
id|sh_proc0_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc0_err_time_stamp_s
)brace
id|sh_proc0_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc0_err_time_stamp_u_t
)brace
id|sh_proc0_err_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc0_err_time_stamp_u
r_typedef
r_union
id|sh_proc0_err_time_stamp_u
(brace
DECL|member|sh_proc0_err_time_stamp_regval
id|mmr_t
id|sh_proc0_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc0_err_time_stamp_s
)brace
id|sh_proc0_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc0_err_time_stamp_u_t
)brace
id|sh_proc0_err_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ADV_TIME_STAMP&quot;                  */
multiline_comment|/*                      Proc 1 advisory time stamp                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_adv_time_stamp_u
r_typedef
r_union
id|sh_proc1_adv_time_stamp_u
(brace
DECL|member|sh_proc1_adv_time_stamp_regval
id|mmr_t
id|sh_proc1_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc1_adv_time_stamp_s
)brace
id|sh_proc1_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_time_stamp_u_t
)brace
id|sh_proc1_adv_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_adv_time_stamp_u
r_typedef
r_union
id|sh_proc1_adv_time_stamp_u
(brace
DECL|member|sh_proc1_adv_time_stamp_regval
id|mmr_t
id|sh_proc1_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc1_adv_time_stamp_s
)brace
id|sh_proc1_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc1_adv_time_stamp_u_t
)brace
id|sh_proc1_adv_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC1_ERR_TIME_STAMP&quot;                  */
multiline_comment|/*                       Proc 1 error time stamp                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc1_err_time_stamp_u
r_typedef
r_union
id|sh_proc1_err_time_stamp_u
(brace
DECL|member|sh_proc1_err_time_stamp_regval
id|mmr_t
id|sh_proc1_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc1_err_time_stamp_s
)brace
id|sh_proc1_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc1_err_time_stamp_u_t
)brace
id|sh_proc1_err_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc1_err_time_stamp_u
r_typedef
r_union
id|sh_proc1_err_time_stamp_u
(brace
DECL|member|sh_proc1_err_time_stamp_regval
id|mmr_t
id|sh_proc1_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc1_err_time_stamp_s
)brace
id|sh_proc1_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc1_err_time_stamp_u_t
)brace
id|sh_proc1_err_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ADV_TIME_STAMP&quot;                  */
multiline_comment|/*                      Proc 2 advisory time stamp                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_adv_time_stamp_u
r_typedef
r_union
id|sh_proc2_adv_time_stamp_u
(brace
DECL|member|sh_proc2_adv_time_stamp_regval
id|mmr_t
id|sh_proc2_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc2_adv_time_stamp_s
)brace
id|sh_proc2_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_time_stamp_u_t
)brace
id|sh_proc2_adv_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_adv_time_stamp_u
r_typedef
r_union
id|sh_proc2_adv_time_stamp_u
(brace
DECL|member|sh_proc2_adv_time_stamp_regval
id|mmr_t
id|sh_proc2_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc2_adv_time_stamp_s
)brace
id|sh_proc2_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc2_adv_time_stamp_u_t
)brace
id|sh_proc2_adv_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC2_ERR_TIME_STAMP&quot;                  */
multiline_comment|/*                       Proc 2 error time stamp                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc2_err_time_stamp_u
r_typedef
r_union
id|sh_proc2_err_time_stamp_u
(brace
DECL|member|sh_proc2_err_time_stamp_regval
id|mmr_t
id|sh_proc2_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc2_err_time_stamp_s
)brace
id|sh_proc2_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc2_err_time_stamp_u_t
)brace
id|sh_proc2_err_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc2_err_time_stamp_u
r_typedef
r_union
id|sh_proc2_err_time_stamp_u
(brace
DECL|member|sh_proc2_err_time_stamp_regval
id|mmr_t
id|sh_proc2_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc2_err_time_stamp_s
)brace
id|sh_proc2_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc2_err_time_stamp_u_t
)brace
id|sh_proc2_err_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ADV_TIME_STAMP&quot;                  */
multiline_comment|/*                      Proc 3 advisory time stamp                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_adv_time_stamp_u
r_typedef
r_union
id|sh_proc3_adv_time_stamp_u
(brace
DECL|member|sh_proc3_adv_time_stamp_regval
id|mmr_t
id|sh_proc3_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc3_adv_time_stamp_s
)brace
id|sh_proc3_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_time_stamp_u_t
)brace
id|sh_proc3_adv_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_adv_time_stamp_u
r_typedef
r_union
id|sh_proc3_adv_time_stamp_u
(brace
DECL|member|sh_proc3_adv_time_stamp_regval
id|mmr_t
id|sh_proc3_adv_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc3_adv_time_stamp_s
)brace
id|sh_proc3_adv_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc3_adv_time_stamp_u_t
)brace
id|sh_proc3_adv_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROC3_ERR_TIME_STAMP&quot;                  */
multiline_comment|/*                       Proc 3 error time stamp                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_proc3_err_time_stamp_u
r_typedef
r_union
id|sh_proc3_err_time_stamp_u
(brace
DECL|member|sh_proc3_err_time_stamp_regval
id|mmr_t
id|sh_proc3_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_proc3_err_time_stamp_s
)brace
id|sh_proc3_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc3_err_time_stamp_u_t
)brace
id|sh_proc3_err_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_proc3_err_time_stamp_u
r_typedef
r_union
id|sh_proc3_err_time_stamp_u
(brace
DECL|member|sh_proc3_err_time_stamp_regval
id|mmr_t
id|sh_proc3_err_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_proc3_err_time_stamp_s
)brace
id|sh_proc3_err_time_stamp_s
suffix:semicolon
DECL|typedef|sh_proc3_err_time_stamp_u_t
)brace
id|sh_proc3_err_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_XN_COR_TIME_STAMP&quot;                    */
multiline_comment|/*                   XN correctable error time stamp                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_cor_time_stamp_u
r_typedef
r_union
id|sh_xn_cor_time_stamp_u
(brace
DECL|member|sh_xn_cor_time_stamp_regval
id|mmr_t
id|sh_xn_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_cor_time_stamp_s
)brace
id|sh_xn_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_cor_time_stamp_u_t
)brace
id|sh_xn_cor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_cor_time_stamp_u
r_typedef
r_union
id|sh_xn_cor_time_stamp_u
(brace
DECL|member|sh_xn_cor_time_stamp_regval
id|mmr_t
id|sh_xn_cor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_xn_cor_time_stamp_s
)brace
id|sh_xn_cor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_cor_time_stamp_u_t
)brace
id|sh_xn_cor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_HW_TIME_STAMP&quot;                    */
multiline_comment|/*                     XN hardware error time stamp                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_hw_time_stamp_u
r_typedef
r_union
id|sh_xn_hw_time_stamp_u
(brace
DECL|member|sh_xn_hw_time_stamp_regval
id|mmr_t
id|sh_xn_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_hw_time_stamp_s
)brace
id|sh_xn_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_hw_time_stamp_u_t
)brace
id|sh_xn_hw_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_hw_time_stamp_u
r_typedef
r_union
id|sh_xn_hw_time_stamp_u
(brace
DECL|member|sh_xn_hw_time_stamp_regval
id|mmr_t
id|sh_xn_hw_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_xn_hw_time_stamp_s
)brace
id|sh_xn_hw_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_hw_time_stamp_u_t
)brace
id|sh_xn_hw_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_XN_UNCOR_TIME_STAMP&quot;                   */
multiline_comment|/*                  XN uncorrectable error time stamp                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_uncor_time_stamp_u
r_typedef
r_union
id|sh_xn_uncor_time_stamp_u
(brace
DECL|member|sh_xn_uncor_time_stamp_regval
id|mmr_t
id|sh_xn_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_xn_uncor_time_stamp_s
)brace
id|sh_xn_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_uncor_time_stamp_u_t
)brace
id|sh_xn_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_uncor_time_stamp_u
r_typedef
r_union
id|sh_xn_uncor_time_stamp_u
(brace
DECL|member|sh_xn_uncor_time_stamp_regval
id|mmr_t
id|sh_xn_uncor_time_stamp_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_xn_uncor_time_stamp_s
)brace
id|sh_xn_uncor_time_stamp_s
suffix:semicolon
DECL|typedef|sh_xn_uncor_time_stamp_u_t
)brace
id|sh_xn_uncor_time_stamp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_DEBUG_PORT&quot;                       */
multiline_comment|/*                           SHub Debug Port                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_debug_port_u
r_typedef
r_union
id|sh_debug_port_u
(brace
DECL|member|sh_debug_port_regval
id|mmr_t
id|sh_debug_port_regval
suffix:semicolon
r_struct
(brace
DECL|member|debug_nibble0
id|mmr_t
id|debug_nibble0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble1
id|mmr_t
id|debug_nibble1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble2
id|mmr_t
id|debug_nibble2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble3
id|mmr_t
id|debug_nibble3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble4
id|mmr_t
id|debug_nibble4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble5
id|mmr_t
id|debug_nibble5
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble6
id|mmr_t
id|debug_nibble6
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble7
id|mmr_t
id|debug_nibble7
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_debug_port_s
)brace
id|sh_debug_port_s
suffix:semicolon
DECL|typedef|sh_debug_port_u_t
)brace
id|sh_debug_port_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_debug_port_u
r_typedef
r_union
id|sh_debug_port_u
(brace
DECL|member|sh_debug_port_regval
id|mmr_t
id|sh_debug_port_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|debug_nibble7
id|mmr_t
id|debug_nibble7
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble6
id|mmr_t
id|debug_nibble6
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble5
id|mmr_t
id|debug_nibble5
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble4
id|mmr_t
id|debug_nibble4
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble3
id|mmr_t
id|debug_nibble3
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble2
id|mmr_t
id|debug_nibble2
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble1
id|mmr_t
id|debug_nibble1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|debug_nibble0
id|mmr_t
id|debug_nibble0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_debug_port_s
)brace
id|sh_debug_port_s
suffix:semicolon
DECL|typedef|sh_debug_port_u_t
)brace
id|sh_debug_port_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_II_DEBUG_DATA&quot;                      */
multiline_comment|/*                            II Debug Data                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_debug_data_u
r_typedef
r_union
id|sh_ii_debug_data_u
(brace
DECL|member|sh_ii_debug_data_regval
id|mmr_t
id|sh_ii_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|ii_data
id|mmr_t
id|ii_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_ii_debug_data_s
)brace
id|sh_ii_debug_data_s
suffix:semicolon
DECL|typedef|sh_ii_debug_data_u_t
)brace
id|sh_ii_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_debug_data_u
r_typedef
r_union
id|sh_ii_debug_data_u
(brace
DECL|member|sh_ii_debug_data_regval
id|mmr_t
id|sh_ii_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|ii_data
id|mmr_t
id|ii_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_ii_debug_data_s
)brace
id|sh_ii_debug_data_s
suffix:semicolon
DECL|typedef|sh_ii_debug_data_u_t
)brace
id|sh_ii_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_II_WRAP_DEBUG_DATA&quot;                   */
multiline_comment|/*                      SHub II Wrapper Debug Data                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ii_wrap_debug_data_u
r_typedef
r_union
id|sh_ii_wrap_debug_data_u
(brace
DECL|member|sh_ii_wrap_debug_data_regval
id|mmr_t
id|sh_ii_wrap_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|ii_wrap_data
id|mmr_t
id|ii_wrap_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_ii_wrap_debug_data_s
)brace
id|sh_ii_wrap_debug_data_s
suffix:semicolon
DECL|typedef|sh_ii_wrap_debug_data_u_t
)brace
id|sh_ii_wrap_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ii_wrap_debug_data_u
r_typedef
r_union
id|sh_ii_wrap_debug_data_u
(brace
DECL|member|sh_ii_wrap_debug_data_regval
id|mmr_t
id|sh_ii_wrap_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|ii_wrap_data
id|mmr_t
id|ii_wrap_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_ii_wrap_debug_data_s
)brace
id|sh_ii_wrap_debug_data_s
suffix:semicolon
DECL|typedef|sh_ii_wrap_debug_data_u_t
)brace
id|sh_ii_wrap_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_LB_DEBUG_DATA&quot;                      */
multiline_comment|/*                          SHub LB Debug Data                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_lb_debug_data_u
r_typedef
r_union
id|sh_lb_debug_data_u
(brace
DECL|member|sh_lb_debug_data_regval
id|mmr_t
id|sh_lb_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|lb_data
id|mmr_t
id|lb_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_debug_data_s
)brace
id|sh_lb_debug_data_s
suffix:semicolon
DECL|typedef|sh_lb_debug_data_u_t
)brace
id|sh_lb_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_lb_debug_data_u
r_typedef
r_union
id|sh_lb_debug_data_u
(brace
DECL|member|sh_lb_debug_data_regval
id|mmr_t
id|sh_lb_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|lb_data
id|mmr_t
id|lb_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_lb_debug_data_s
)brace
id|sh_lb_debug_data_s
suffix:semicolon
DECL|typedef|sh_lb_debug_data_u_t
)brace
id|sh_lb_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_MD_DEBUG_DATA&quot;                      */
multiline_comment|/*                          SHub MD Debug Data                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_debug_data_u
r_typedef
r_union
id|sh_md_debug_data_u
(brace
DECL|member|sh_md_debug_data_regval
id|mmr_t
id|sh_md_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|md_data
id|mmr_t
id|md_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_debug_data_s
)brace
id|sh_md_debug_data_s
suffix:semicolon
DECL|typedef|sh_md_debug_data_u_t
)brace
id|sh_md_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_debug_data_u
r_typedef
r_union
id|sh_md_debug_data_u
(brace
DECL|member|sh_md_debug_data_regval
id|mmr_t
id|sh_md_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|md_data
id|mmr_t
id|md_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_debug_data_s
)brace
id|sh_md_debug_data_s
suffix:semicolon
DECL|typedef|sh_md_debug_data_u_t
)brace
id|sh_md_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PI_DEBUG_DATA&quot;                      */
multiline_comment|/*                          SHub PI Debug Data                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_debug_data_u
r_typedef
r_union
id|sh_pi_debug_data_u
(brace
DECL|member|sh_pi_debug_data_regval
id|mmr_t
id|sh_pi_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|pi_data
id|mmr_t
id|pi_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_debug_data_s
)brace
id|sh_pi_debug_data_s
suffix:semicolon
DECL|typedef|sh_pi_debug_data_u_t
)brace
id|sh_pi_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_debug_data_u
r_typedef
r_union
id|sh_pi_debug_data_u
(brace
DECL|member|sh_pi_debug_data_regval
id|mmr_t
id|sh_pi_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|pi_data
id|mmr_t
id|pi_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_pi_debug_data_s
)brace
id|sh_pi_debug_data_s
suffix:semicolon
DECL|typedef|sh_pi_debug_data_u_t
)brace
id|sh_pi_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_XN_DEBUG_DATA&quot;                      */
multiline_comment|/*                          SHub XN Debug Data                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_debug_data_u
r_typedef
r_union
id|sh_xn_debug_data_u
(brace
DECL|member|sh_xn_debug_data_regval
id|mmr_t
id|sh_xn_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|xn_data
id|mmr_t
id|xn_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_debug_data_s
)brace
id|sh_xn_debug_data_s
suffix:semicolon
DECL|typedef|sh_xn_debug_data_u_t
)brace
id|sh_xn_debug_data_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_debug_data_u
r_typedef
r_union
id|sh_xn_debug_data_u
(brace
DECL|member|sh_xn_debug_data_regval
id|mmr_t
id|sh_xn_debug_data_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|xn_data
id|mmr_t
id|xn_data
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_xn_debug_data_s
)brace
id|sh_xn_debug_data_s
suffix:semicolon
DECL|typedef|sh_xn_debug_data_u_t
)brace
id|sh_xn_debug_data_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_TSF_ARMED_STATE&quot;                     */
multiline_comment|/*                Trigger sequencing facility arm state                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_armed_state_u
r_typedef
r_union
id|sh_tsf_armed_state_u
(brace
DECL|member|sh_tsf_armed_state_regval
id|mmr_t
id|sh_tsf_armed_state_regval
suffix:semicolon
r_struct
(brace
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_armed_state_s
)brace
id|sh_tsf_armed_state_s
suffix:semicolon
DECL|typedef|sh_tsf_armed_state_u_t
)brace
id|sh_tsf_armed_state_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_armed_state_u
r_typedef
r_union
id|sh_tsf_armed_state_u
(brace
DECL|member|sh_tsf_armed_state_regval
id|mmr_t
id|sh_tsf_armed_state_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_tsf_armed_state_s
)brace
id|sh_tsf_armed_state_s
suffix:semicolon
DECL|typedef|sh_tsf_armed_state_u_t
)brace
id|sh_tsf_armed_state_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_TSF_COUNTER_VALUE&quot;                    */
multiline_comment|/*              Trigger sequencing facility counter value               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_counter_value_u
r_typedef
r_union
id|sh_tsf_counter_value_u
(brace
DECL|member|sh_tsf_counter_value_regval
id|mmr_t
id|sh_tsf_counter_value_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_32
id|mmr_t
id|count_32
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count_16
id|mmr_t
id|count_16
suffix:colon
l_int|16
suffix:semicolon
DECL|member|count_8b
id|mmr_t
id|count_8b
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_8a
id|mmr_t
id|count_8a
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_tsf_counter_value_s
)brace
id|sh_tsf_counter_value_s
suffix:semicolon
DECL|typedef|sh_tsf_counter_value_u_t
)brace
id|sh_tsf_counter_value_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_counter_value_u
r_typedef
r_union
id|sh_tsf_counter_value_u
(brace
DECL|member|sh_tsf_counter_value_regval
id|mmr_t
id|sh_tsf_counter_value_regval
suffix:semicolon
r_struct
(brace
DECL|member|count_8a
id|mmr_t
id|count_8a
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_8b
id|mmr_t
id|count_8b
suffix:colon
l_int|8
suffix:semicolon
DECL|member|count_16
id|mmr_t
id|count_16
suffix:colon
l_int|16
suffix:semicolon
DECL|member|count_32
id|mmr_t
id|count_32
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_tsf_counter_value_s
)brace
id|sh_tsf_counter_value_s
suffix:semicolon
DECL|typedef|sh_tsf_counter_value_u_t
)brace
id|sh_tsf_counter_value_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_TSF_TRIGGERED_STATE&quot;                   */
multiline_comment|/*             Trigger sequencing facility triggered state              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_tsf_triggered_state_u
r_typedef
r_union
id|sh_tsf_triggered_state_u
(brace
DECL|member|sh_tsf_triggered_state_regval
id|mmr_t
id|sh_tsf_triggered_state_regval
suffix:semicolon
r_struct
(brace
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_tsf_triggered_state_s
)brace
id|sh_tsf_triggered_state_s
suffix:semicolon
DECL|typedef|sh_tsf_triggered_state_u_t
)brace
id|sh_tsf_triggered_state_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_tsf_triggered_state_u
r_typedef
r_union
id|sh_tsf_triggered_state_u
(brace
DECL|member|sh_tsf_triggered_state_regval
id|mmr_t
id|sh_tsf_triggered_state_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|state
id|mmr_t
id|state
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_tsf_triggered_state_s
)brace
id|sh_tsf_triggered_state_s
suffix:semicolon
DECL|typedef|sh_tsf_triggered_state_u_t
)brace
id|sh_tsf_triggered_state_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_VEC_RDDATA&quot;                       */
multiline_comment|/*                      Vector Reply Message Data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_rddata_u
r_typedef
r_union
id|sh_vec_rddata_u
(brace
DECL|member|sh_vec_rddata_regval
id|mmr_t
id|sh_vec_rddata_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_rddata_s
)brace
id|sh_vec_rddata_s
suffix:semicolon
DECL|typedef|sh_vec_rddata_u_t
)brace
id|sh_vec_rddata_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_rddata_u
r_typedef
r_union
id|sh_vec_rddata_u
(brace
DECL|member|sh_vec_rddata_regval
id|mmr_t
id|sh_vec_rddata_regval
suffix:semicolon
r_struct
(brace
DECL|member|data
id|mmr_t
id|data
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_rddata_s
)brace
id|sh_vec_rddata_s
suffix:semicolon
DECL|typedef|sh_vec_rddata_u_t
)brace
id|sh_vec_rddata_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_VEC_RETURN&quot;                       */
multiline_comment|/*                  Vector Reply Message Return Route                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_return_u
r_typedef
r_union
id|sh_vec_return_u
(brace
DECL|member|sh_vec_return_regval
id|mmr_t
id|sh_vec_return_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_return_s
)brace
id|sh_vec_return_s
suffix:semicolon
DECL|typedef|sh_vec_return_u_t
)brace
id|sh_vec_return_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_return_u
r_typedef
r_union
id|sh_vec_return_u
(brace
DECL|member|sh_vec_return_regval
id|mmr_t
id|sh_vec_return_regval
suffix:semicolon
r_struct
(brace
DECL|member|route
id|mmr_t
id|route
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_vec_return_s
)brace
id|sh_vec_return_s
suffix:semicolon
DECL|typedef|sh_vec_return_u_t
)brace
id|sh_vec_return_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_VEC_STATUS&quot;                       */
multiline_comment|/*                     Vector Reply Message Status                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_vec_status_u
r_typedef
r_union
id|sh_vec_status_u
(brace
DECL|member|sh_vec_status_regval
id|mmr_t
id|sh_vec_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|32
suffix:semicolon
DECL|member|pio_id
id|mmr_t
id|pio_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|source
id|mmr_t
id|source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|overrun
id|mmr_t
id|overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|status_valid
id|mmr_t
id|status_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_vec_status_s
)brace
id|sh_vec_status_s
suffix:semicolon
DECL|typedef|sh_vec_status_u_t
)brace
id|sh_vec_status_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_vec_status_u
r_typedef
r_union
id|sh_vec_status_u
(brace
DECL|member|sh_vec_status_regval
id|mmr_t
id|sh_vec_status_regval
suffix:semicolon
r_struct
(brace
DECL|member|status_valid
id|mmr_t
id|status_valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|overrun
id|mmr_t
id|overrun
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|source
id|mmr_t
id|source
suffix:colon
l_int|14
suffix:semicolon
DECL|member|pio_id
id|mmr_t
id|pio_id
suffix:colon
l_int|11
suffix:semicolon
DECL|member|address
id|mmr_t
id|address
suffix:colon
l_int|32
suffix:semicolon
DECL|member|type
id|mmr_t
id|type
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_vec_status_s
)brace
id|sh_vec_status_s
suffix:semicolon
DECL|typedef|sh_vec_status_u_t
)brace
id|sh_vec_status_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT0_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 0 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count0_control_u
r_typedef
r_union
id|sh_performance_count0_control_u
(brace
DECL|member|sh_performance_count0_control_regval
id|mmr_t
id|sh_performance_count0_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count0_control_s
)brace
id|sh_performance_count0_control_s
suffix:semicolon
DECL|typedef|sh_performance_count0_control_u_t
)brace
id|sh_performance_count0_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count0_control_u
r_typedef
r_union
id|sh_performance_count0_control_u
(brace
DECL|member|sh_performance_count0_control_regval
id|mmr_t
id|sh_performance_count0_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count0_control_s
)brace
id|sh_performance_count0_control_s
suffix:semicolon
DECL|typedef|sh_performance_count0_control_u_t
)brace
id|sh_performance_count0_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT1_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 1 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count1_control_u
r_typedef
r_union
id|sh_performance_count1_control_u
(brace
DECL|member|sh_performance_count1_control_regval
id|mmr_t
id|sh_performance_count1_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count1_control_s
)brace
id|sh_performance_count1_control_s
suffix:semicolon
DECL|typedef|sh_performance_count1_control_u_t
)brace
id|sh_performance_count1_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count1_control_u
r_typedef
r_union
id|sh_performance_count1_control_u
(brace
DECL|member|sh_performance_count1_control_regval
id|mmr_t
id|sh_performance_count1_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count1_control_s
)brace
id|sh_performance_count1_control_s
suffix:semicolon
DECL|typedef|sh_performance_count1_control_u_t
)brace
id|sh_performance_count1_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT2_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 2 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count2_control_u
r_typedef
r_union
id|sh_performance_count2_control_u
(brace
DECL|member|sh_performance_count2_control_regval
id|mmr_t
id|sh_performance_count2_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count2_control_s
)brace
id|sh_performance_count2_control_s
suffix:semicolon
DECL|typedef|sh_performance_count2_control_u_t
)brace
id|sh_performance_count2_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count2_control_u
r_typedef
r_union
id|sh_performance_count2_control_u
(brace
DECL|member|sh_performance_count2_control_regval
id|mmr_t
id|sh_performance_count2_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count2_control_s
)brace
id|sh_performance_count2_control_s
suffix:semicolon
DECL|typedef|sh_performance_count2_control_u_t
)brace
id|sh_performance_count2_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT3_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 3 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count3_control_u
r_typedef
r_union
id|sh_performance_count3_control_u
(brace
DECL|member|sh_performance_count3_control_regval
id|mmr_t
id|sh_performance_count3_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count3_control_s
)brace
id|sh_performance_count3_control_s
suffix:semicolon
DECL|typedef|sh_performance_count3_control_u_t
)brace
id|sh_performance_count3_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count3_control_u
r_typedef
r_union
id|sh_performance_count3_control_u
(brace
DECL|member|sh_performance_count3_control_regval
id|mmr_t
id|sh_performance_count3_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count3_control_s
)brace
id|sh_performance_count3_control_s
suffix:semicolon
DECL|typedef|sh_performance_count3_control_u_t
)brace
id|sh_performance_count3_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT4_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 4 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count4_control_u
r_typedef
r_union
id|sh_performance_count4_control_u
(brace
DECL|member|sh_performance_count4_control_regval
id|mmr_t
id|sh_performance_count4_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count4_control_s
)brace
id|sh_performance_count4_control_s
suffix:semicolon
DECL|typedef|sh_performance_count4_control_u_t
)brace
id|sh_performance_count4_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count4_control_u
r_typedef
r_union
id|sh_performance_count4_control_u
(brace
DECL|member|sh_performance_count4_control_regval
id|mmr_t
id|sh_performance_count4_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count4_control_s
)brace
id|sh_performance_count4_control_s
suffix:semicolon
DECL|typedef|sh_performance_count4_control_u_t
)brace
id|sh_performance_count4_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT5_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 5 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count5_control_u
r_typedef
r_union
id|sh_performance_count5_control_u
(brace
DECL|member|sh_performance_count5_control_regval
id|mmr_t
id|sh_performance_count5_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count5_control_s
)brace
id|sh_performance_count5_control_s
suffix:semicolon
DECL|typedef|sh_performance_count5_control_u_t
)brace
id|sh_performance_count5_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count5_control_u
r_typedef
r_union
id|sh_performance_count5_control_u
(brace
DECL|member|sh_performance_count5_control_regval
id|mmr_t
id|sh_performance_count5_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count5_control_s
)brace
id|sh_performance_count5_control_s
suffix:semicolon
DECL|typedef|sh_performance_count5_control_u_t
)brace
id|sh_performance_count5_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT6_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 6 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count6_control_u
r_typedef
r_union
id|sh_performance_count6_control_u
(brace
DECL|member|sh_performance_count6_control_regval
id|mmr_t
id|sh_performance_count6_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count6_control_s
)brace
id|sh_performance_count6_control_s
suffix:semicolon
DECL|typedef|sh_performance_count6_control_u_t
)brace
id|sh_performance_count6_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count6_control_u
r_typedef
r_union
id|sh_performance_count6_control_u
(brace
DECL|member|sh_performance_count6_control_regval
id|mmr_t
id|sh_performance_count6_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count6_control_s
)brace
id|sh_performance_count6_control_s
suffix:semicolon
DECL|typedef|sh_performance_count6_control_u_t
)brace
id|sh_performance_count6_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_PERFORMANCE_COUNT7_CONTROL&quot;               */
multiline_comment|/*                    Performance Counter 7 Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_count7_control_u
r_typedef
r_union
id|sh_performance_count7_control_u
(brace
DECL|member|sh_performance_count7_control_regval
id|mmr_t
id|sh_performance_count7_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|sh_performance_count7_control_s
)brace
id|sh_performance_count7_control_s
suffix:semicolon
DECL|typedef|sh_performance_count7_control_u_t
)brace
id|sh_performance_count7_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_count7_control_u
r_typedef
r_union
id|sh_performance_count7_control_u
(brace
DECL|member|sh_performance_count7_control_regval
id|mmr_t
id|sh_performance_count7_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|45
suffix:semicolon
DECL|member|peak_det_enable
id|mmr_t
id|peak_det_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dec_enable
id|mmr_t
id|dec_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inc_enable
id|mmr_t
id|inc_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_mode
id|mmr_t
id|dn_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_polarity
id|mmr_t
id|dn_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_event
id|mmr_t
id|dn_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dn_stimulus
id|mmr_t
id|dn_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|up_mode
id|mmr_t
id|up_mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_polarity
id|mmr_t
id|up_polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_event
id|mmr_t
id|up_event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|up_stimulus
id|mmr_t
id|up_stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_performance_count7_control_s
)brace
id|sh_performance_count7_control_s
suffix:semicolon
DECL|typedef|sh_performance_count7_control_u_t
)brace
id|sh_performance_count7_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PROFILE_DN_CONTROL&quot;                   */
multiline_comment|/*                     Profile Counter Down Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_dn_control_u
r_typedef
r_union
id|sh_profile_dn_control_u
(brace
DECL|member|sh_profile_dn_control_regval
id|mmr_t
id|sh_profile_dn_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_profile_dn_control_s
)brace
id|sh_profile_dn_control_s
suffix:semicolon
DECL|typedef|sh_profile_dn_control_u_t
)brace
id|sh_profile_dn_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_dn_control_u
r_typedef
r_union
id|sh_profile_dn_control_u
(brace
DECL|member|sh_profile_dn_control_regval
id|mmr_t
id|sh_profile_dn_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_profile_dn_control_s
)brace
id|sh_profile_dn_control_s
suffix:semicolon
DECL|typedef|sh_profile_dn_control_u_t
)brace
id|sh_profile_dn_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PROFILE_PEAK_CONTROL&quot;                  */
multiline_comment|/*                     Profile Counter Peak Control                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_peak_control_u
r_typedef
r_union
id|sh_profile_peak_control_u
(brace
DECL|member|sh_profile_peak_control_regval
id|mmr_t
id|sh_profile_peak_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|57
suffix:semicolon
DECL|member|sh_profile_peak_control_s
)brace
id|sh_profile_peak_control_s
suffix:semicolon
DECL|typedef|sh_profile_peak_control_u_t
)brace
id|sh_profile_peak_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_peak_control_u
r_typedef
r_union
id|sh_profile_peak_control_u
(brace
DECL|member|sh_profile_peak_control_regval
id|mmr_t
id|sh_profile_peak_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|57
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_profile_peak_control_s
)brace
id|sh_profile_peak_control_s
suffix:semicolon
DECL|typedef|sh_profile_peak_control_u_t
)brace
id|sh_profile_peak_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PROFILE_RANGE&quot;                      */
multiline_comment|/*                        Profile Counter Range                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_range_u
r_typedef
r_union
id|sh_profile_range_u
(brace
DECL|member|sh_profile_range_regval
id|mmr_t
id|sh_profile_range_regval
suffix:semicolon
r_struct
(brace
DECL|member|range0
id|mmr_t
id|range0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range1
id|mmr_t
id|range1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range2
id|mmr_t
id|range2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range3
id|mmr_t
id|range3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range4
id|mmr_t
id|range4
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range5
id|mmr_t
id|range5
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range6
id|mmr_t
id|range6
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range7
id|mmr_t
id|range7
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_profile_range_s
)brace
id|sh_profile_range_s
suffix:semicolon
DECL|typedef|sh_profile_range_u_t
)brace
id|sh_profile_range_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_range_u
r_typedef
r_union
id|sh_profile_range_u
(brace
DECL|member|sh_profile_range_regval
id|mmr_t
id|sh_profile_range_regval
suffix:semicolon
r_struct
(brace
DECL|member|range7
id|mmr_t
id|range7
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range6
id|mmr_t
id|range6
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range5
id|mmr_t
id|range5
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range4
id|mmr_t
id|range4
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range3
id|mmr_t
id|range3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range2
id|mmr_t
id|range2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range1
id|mmr_t
id|range1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|range0
id|mmr_t
id|range0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_profile_range_s
)brace
id|sh_profile_range_s
suffix:semicolon
DECL|typedef|sh_profile_range_u_t
)brace
id|sh_profile_range_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PROFILE_UP_CONTROL&quot;                   */
multiline_comment|/*                      Profile Counter Up Control                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_up_control_u
r_typedef
r_union
id|sh_profile_up_control_u
(brace
DECL|member|sh_profile_up_control_regval
id|mmr_t
id|sh_profile_up_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_profile_up_control_s
)brace
id|sh_profile_up_control_s
suffix:semicolon
DECL|typedef|sh_profile_up_control_u_t
)brace
id|sh_profile_up_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_up_control_u
r_typedef
r_union
id|sh_profile_up_control_u
(brace
DECL|member|sh_profile_up_control_regval
id|mmr_t
id|sh_profile_up_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|mode
id|mmr_t
id|mode
suffix:colon
l_int|1
suffix:semicolon
DECL|member|polarity
id|mmr_t
id|polarity
suffix:colon
l_int|1
suffix:semicolon
DECL|member|event
id|mmr_t
id|event
suffix:colon
l_int|1
suffix:semicolon
DECL|member|stimulus
id|mmr_t
id|stimulus
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_profile_up_control_s
)brace
id|sh_profile_up_control_s
suffix:semicolon
DECL|typedef|sh_profile_up_control_u_t
)brace
id|sh_profile_up_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER0&quot;                  */
multiline_comment|/*                        Performance Counter 0                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter0_u
r_typedef
r_union
id|sh_performance_counter0_u
(brace
DECL|member|sh_performance_counter0_regval
id|mmr_t
id|sh_performance_counter0_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter0_s
)brace
id|sh_performance_counter0_s
suffix:semicolon
DECL|typedef|sh_performance_counter0_u_t
)brace
id|sh_performance_counter0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter0_u
r_typedef
r_union
id|sh_performance_counter0_u
(brace
DECL|member|sh_performance_counter0_regval
id|mmr_t
id|sh_performance_counter0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter0_s
)brace
id|sh_performance_counter0_s
suffix:semicolon
DECL|typedef|sh_performance_counter0_u_t
)brace
id|sh_performance_counter0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER1&quot;                  */
multiline_comment|/*                        Performance Counter 1                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter1_u
r_typedef
r_union
id|sh_performance_counter1_u
(brace
DECL|member|sh_performance_counter1_regval
id|mmr_t
id|sh_performance_counter1_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter1_s
)brace
id|sh_performance_counter1_s
suffix:semicolon
DECL|typedef|sh_performance_counter1_u_t
)brace
id|sh_performance_counter1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter1_u
r_typedef
r_union
id|sh_performance_counter1_u
(brace
DECL|member|sh_performance_counter1_regval
id|mmr_t
id|sh_performance_counter1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter1_s
)brace
id|sh_performance_counter1_s
suffix:semicolon
DECL|typedef|sh_performance_counter1_u_t
)brace
id|sh_performance_counter1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER2&quot;                  */
multiline_comment|/*                        Performance Counter 2                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter2_u
r_typedef
r_union
id|sh_performance_counter2_u
(brace
DECL|member|sh_performance_counter2_regval
id|mmr_t
id|sh_performance_counter2_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter2_s
)brace
id|sh_performance_counter2_s
suffix:semicolon
DECL|typedef|sh_performance_counter2_u_t
)brace
id|sh_performance_counter2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter2_u
r_typedef
r_union
id|sh_performance_counter2_u
(brace
DECL|member|sh_performance_counter2_regval
id|mmr_t
id|sh_performance_counter2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter2_s
)brace
id|sh_performance_counter2_s
suffix:semicolon
DECL|typedef|sh_performance_counter2_u_t
)brace
id|sh_performance_counter2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER3&quot;                  */
multiline_comment|/*                        Performance Counter 3                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter3_u
r_typedef
r_union
id|sh_performance_counter3_u
(brace
DECL|member|sh_performance_counter3_regval
id|mmr_t
id|sh_performance_counter3_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter3_s
)brace
id|sh_performance_counter3_s
suffix:semicolon
DECL|typedef|sh_performance_counter3_u_t
)brace
id|sh_performance_counter3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter3_u
r_typedef
r_union
id|sh_performance_counter3_u
(brace
DECL|member|sh_performance_counter3_regval
id|mmr_t
id|sh_performance_counter3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter3_s
)brace
id|sh_performance_counter3_s
suffix:semicolon
DECL|typedef|sh_performance_counter3_u_t
)brace
id|sh_performance_counter3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER4&quot;                  */
multiline_comment|/*                        Performance Counter 4                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter4_u
r_typedef
r_union
id|sh_performance_counter4_u
(brace
DECL|member|sh_performance_counter4_regval
id|mmr_t
id|sh_performance_counter4_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter4_s
)brace
id|sh_performance_counter4_s
suffix:semicolon
DECL|typedef|sh_performance_counter4_u_t
)brace
id|sh_performance_counter4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter4_u
r_typedef
r_union
id|sh_performance_counter4_u
(brace
DECL|member|sh_performance_counter4_regval
id|mmr_t
id|sh_performance_counter4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter4_s
)brace
id|sh_performance_counter4_s
suffix:semicolon
DECL|typedef|sh_performance_counter4_u_t
)brace
id|sh_performance_counter4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER5&quot;                  */
multiline_comment|/*                        Performance Counter 5                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter5_u
r_typedef
r_union
id|sh_performance_counter5_u
(brace
DECL|member|sh_performance_counter5_regval
id|mmr_t
id|sh_performance_counter5_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter5_s
)brace
id|sh_performance_counter5_s
suffix:semicolon
DECL|typedef|sh_performance_counter5_u_t
)brace
id|sh_performance_counter5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter5_u
r_typedef
r_union
id|sh_performance_counter5_u
(brace
DECL|member|sh_performance_counter5_regval
id|mmr_t
id|sh_performance_counter5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter5_s
)brace
id|sh_performance_counter5_s
suffix:semicolon
DECL|typedef|sh_performance_counter5_u_t
)brace
id|sh_performance_counter5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER6&quot;                  */
multiline_comment|/*                        Performance Counter 6                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter6_u
r_typedef
r_union
id|sh_performance_counter6_u
(brace
DECL|member|sh_performance_counter6_regval
id|mmr_t
id|sh_performance_counter6_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter6_s
)brace
id|sh_performance_counter6_s
suffix:semicolon
DECL|typedef|sh_performance_counter6_u_t
)brace
id|sh_performance_counter6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter6_u
r_typedef
r_union
id|sh_performance_counter6_u
(brace
DECL|member|sh_performance_counter6_regval
id|mmr_t
id|sh_performance_counter6_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter6_s
)brace
id|sh_performance_counter6_s
suffix:semicolon
DECL|typedef|sh_performance_counter6_u_t
)brace
id|sh_performance_counter6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_PERFORMANCE_COUNTER7&quot;                  */
multiline_comment|/*                        Performance Counter 7                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_performance_counter7_u
r_typedef
r_union
id|sh_performance_counter7_u
(brace
DECL|member|sh_performance_counter7_regval
id|mmr_t
id|sh_performance_counter7_regval
suffix:semicolon
r_struct
(brace
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter7_s
)brace
id|sh_performance_counter7_s
suffix:semicolon
DECL|typedef|sh_performance_counter7_u_t
)brace
id|sh_performance_counter7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_performance_counter7_u
r_typedef
r_union
id|sh_performance_counter7_u
(brace
DECL|member|sh_performance_counter7_regval
id|mmr_t
id|sh_performance_counter7_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|count
id|mmr_t
id|count
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_performance_counter7_s
)brace
id|sh_performance_counter7_s
suffix:semicolon
DECL|typedef|sh_performance_counter7_u_t
)brace
id|sh_performance_counter7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PROFILE_COUNTER&quot;                     */
multiline_comment|/*                           Profile Counter                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_counter_u
r_typedef
r_union
id|sh_profile_counter_u
(brace
DECL|member|sh_profile_counter_regval
id|mmr_t
id|sh_profile_counter_regval
suffix:semicolon
r_struct
(brace
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_profile_counter_s
)brace
id|sh_profile_counter_s
suffix:semicolon
DECL|typedef|sh_profile_counter_u_t
)brace
id|sh_profile_counter_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_counter_u
r_typedef
r_union
id|sh_profile_counter_u
(brace
DECL|member|sh_profile_counter_regval
id|mmr_t
id|sh_profile_counter_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_profile_counter_s
)brace
id|sh_profile_counter_s
suffix:semicolon
DECL|typedef|sh_profile_counter_u_t
)brace
id|sh_profile_counter_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_PROFILE_PEAK&quot;                      */
multiline_comment|/*                         Profile Peak Counter                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_profile_peak_u
r_typedef
r_union
id|sh_profile_peak_u
(brace
DECL|member|sh_profile_peak_regval
id|mmr_t
id|sh_profile_peak_regval
suffix:semicolon
r_struct
(brace
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|sh_profile_peak_s
)brace
id|sh_profile_peak_s
suffix:semicolon
DECL|typedef|sh_profile_peak_u_t
)brace
id|sh_profile_peak_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_profile_peak_u
r_typedef
r_union
id|sh_profile_peak_u
(brace
DECL|member|sh_profile_peak_regval
id|mmr_t
id|sh_profile_peak_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|56
suffix:semicolon
DECL|member|counter
id|mmr_t
id|counter
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_profile_peak_s
)brace
id|sh_profile_peak_s
suffix:semicolon
DECL|typedef|sh_profile_peak_u_t
)brace
id|sh_profile_peak_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_PTC_0&quot;                          */
multiline_comment|/*       Puge Translation Cache Message Configuration Information       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ptc_0_u
r_typedef
r_union
id|sh_ptc_0_u
(brace
DECL|member|sh_ptc_0_regval
id|mmr_t
id|sh_ptc_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|a
id|mmr_t
id|a
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ps
id|mmr_t
id|ps
suffix:colon
l_int|6
suffix:semicolon
DECL|member|rid
id|mmr_t
id|rid
suffix:colon
l_int|24
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ptc_0_s
)brace
id|sh_ptc_0_s
suffix:semicolon
DECL|typedef|sh_ptc_0_u_t
)brace
id|sh_ptc_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ptc_0_u
r_typedef
r_union
id|sh_ptc_0_u
(brace
DECL|member|sh_ptc_0_regval
id|mmr_t
id|sh_ptc_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|31
suffix:semicolon
DECL|member|rid
id|mmr_t
id|rid
suffix:colon
l_int|24
suffix:semicolon
DECL|member|ps
id|mmr_t
id|ps
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|a
id|mmr_t
id|a
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ptc_0_s
)brace
id|sh_ptc_0_s
suffix:semicolon
DECL|typedef|sh_ptc_0_u_t
)brace
id|sh_ptc_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_PTC_1&quot;                          */
multiline_comment|/*       Puge Translation Cache Message Configuration Information       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ptc_1_u
r_typedef
r_union
id|sh_ptc_1_u
(brace
DECL|member|sh_ptc_1_regval
id|mmr_t
id|sh_ptc_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|vpn
id|mmr_t
id|vpn
suffix:colon
l_int|49
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_ptc_1_s
)brace
id|sh_ptc_1_s
suffix:semicolon
DECL|typedef|sh_ptc_1_u_t
)brace
id|sh_ptc_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ptc_1_u
r_typedef
r_union
id|sh_ptc_1_u
(brace
DECL|member|sh_ptc_1_regval
id|mmr_t
id|sh_ptc_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|start
id|mmr_t
id|start
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|vpn
id|mmr_t
id|vpn
suffix:colon
l_int|49
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_ptc_1_s
)brace
id|sh_ptc_1_s
suffix:semicolon
DECL|typedef|sh_ptc_1_u_t
)brace
id|sh_ptc_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_PTC_PARMS&quot;                        */
multiline_comment|/*                       PTC Time-out parmaeters                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_ptc_parms_u
r_typedef
r_union
id|sh_ptc_parms_u
(brace
DECL|member|sh_ptc_parms_regval
id|mmr_t
id|sh_ptc_parms_regval
suffix:semicolon
r_struct
(brace
DECL|member|ptc_to_wrap
id|mmr_t
id|ptc_to_wrap
suffix:colon
l_int|24
suffix:semicolon
DECL|member|ptc_to_val
id|mmr_t
id|ptc_to_val
suffix:colon
l_int|12
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_ptc_parms_s
)brace
id|sh_ptc_parms_s
suffix:semicolon
DECL|typedef|sh_ptc_parms_u_t
)brace
id|sh_ptc_parms_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_ptc_parms_u
r_typedef
r_union
id|sh_ptc_parms_u
(brace
DECL|member|sh_ptc_parms_regval
id|mmr_t
id|sh_ptc_parms_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|28
suffix:semicolon
DECL|member|ptc_to_val
id|mmr_t
id|ptc_to_val
suffix:colon
l_int|12
suffix:semicolon
DECL|member|ptc_to_wrap
id|mmr_t
id|ptc_to_wrap
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_ptc_parms_s
)brace
id|sh_ptc_parms_s
suffix:semicolon
DECL|typedef|sh_ptc_parms_u_t
)brace
id|sh_ptc_parms_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_INT_CMPA&quot;                        */
multiline_comment|/*                  RTC Compare Value for Processor A                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_cmpa_u
r_typedef
r_union
id|sh_int_cmpa_u
(brace
DECL|member|sh_int_cmpa_regval
id|mmr_t
id|sh_int_cmpa_regval
suffix:semicolon
r_struct
(brace
DECL|member|real_time_cmpa
id|mmr_t
id|real_time_cmpa
suffix:colon
l_int|55
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_int_cmpa_s
)brace
id|sh_int_cmpa_s
suffix:semicolon
DECL|typedef|sh_int_cmpa_u_t
)brace
id|sh_int_cmpa_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_cmpa_u
r_typedef
r_union
id|sh_int_cmpa_u
(brace
DECL|member|sh_int_cmpa_regval
id|mmr_t
id|sh_int_cmpa_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|real_time_cmpa
id|mmr_t
id|real_time_cmpa
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_int_cmpa_s
)brace
id|sh_int_cmpa_s
suffix:semicolon
DECL|typedef|sh_int_cmpa_u_t
)brace
id|sh_int_cmpa_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_INT_CMPB&quot;                        */
multiline_comment|/*                  RTC Compare Value for Processor B                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_cmpb_u
r_typedef
r_union
id|sh_int_cmpb_u
(brace
DECL|member|sh_int_cmpb_regval
id|mmr_t
id|sh_int_cmpb_regval
suffix:semicolon
r_struct
(brace
DECL|member|real_time_cmpb
id|mmr_t
id|real_time_cmpb
suffix:colon
l_int|55
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_int_cmpb_s
)brace
id|sh_int_cmpb_s
suffix:semicolon
DECL|typedef|sh_int_cmpb_u_t
)brace
id|sh_int_cmpb_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_cmpb_u
r_typedef
r_union
id|sh_int_cmpb_u
(brace
DECL|member|sh_int_cmpb_regval
id|mmr_t
id|sh_int_cmpb_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|real_time_cmpb
id|mmr_t
id|real_time_cmpb
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_int_cmpb_s
)brace
id|sh_int_cmpb_s
suffix:semicolon
DECL|typedef|sh_int_cmpb_u_t
)brace
id|sh_int_cmpb_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_INT_CMPC&quot;                        */
multiline_comment|/*                  RTC Compare Value for Processor C                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_cmpc_u
r_typedef
r_union
id|sh_int_cmpc_u
(brace
DECL|member|sh_int_cmpc_regval
id|mmr_t
id|sh_int_cmpc_regval
suffix:semicolon
r_struct
(brace
DECL|member|real_time_cmpc
id|mmr_t
id|real_time_cmpc
suffix:colon
l_int|55
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_int_cmpc_s
)brace
id|sh_int_cmpc_s
suffix:semicolon
DECL|typedef|sh_int_cmpc_u_t
)brace
id|sh_int_cmpc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_cmpc_u
r_typedef
r_union
id|sh_int_cmpc_u
(brace
DECL|member|sh_int_cmpc_regval
id|mmr_t
id|sh_int_cmpc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|real_time_cmpc
id|mmr_t
id|real_time_cmpc
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_int_cmpc_s
)brace
id|sh_int_cmpc_s
suffix:semicolon
DECL|typedef|sh_int_cmpc_u_t
)brace
id|sh_int_cmpc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_INT_CMPD&quot;                        */
multiline_comment|/*                  RTC Compare Value for Processor D                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_cmpd_u
r_typedef
r_union
id|sh_int_cmpd_u
(brace
DECL|member|sh_int_cmpd_regval
id|mmr_t
id|sh_int_cmpd_regval
suffix:semicolon
r_struct
(brace
DECL|member|real_time_cmpd
id|mmr_t
id|real_time_cmpd
suffix:colon
l_int|55
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_int_cmpd_s
)brace
id|sh_int_cmpd_s
suffix:semicolon
DECL|typedef|sh_int_cmpd_u_t
)brace
id|sh_int_cmpd_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_cmpd_u
r_typedef
r_union
id|sh_int_cmpd_u
(brace
DECL|member|sh_int_cmpd_regval
id|mmr_t
id|sh_int_cmpd_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|real_time_cmpd
id|mmr_t
id|real_time_cmpd
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_int_cmpd_s
)brace
id|sh_int_cmpd_s
suffix:semicolon
DECL|typedef|sh_int_cmpd_u_t
)brace
id|sh_int_cmpd_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_INT_PROF&quot;                        */
multiline_comment|/*                      Profile Compare Registers                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_int_prof_u
r_typedef
r_union
id|sh_int_prof_u
(brace
DECL|member|sh_int_prof_regval
id|mmr_t
id|sh_int_prof_regval
suffix:semicolon
r_struct
(brace
DECL|member|profile_compare
id|mmr_t
id|profile_compare
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_int_prof_s
)brace
id|sh_int_prof_s
suffix:semicolon
DECL|typedef|sh_int_prof_u_t
)brace
id|sh_int_prof_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_int_prof_u
r_typedef
r_union
id|sh_int_prof_u
(brace
DECL|member|sh_int_prof_regval
id|mmr_t
id|sh_int_prof_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|profile_compare
id|mmr_t
id|profile_compare
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_int_prof_s
)brace
id|sh_int_prof_s
suffix:semicolon
DECL|typedef|sh_int_prof_u_t
)brace
id|sh_int_prof_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                          Register &quot;SH_RTC&quot;                           */
multiline_comment|/*                           Real-time Clock                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_rtc_u
r_typedef
r_union
id|sh_rtc_u
(brace
DECL|member|sh_rtc_regval
id|mmr_t
id|sh_rtc_regval
suffix:semicolon
r_struct
(brace
DECL|member|real_time_clock
id|mmr_t
id|real_time_clock
suffix:colon
l_int|55
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_rtc_s
)brace
id|sh_rtc_s
suffix:semicolon
DECL|typedef|sh_rtc_u_t
)brace
id|sh_rtc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_rtc_u
r_typedef
r_union
id|sh_rtc_u
(brace
DECL|member|sh_rtc_regval
id|mmr_t
id|sh_rtc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|real_time_clock
id|mmr_t
id|real_time_clock
suffix:colon
l_int|55
suffix:semicolon
DECL|member|sh_rtc_s
)brace
id|sh_rtc_s
suffix:semicolon
DECL|typedef|sh_rtc_u_t
)brace
id|sh_rtc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SCRATCH0&quot;                        */
multiline_comment|/*                          Scratch Register 0                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_scratch0_u
r_typedef
r_union
id|sh_scratch0_u
(brace
DECL|member|sh_scratch0_regval
id|mmr_t
id|sh_scratch0_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch0
id|mmr_t
id|scratch0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch0_s
)brace
id|sh_scratch0_s
suffix:semicolon
DECL|typedef|sh_scratch0_u_t
)brace
id|sh_scratch0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_scratch0_u
r_typedef
r_union
id|sh_scratch0_u
(brace
DECL|member|sh_scratch0_regval
id|mmr_t
id|sh_scratch0_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch0
id|mmr_t
id|scratch0
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch0_s
)brace
id|sh_scratch0_s
suffix:semicolon
DECL|typedef|sh_scratch0_u_t
)brace
id|sh_scratch0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SCRATCH1&quot;                        */
multiline_comment|/*                          Scratch Register 1                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_scratch1_u
r_typedef
r_union
id|sh_scratch1_u
(brace
DECL|member|sh_scratch1_regval
id|mmr_t
id|sh_scratch1_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch1
id|mmr_t
id|scratch1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch1_s
)brace
id|sh_scratch1_s
suffix:semicolon
DECL|typedef|sh_scratch1_u_t
)brace
id|sh_scratch1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_scratch1_u
r_typedef
r_union
id|sh_scratch1_u
(brace
DECL|member|sh_scratch1_regval
id|mmr_t
id|sh_scratch1_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch1
id|mmr_t
id|scratch1
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch1_s
)brace
id|sh_scratch1_s
suffix:semicolon
DECL|typedef|sh_scratch1_u_t
)brace
id|sh_scratch1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SCRATCH2&quot;                        */
multiline_comment|/*                          Scratch Register 2                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_scratch2_u
r_typedef
r_union
id|sh_scratch2_u
(brace
DECL|member|sh_scratch2_regval
id|mmr_t
id|sh_scratch2_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch2
id|mmr_t
id|scratch2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch2_s
)brace
id|sh_scratch2_s
suffix:semicolon
DECL|typedef|sh_scratch2_u_t
)brace
id|sh_scratch2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_scratch2_u
r_typedef
r_union
id|sh_scratch2_u
(brace
DECL|member|sh_scratch2_regval
id|mmr_t
id|sh_scratch2_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch2
id|mmr_t
id|scratch2
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_scratch2_s
)brace
id|sh_scratch2_s
suffix:semicolon
DECL|typedef|sh_scratch2_u_t
)brace
id|sh_scratch2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SCRATCH3&quot;                        */
multiline_comment|/*                          Scratch Register 3                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_scratch3_u
r_typedef
r_union
id|sh_scratch3_u
(brace
DECL|member|sh_scratch3_regval
id|mmr_t
id|sh_scratch3_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch3
id|mmr_t
id|scratch3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_scratch3_s
)brace
id|sh_scratch3_s
suffix:semicolon
DECL|typedef|sh_scratch3_u_t
)brace
id|sh_scratch3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_scratch3_u
r_typedef
r_union
id|sh_scratch3_u
(brace
DECL|member|sh_scratch3_regval
id|mmr_t
id|sh_scratch3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|scratch3
id|mmr_t
id|scratch3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_scratch3_s
)brace
id|sh_scratch3_s
suffix:semicolon
DECL|typedef|sh_scratch3_u_t
)brace
id|sh_scratch3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                        Register &quot;SH_SCRATCH4&quot;                        */
multiline_comment|/*                          Scratch Register 4                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_scratch4_u
r_typedef
r_union
id|sh_scratch4_u
(brace
DECL|member|sh_scratch4_regval
id|mmr_t
id|sh_scratch4_regval
suffix:semicolon
r_struct
(brace
DECL|member|scratch4
id|mmr_t
id|scratch4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|sh_scratch4_s
)brace
id|sh_scratch4_s
suffix:semicolon
DECL|typedef|sh_scratch4_u_t
)brace
id|sh_scratch4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_scratch4_u
r_typedef
r_union
id|sh_scratch4_u
(brace
DECL|member|sh_scratch4_regval
id|mmr_t
id|sh_scratch4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|63
suffix:semicolon
DECL|member|scratch4
id|mmr_t
id|scratch4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_scratch4_s
)brace
id|sh_scratch4_s
suffix:semicolon
DECL|typedef|sh_scratch4_u_t
)brace
id|sh_scratch4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_CRB_MESSAGE_CONTROL&quot;                   */
multiline_comment|/*               Coherent Request Buffer Message Control                */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_crb_message_control_u
r_typedef
r_union
id|sh_crb_message_control_u
(brace
DECL|member|sh_crb_message_control_regval
id|mmr_t
id|sh_crb_message_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|system_coherence_enable
id|mmr_t
id|system_coherence_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|local_speculative_message_enable
id|mmr_t
id|local_speculative_message_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|remote_speculative_message_enable
id|mmr_t
id|remote_speculative_message_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|message_color
id|mmr_t
id|message_color
suffix:colon
l_int|1
suffix:semicolon
DECL|member|message_color_enable
id|mmr_t
id|message_color_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rrb_attribute_mismatch_fsb_enable
id|mmr_t
id|rrb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrb_attribute_mismatch_fsb_enable
id|mmr_t
id|wrb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|irb_attribute_mismatch_fsb_enable
id|mmr_t
id|irb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rrb_attribute_mismatch_xb_enable
id|mmr_t
id|rrb_attribute_mismatch_xb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrb_attribute_mismatch_xb_enable
id|mmr_t
id|wrb_attribute_mismatch_xb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|suppress_bogus_writes
id|mmr_t
id|suppress_bogus_writes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_ivack_consolidation
id|mmr_t
id|enable_ivack_consolidation
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|ivack_stall_count
id|mmr_t
id|ivack_stall_count
suffix:colon
l_int|16
suffix:semicolon
DECL|member|ivack_throttle_control
id|mmr_t
id|ivack_throttle_control
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_crb_message_control_s
)brace
id|sh_crb_message_control_s
suffix:semicolon
DECL|typedef|sh_crb_message_control_u_t
)brace
id|sh_crb_message_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_crb_message_control_u
r_typedef
r_union
id|sh_crb_message_control_u
(brace
DECL|member|sh_crb_message_control_regval
id|mmr_t
id|sh_crb_message_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|ivack_throttle_control
id|mmr_t
id|ivack_throttle_control
suffix:colon
l_int|16
suffix:semicolon
DECL|member|ivack_stall_count
id|mmr_t
id|ivack_stall_count
suffix:colon
l_int|16
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|20
suffix:semicolon
DECL|member|enable_ivack_consolidation
id|mmr_t
id|enable_ivack_consolidation
suffix:colon
l_int|1
suffix:semicolon
DECL|member|suppress_bogus_writes
id|mmr_t
id|suppress_bogus_writes
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrb_attribute_mismatch_xb_enable
id|mmr_t
id|wrb_attribute_mismatch_xb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rrb_attribute_mismatch_xb_enable
id|mmr_t
id|rrb_attribute_mismatch_xb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|irb_attribute_mismatch_fsb_enable
id|mmr_t
id|irb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wrb_attribute_mismatch_fsb_enable
id|mmr_t
id|wrb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rrb_attribute_mismatch_fsb_enable
id|mmr_t
id|rrb_attribute_mismatch_fsb_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|message_color_enable
id|mmr_t
id|message_color_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|message_color
id|mmr_t
id|message_color
suffix:colon
l_int|1
suffix:semicolon
DECL|member|remote_speculative_message_enable
id|mmr_t
id|remote_speculative_message_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|local_speculative_message_enable
id|mmr_t
id|local_speculative_message_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|system_coherence_enable
id|mmr_t
id|system_coherence_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_crb_message_control_s
)brace
id|sh_crb_message_control_s
suffix:semicolon
DECL|typedef|sh_crb_message_control_u_t
)brace
id|sh_crb_message_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_CRB_NACK_LIMIT&quot;                     */
multiline_comment|/*                            CRB Nack Limit                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_crb_nack_limit_u
r_typedef
r_union
id|sh_crb_nack_limit_u
(brace
DECL|member|sh_crb_nack_limit_regval
id|mmr_t
id|sh_crb_nack_limit_regval
suffix:semicolon
r_struct
(brace
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|12
suffix:semicolon
DECL|member|pri_freq
id|mmr_t
id|pri_freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|47
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_crb_nack_limit_s
)brace
id|sh_crb_nack_limit_s
suffix:semicolon
DECL|typedef|sh_crb_nack_limit_u_t
)brace
id|sh_crb_nack_limit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_crb_nack_limit_u
r_typedef
r_union
id|sh_crb_nack_limit_u
(brace
DECL|member|sh_crb_nack_limit_regval
id|mmr_t
id|sh_crb_nack_limit_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|47
suffix:semicolon
DECL|member|pri_freq
id|mmr_t
id|pri_freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|limit
id|mmr_t
id|limit
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_crb_nack_limit_s
)brace
id|sh_crb_nack_limit_s
suffix:semicolon
DECL|typedef|sh_crb_nack_limit_u_t
)brace
id|sh_crb_nack_limit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_CRB_TIMEOUT_PRESCALE&quot;                  */
multiline_comment|/*               Coherent Request Buffer Timeout Prescale               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_crb_timeout_prescale_u
r_typedef
r_union
id|sh_crb_timeout_prescale_u
(brace
DECL|member|sh_crb_timeout_prescale_regval
id|mmr_t
id|sh_crb_timeout_prescale_regval
suffix:semicolon
r_struct
(brace
DECL|member|scaling_factor
id|mmr_t
id|scaling_factor
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_crb_timeout_prescale_s
)brace
id|sh_crb_timeout_prescale_s
suffix:semicolon
DECL|typedef|sh_crb_timeout_prescale_u_t
)brace
id|sh_crb_timeout_prescale_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_crb_timeout_prescale_u
r_typedef
r_union
id|sh_crb_timeout_prescale_u
(brace
DECL|member|sh_crb_timeout_prescale_regval
id|mmr_t
id|sh_crb_timeout_prescale_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|scaling_factor
id|mmr_t
id|scaling_factor
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_crb_timeout_prescale_s
)brace
id|sh_crb_timeout_prescale_s
suffix:semicolon
DECL|typedef|sh_crb_timeout_prescale_u_t
)brace
id|sh_crb_timeout_prescale_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_CRB_TIMEOUT_SKID&quot;                    */
multiline_comment|/*              Coherent Request Buffer Timeout Skid Limit              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_crb_timeout_skid_u
r_typedef
r_union
id|sh_crb_timeout_skid_u
(brace
DECL|member|sh_crb_timeout_skid_regval
id|mmr_t
id|sh_crb_timeout_skid_regval
suffix:semicolon
r_struct
(brace
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|reset_skid_count
id|mmr_t
id|reset_skid_count
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_crb_timeout_skid_s
)brace
id|sh_crb_timeout_skid_s
suffix:semicolon
DECL|typedef|sh_crb_timeout_skid_u_t
)brace
id|sh_crb_timeout_skid_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_crb_timeout_skid_u
r_typedef
r_union
id|sh_crb_timeout_skid_u
(brace
DECL|member|sh_crb_timeout_skid_regval
id|mmr_t
id|sh_crb_timeout_skid_regval
suffix:semicolon
r_struct
(brace
DECL|member|reset_skid_count
id|mmr_t
id|reset_skid_count
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|skid
id|mmr_t
id|skid
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_crb_timeout_skid_s
)brace
id|sh_crb_timeout_skid_s
suffix:semicolon
DECL|typedef|sh_crb_timeout_skid_u_t
)brace
id|sh_crb_timeout_skid_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MEMORY_WRITE_STATUS_0&quot;                  */
multiline_comment|/*                    Memory Write Status for CPU 0                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_memory_write_status_0_u
r_typedef
r_union
id|sh_memory_write_status_0_u
(brace
DECL|member|sh_memory_write_status_0_regval
id|mmr_t
id|sh_memory_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_memory_write_status_0_s
)brace
id|sh_memory_write_status_0_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_0_u_t
)brace
id|sh_memory_write_status_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_memory_write_status_0_u
r_typedef
r_union
id|sh_memory_write_status_0_u
(brace
DECL|member|sh_memory_write_status_0_regval
id|mmr_t
id|sh_memory_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_memory_write_status_0_s
)brace
id|sh_memory_write_status_0_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_0_u_t
)brace
id|sh_memory_write_status_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MEMORY_WRITE_STATUS_1&quot;                  */
multiline_comment|/*                    Memory Write Status for CPU 1                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_memory_write_status_1_u
r_typedef
r_union
id|sh_memory_write_status_1_u
(brace
DECL|member|sh_memory_write_status_1_regval
id|mmr_t
id|sh_memory_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_memory_write_status_1_s
)brace
id|sh_memory_write_status_1_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_1_u_t
)brace
id|sh_memory_write_status_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_memory_write_status_1_u
r_typedef
r_union
id|sh_memory_write_status_1_u
(brace
DECL|member|sh_memory_write_status_1_regval
id|mmr_t
id|sh_memory_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_memory_write_status_1_s
)brace
id|sh_memory_write_status_1_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_1_u_t
)brace
id|sh_memory_write_status_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PIO_WRITE_STATUS_0&quot;                   */
multiline_comment|/*                      PIO Write Status for CPU 0                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pio_write_status_0_u
r_typedef
r_union
id|sh_pio_write_status_0_u
(brace
DECL|member|sh_pio_write_status_0_regval
id|mmr_t
id|sh_pio_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|multi_write_error
id|mmr_t
id|multi_write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_deadlock
id|mmr_t
id|write_deadlock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_error
id|mmr_t
id|write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_error_address
id|mmr_t
id|write_error_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|writes_ok
id|mmr_t
id|writes_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pio_write_status_0_s
)brace
id|sh_pio_write_status_0_s
suffix:semicolon
DECL|typedef|sh_pio_write_status_0_u_t
)brace
id|sh_pio_write_status_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pio_write_status_0_u
r_typedef
r_union
id|sh_pio_write_status_0_u
(brace
DECL|member|sh_pio_write_status_0_regval
id|mmr_t
id|sh_pio_write_status_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|writes_ok
id|mmr_t
id|writes_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|write_error_address
id|mmr_t
id|write_error_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|write_error
id|mmr_t
id|write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_deadlock
id|mmr_t
id|write_deadlock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|multi_write_error
id|mmr_t
id|multi_write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pio_write_status_0_s
)brace
id|sh_pio_write_status_0_s
suffix:semicolon
DECL|typedef|sh_pio_write_status_0_u_t
)brace
id|sh_pio_write_status_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_PIO_WRITE_STATUS_1&quot;                   */
multiline_comment|/*                      PIO Write Status for CPU 1                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pio_write_status_1_u
r_typedef
r_union
id|sh_pio_write_status_1_u
(brace
DECL|member|sh_pio_write_status_1_regval
id|mmr_t
id|sh_pio_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|multi_write_error
id|mmr_t
id|multi_write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_deadlock
id|mmr_t
id|write_deadlock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_error
id|mmr_t
id|write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_error_address
id|mmr_t
id|write_error_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|writes_ok
id|mmr_t
id|writes_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pio_write_status_1_s
)brace
id|sh_pio_write_status_1_s
suffix:semicolon
DECL|typedef|sh_pio_write_status_1_u_t
)brace
id|sh_pio_write_status_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pio_write_status_1_u
r_typedef
r_union
id|sh_pio_write_status_1_u
(brace
DECL|member|sh_pio_write_status_1_regval
id|mmr_t
id|sh_pio_write_status_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|writes_ok
id|mmr_t
id|writes_ok
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|write_error_address
id|mmr_t
id|write_error_address
suffix:colon
l_int|47
suffix:semicolon
DECL|member|write_error
id|mmr_t
id|write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|write_deadlock
id|mmr_t
id|write_deadlock
suffix:colon
l_int|1
suffix:semicolon
DECL|member|multi_write_error
id|mmr_t
id|multi_write_error
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_pio_write_status_1_s
)brace
id|sh_pio_write_status_1_s
suffix:semicolon
DECL|typedef|sh_pio_write_status_1_u_t
)brace
id|sh_pio_write_status_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MEMORY_WRITE_STATUS_NON_USER_0&quot;             */
multiline_comment|/*            Memory Write Status for CPU 0. OS access only             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_memory_write_status_non_user_0_u
r_typedef
r_union
id|sh_memory_write_status_non_user_0_u
(brace
DECL|member|sh_memory_write_status_non_user_0_regval
id|mmr_t
id|sh_memory_write_status_non_user_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|clear
id|mmr_t
id|clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_memory_write_status_non_user_0_s
)brace
id|sh_memory_write_status_non_user_0_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_non_user_0_u_t
)brace
id|sh_memory_write_status_non_user_0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_memory_write_status_non_user_0_u
r_typedef
r_union
id|sh_memory_write_status_non_user_0_u
(brace
DECL|member|sh_memory_write_status_non_user_0_regval
id|mmr_t
id|sh_memory_write_status_non_user_0_regval
suffix:semicolon
r_struct
(brace
DECL|member|clear
id|mmr_t
id|clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_memory_write_status_non_user_0_s
)brace
id|sh_memory_write_status_non_user_0_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_non_user_0_u_t
)brace
id|sh_memory_write_status_non_user_0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MEMORY_WRITE_STATUS_NON_USER_1&quot;             */
multiline_comment|/*            Memory Write Status for CPU 1. OS access only             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_memory_write_status_non_user_1_u
r_typedef
r_union
id|sh_memory_write_status_non_user_1_u
(brace
DECL|member|sh_memory_write_status_non_user_1_regval
id|mmr_t
id|sh_memory_write_status_non_user_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|clear
id|mmr_t
id|clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_memory_write_status_non_user_1_s
)brace
id|sh_memory_write_status_non_user_1_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_non_user_1_u_t
)brace
id|sh_memory_write_status_non_user_1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_memory_write_status_non_user_1_u
r_typedef
r_union
id|sh_memory_write_status_non_user_1_u
(brace
DECL|member|sh_memory_write_status_non_user_1_regval
id|mmr_t
id|sh_memory_write_status_non_user_1_regval
suffix:semicolon
r_struct
(brace
DECL|member|clear
id|mmr_t
id|clear
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|57
suffix:semicolon
DECL|member|pending_write_count
id|mmr_t
id|pending_write_count
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_memory_write_status_non_user_1_s
)brace
id|sh_memory_write_status_non_user_1_s
suffix:semicolon
DECL|typedef|sh_memory_write_status_non_user_1_u_t
)brace
id|sh_memory_write_status_non_user_1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_MMRBIST_ERR&quot;                       */
multiline_comment|/*                  Error capture for bist read errors                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mmrbist_err_u
r_typedef
r_union
id|sh_mmrbist_err_u
(brace
DECL|member|sh_mmrbist_err_regval
id|mmr_t
id|sh_mmrbist_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|detected
id|mmr_t
id|detected
suffix:colon
l_int|1
suffix:semicolon
DECL|member|multiple_detected
id|mmr_t
id|multiple_detected
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cancelled
id|mmr_t
id|cancelled
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_mmrbist_err_s
)brace
id|sh_mmrbist_err_s
suffix:semicolon
DECL|typedef|sh_mmrbist_err_u_t
)brace
id|sh_mmrbist_err_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mmrbist_err_u
r_typedef
r_union
id|sh_mmrbist_err_u
(brace
DECL|member|sh_mmrbist_err_regval
id|mmr_t
id|sh_mmrbist_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|25
suffix:semicolon
DECL|member|cancelled
id|mmr_t
id|cancelled
suffix:colon
l_int|1
suffix:semicolon
DECL|member|multiple_detected
id|mmr_t
id|multiple_detected
suffix:colon
l_int|1
suffix:semicolon
DECL|member|detected
id|mmr_t
id|detected
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_mmrbist_err_s
)brace
id|sh_mmrbist_err_s
suffix:semicolon
DECL|typedef|sh_mmrbist_err_u_t
)brace
id|sh_mmrbist_err_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MISC_ERR_HDR_LOWER&quot;                   */
multiline_comment|/*                       Header capture register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_misc_err_hdr_lower_u
r_typedef
r_union
id|sh_misc_err_hdr_lower_u
(brace
DECL|member|sh_misc_err_hdr_lower_regval
id|mmr_t
id|sh_misc_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_misc_err_hdr_lower_s
)brace
id|sh_misc_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_misc_err_hdr_lower_u_t
)brace
id|sh_misc_err_hdr_lower_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_misc_err_hdr_lower_u
r_typedef
r_union
id|sh_misc_err_hdr_lower_u
(brace
DECL|member|sh_misc_err_hdr_lower_regval
id|mmr_t
id|sh_misc_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_misc_err_hdr_lower_s
)brace
id|sh_misc_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_misc_err_hdr_lower_u_t
)brace
id|sh_misc_err_hdr_lower_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MISC_ERR_HDR_UPPER&quot;                   */
multiline_comment|/*           Error header capture packet and protocol errors            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_misc_err_hdr_upper_u
r_typedef
r_union
id|sh_misc_err_hdr_upper_u
(brace
DECL|member|sh_misc_err_hdr_upper_regval
id|mmr_t
id|sh_misc_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir_protocol
id|mmr_t
id|dir_protocol
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rmw_uc
id|mmr_t
id|rmw_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rmw_cor
id|mmr_t
id|rmw_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|35
suffix:semicolon
DECL|member|sh_misc_err_hdr_upper_s
)brace
id|sh_misc_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_misc_err_hdr_upper_u_t
)brace
id|sh_misc_err_hdr_upper_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_misc_err_hdr_upper_u
r_typedef
r_union
id|sh_misc_err_hdr_upper_u
(brace
DECL|member|sh_misc_err_hdr_upper_regval
id|mmr_t
id|sh_misc_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|35
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rmw_cor
id|mmr_t
id|rmw_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rmw_uc
id|mmr_t
id|rmw_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_protocol
id|mmr_t
id|dir_protocol
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_misc_err_hdr_upper_s
)brace
id|sh_misc_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_misc_err_hdr_upper_u_t
)brace
id|sh_misc_err_hdr_upper_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_DIR_UC_ERR_HDR_LOWER&quot;                  */
multiline_comment|/*                       Header capture register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_dir_uc_err_hdr_lower_u
r_typedef
r_union
id|sh_dir_uc_err_hdr_lower_u
(brace
DECL|member|sh_dir_uc_err_hdr_lower_regval
id|mmr_t
id|sh_dir_uc_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_dir_uc_err_hdr_lower_s
)brace
id|sh_dir_uc_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_dir_uc_err_hdr_lower_u_t
)brace
id|sh_dir_uc_err_hdr_lower_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_dir_uc_err_hdr_lower_u
r_typedef
r_union
id|sh_dir_uc_err_hdr_lower_u
(brace
DECL|member|sh_dir_uc_err_hdr_lower_regval
id|mmr_t
id|sh_dir_uc_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_dir_uc_err_hdr_lower_s
)brace
id|sh_dir_uc_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_dir_uc_err_hdr_lower_u_t
)brace
id|sh_dir_uc_err_hdr_lower_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_DIR_UC_ERR_HDR_UPPER&quot;                  */
multiline_comment|/*           Error header capture packet and protocol errors            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_dir_uc_err_hdr_upper_u
r_typedef
r_union
id|sh_dir_uc_err_hdr_upper_u
(brace
DECL|member|sh_dir_uc_err_hdr_upper_regval
id|mmr_t
id|sh_dir_uc_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dir_uc
id|mmr_t
id|dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|16
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|35
suffix:semicolon
DECL|member|sh_dir_uc_err_hdr_upper_s
)brace
id|sh_dir_uc_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_dir_uc_err_hdr_upper_u_t
)brace
id|sh_dir_uc_err_hdr_upper_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_dir_uc_err_hdr_upper_u
r_typedef
r_union
id|sh_dir_uc_err_hdr_upper_u
(brace
DECL|member|sh_dir_uc_err_hdr_upper_regval
id|mmr_t
id|sh_dir_uc_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|35
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|16
suffix:semicolon
DECL|member|dir_uc
id|mmr_t
id|dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_dir_uc_err_hdr_upper_s
)brace
id|sh_dir_uc_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_dir_uc_err_hdr_upper_u_t
)brace
id|sh_dir_uc_err_hdr_upper_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_DIR_COR_ERR_HDR_LOWER&quot;                  */
multiline_comment|/*                       Header capture register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_dir_cor_err_hdr_lower_u
r_typedef
r_union
id|sh_dir_cor_err_hdr_lower_u
(brace
DECL|member|sh_dir_cor_err_hdr_lower_regval
id|mmr_t
id|sh_dir_cor_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_dir_cor_err_hdr_lower_s
)brace
id|sh_dir_cor_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_dir_cor_err_hdr_lower_u_t
)brace
id|sh_dir_cor_err_hdr_lower_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_dir_cor_err_hdr_lower_u
r_typedef
r_union
id|sh_dir_cor_err_hdr_lower_u
(brace
DECL|member|sh_dir_cor_err_hdr_lower_regval
id|mmr_t
id|sh_dir_cor_err_hdr_lower_regval
suffix:semicolon
r_struct
(brace
DECL|member|valid
id|mmr_t
id|valid
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|write
id|mmr_t
id|write
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_dir_cor_err_hdr_lower_s
)brace
id|sh_dir_cor_err_hdr_lower_s
suffix:semicolon
DECL|typedef|sh_dir_cor_err_hdr_lower_u_t
)brace
id|sh_dir_cor_err_hdr_lower_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_DIR_COR_ERR_HDR_UPPER&quot;                  */
multiline_comment|/*           Error header capture packet and protocol errors            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_dir_cor_err_hdr_upper_u
r_typedef
r_union
id|sh_dir_cor_err_hdr_upper_u
(brace
DECL|member|sh_dir_cor_err_hdr_upper_regval
id|mmr_t
id|sh_dir_cor_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dir_cor
id|mmr_t
id|dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|11
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|35
suffix:semicolon
DECL|member|sh_dir_cor_err_hdr_upper_s
)brace
id|sh_dir_cor_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_dir_cor_err_hdr_upper_u_t
)brace
id|sh_dir_cor_err_hdr_upper_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_dir_cor_err_hdr_upper_u
r_typedef
r_union
id|sh_dir_cor_err_hdr_upper_u
(brace
DECL|member|sh_dir_cor_err_hdr_upper_regval
id|mmr_t
id|sh_dir_cor_err_hdr_upper_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|35
suffix:semicolon
DECL|member|echo
id|mmr_t
id|echo
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|11
suffix:semicolon
DECL|member|dir_cor
id|mmr_t
id|dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_dir_cor_err_hdr_upper_s
)brace
id|sh_dir_cor_err_hdr_upper_s
suffix:semicolon
DECL|typedef|sh_dir_cor_err_hdr_upper_u_t
)brace
id|sh_dir_cor_err_hdr_upper_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MEM_ERROR_SUMMARY&quot;                    */
multiline_comment|/*                          Memory error flags                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_error_summary_u
r_typedef
r_union
id|sh_mem_error_summary_u
(brace
DECL|member|sh_mem_error_summary_regval
id|mmr_t
id|sh_mem_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_mem_error_summary_s
)brace
id|sh_mem_error_summary_s
suffix:semicolon
DECL|typedef|sh_mem_error_summary_u_t
)brace
id|sh_mem_error_summary_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_error_summary_u
r_typedef
r_union
id|sh_mem_error_summary_u
(brace
DECL|member|sh_mem_error_summary_regval
id|mmr_t
id|sh_mem_error_summary_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_mem_error_summary_s
)brace
id|sh_mem_error_summary_s
suffix:semicolon
DECL|typedef|sh_mem_error_summary_u_t
)brace
id|sh_mem_error_summary_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MEM_ERROR_OVERFLOW&quot;                   */
multiline_comment|/*                          Memory error flags                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_error_overflow_u
r_typedef
r_union
id|sh_mem_error_overflow_u
(brace
DECL|member|sh_mem_error_overflow_regval
id|mmr_t
id|sh_mem_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_mem_error_overflow_s
)brace
id|sh_mem_error_overflow_s
suffix:semicolon
DECL|typedef|sh_mem_error_overflow_u_t
)brace
id|sh_mem_error_overflow_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_error_overflow_u
r_typedef
r_union
id|sh_mem_error_overflow_u
(brace
DECL|member|sh_mem_error_overflow_regval
id|mmr_t
id|sh_mem_error_overflow_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_mem_error_overflow_s
)brace
id|sh_mem_error_overflow_s
suffix:semicolon
DECL|typedef|sh_mem_error_overflow_u_t
)brace
id|sh_mem_error_overflow_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_MEM_ERROR_MASK&quot;                     */
multiline_comment|/*                          Memory error flags                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_error_mask_u
r_typedef
r_union
id|sh_mem_error_mask_u
(brace
DECL|member|sh_mem_error_mask_regval
id|mmr_t
id|sh_mem_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|sh_mem_error_mask_s
)brace
id|sh_mem_error_mask_s
suffix:semicolon
DECL|typedef|sh_mem_error_mask_u_t
)brace
id|sh_mem_error_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_error_mask_u
r_typedef
r_union
id|sh_mem_error_mask_u
(brace
DECL|member|sh_mem_error_mask_regval
id|mmr_t
id|sh_mem_error_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|29
suffix:semicolon
DECL|member|xn_pkt_size
id|mmr_t
id|xn_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_pkt_size
id|mmr_t
id|pi_pkt_size
suffix:colon
l_int|1
suffix:semicolon
DECL|member|red_black_err_timeout
id|mmr_t
id|red_black_err_timeout
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_request_overflow
id|mmr_t
id|xn_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_request_overflow
id|mmr_t
id|pi_request_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_reply_overflow
id|mmr_t
id|xn_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pi_reply_overflow
id|mmr_t
id|pi_reply_overflow
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_hw
id|mmr_t
id|dqrs_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_cor
id|mmr_t
id|dqrs_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrs_int_uc
id|mmr_t
id|dqrs_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_hw
id|mmr_t
id|dqrp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_cor
id|mmr_t
id|dqrp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_int_uc
id|mmr_t
id|dqrp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_hw
id|mmr_t
id|dqls_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_cor
id|mmr_t
id|dqls_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqls_int_uc
id|mmr_t
id|dqls_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_hw
id|mmr_t
id|dqlp_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_cor
id|mmr_t
id|dqlp_int_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_int_uc
id|mmr_t
id|dqlp_int_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_acc
id|mmr_t
id|dir_acc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acy_int_hw
id|mmr_t
id|acy_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acx_int_hw
id|mmr_t
id|acx_int_hw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_cor
id|mmr_t
id|dqrp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_uc
id|mmr_t
id|dqrp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_cor
id|mmr_t
id|dqlp_dir_cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_uc
id|mmr_t
id|dqlp_dir_uc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqrp_dir_perr
id|mmr_t
id|dqrp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dqlp_dir_perr
id|mmr_t
id|dqlp_dir_perr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nonexist_addr
id|mmr_t
id|nonexist_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|illegal_cmd
id|mmr_t
id|illegal_cmd
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_mem_error_mask_s
)brace
id|sh_mem_error_mask_s
suffix:semicolon
DECL|typedef|sh_mem_error_mask_u_t
)brace
id|sh_mem_error_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_X_DIMM_CFG&quot;                       */
multiline_comment|/*                       AC Mem Config Registers                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_dimm_cfg_u
r_typedef
r_union
id|sh_x_dimm_cfg_u
(brace
DECL|member|sh_x_dimm_cfg_regval
id|mmr_t
id|sh_x_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_x_dimm_cfg_s
)brace
id|sh_x_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_x_dimm_cfg_u_t
)brace
id|sh_x_dimm_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_dimm_cfg_u
r_typedef
r_union
id|sh_x_dimm_cfg_u
(brace
DECL|member|sh_x_dimm_cfg_regval
id|mmr_t
id|sh_x_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_x_dimm_cfg_s
)brace
id|sh_x_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_x_dimm_cfg_u_t
)brace
id|sh_x_dimm_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_Y_DIMM_CFG&quot;                       */
multiline_comment|/*                       AC Mem Config Registers                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_dimm_cfg_u
r_typedef
r_union
id|sh_y_dimm_cfg_u
(brace
DECL|member|sh_y_dimm_cfg_regval
id|mmr_t
id|sh_y_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_y_dimm_cfg_s
)brace
id|sh_y_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_y_dimm_cfg_u_t
)brace
id|sh_y_dimm_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_dimm_cfg_u
r_typedef
r_union
id|sh_y_dimm_cfg_u
(brace
DECL|member|sh_y_dimm_cfg_regval
id|mmr_t
id|sh_y_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_y_dimm_cfg_s
)brace
id|sh_y_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_y_dimm_cfg_u_t
)brace
id|sh_y_dimm_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_JNR_DIMM_CFG&quot;                      */
multiline_comment|/*                       AC Mem Config Registers                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_jnr_dimm_cfg_u
r_typedef
r_union
id|sh_jnr_dimm_cfg_u
(brace
DECL|member|sh_jnr_dimm_cfg_regval
id|mmr_t
id|sh_jnr_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_jnr_dimm_cfg_s
)brace
id|sh_jnr_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_jnr_dimm_cfg_u_t
)brace
id|sh_jnr_dimm_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_jnr_dimm_cfg_u
r_typedef
r_union
id|sh_jnr_dimm_cfg_u
(brace
DECL|member|sh_jnr_dimm_cfg_regval
id|mmr_t
id|sh_jnr_dimm_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|28
suffix:semicolon
DECL|member|freq
id|mmr_t
id|freq
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_cs
id|mmr_t
id|dimm3_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm3_rev
id|mmr_t
id|dimm3_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_2bk
id|mmr_t
id|dimm3_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm3_size
id|mmr_t
id|dimm3_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_cs
id|mmr_t
id|dimm2_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm2_rev
id|mmr_t
id|dimm2_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_2bk
id|mmr_t
id|dimm2_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm2_size
id|mmr_t
id|dimm2_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_cs
id|mmr_t
id|dimm1_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm1_rev
id|mmr_t
id|dimm1_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_2bk
id|mmr_t
id|dimm1_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm1_size
id|mmr_t
id|dimm1_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_cs
id|mmr_t
id|dimm0_cs
suffix:colon
l_int|2
suffix:semicolon
DECL|member|dimm0_rev
id|mmr_t
id|dimm0_rev
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_2bk
id|mmr_t
id|dimm0_2bk
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dimm0_size
id|mmr_t
id|dimm0_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_jnr_dimm_cfg_s
)brace
id|sh_jnr_dimm_cfg_s
suffix:semicolon
DECL|typedef|sh_jnr_dimm_cfg_u_t
)brace
id|sh_jnr_dimm_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_X_PHASE_CFG&quot;                       */
multiline_comment|/*                      AC Phase Config Registers                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_phase_cfg_u
r_typedef
r_union
id|sh_x_phase_cfg_u
(brace
DECL|member|sh_x_phase_cfg_regval
id|mmr_t
id|sh_x_phase_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|ld_a
id|mmr_t
id|ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_b
id|mmr_t
id|ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_a
id|mmr_t
id|dq_ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_b
id|mmr_t
id|dq_ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold_req
id|mmr_t
id|hold_req
suffix:colon
l_int|5
suffix:semicolon
DECL|member|add_cp
id|mmr_t
id|add_cp
suffix:colon
l_int|5
suffix:semicolon
DECL|member|bubble_en
id|mmr_t
id|bubble_en
suffix:colon
l_int|5
suffix:semicolon
DECL|member|pha_bubble
id|mmr_t
id|pha_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phb_bubble
id|mmr_t
id|phb_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phc_bubble
id|mmr_t
id|phc_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phd_bubble
id|mmr_t
id|phd_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phe_bubble
id|mmr_t
id|phe_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sel_a
id|mmr_t
id|sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dq_sel_a
id|mmr_t
id|dq_sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_x_phase_cfg_s
)brace
id|sh_x_phase_cfg_s
suffix:semicolon
DECL|typedef|sh_x_phase_cfg_u_t
)brace
id|sh_x_phase_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_phase_cfg_u
r_typedef
r_union
id|sh_x_phase_cfg_u
(brace
DECL|member|sh_x_phase_cfg_regval
id|mmr_t
id|sh_x_phase_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dq_sel_a
id|mmr_t
id|dq_sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sel_a
id|mmr_t
id|sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|phe_bubble
id|mmr_t
id|phe_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phd_bubble
id|mmr_t
id|phd_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phc_bubble
id|mmr_t
id|phc_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phb_bubble
id|mmr_t
id|phb_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pha_bubble
id|mmr_t
id|pha_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|bubble_en
id|mmr_t
id|bubble_en
suffix:colon
l_int|5
suffix:semicolon
DECL|member|add_cp
id|mmr_t
id|add_cp
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold_req
id|mmr_t
id|hold_req
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_b
id|mmr_t
id|dq_ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_a
id|mmr_t
id|dq_ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_b
id|mmr_t
id|ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_a
id|mmr_t
id|ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_x_phase_cfg_s
)brace
id|sh_x_phase_cfg_s
suffix:semicolon
DECL|typedef|sh_x_phase_cfg_u_t
)brace
id|sh_x_phase_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_CFG&quot;                          */
multiline_comment|/*                         AC Config Registers                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_cfg_u
r_typedef
r_union
id|sh_x_cfg_u
(brace
DECL|member|sh_x_cfg_regval
id|mmr_t
id|sh_x_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mode_serial
id|mmr_t
id|mode_serial
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirc_random_replacement
id|mmr_t
id|dirc_random_replacement
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_counter_init
id|mmr_t
id|dir_counter_init
suffix:colon
l_int|6
suffix:semicolon
DECL|member|ta_dlys
id|mmr_t
id|ta_dlys
suffix:colon
l_int|32
suffix:semicolon
DECL|member|da_bb_clr
id|mmr_t
id|da_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dc_bb_clr
id|mmr_t
id|dc_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_bb_clr
id|mmr_t
id|wt_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sso_wt_en
id|mmr_t
id|sso_wt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd2_en
id|mmr_t
id|trcd2_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd4_en
id|mmr_t
id|trcd4_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_dis
id|mmr_t
id|req_cntr_dis
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_val
id|mmr_t
id|req_cntr_val
suffix:colon
l_int|6
suffix:semicolon
DECL|member|inv_cas_addr
id|mmr_t
id|inv_cas_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|clr_dir_cache
id|mmr_t
id|clr_dir_cache
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_x_cfg_s
)brace
id|sh_x_cfg_s
suffix:semicolon
DECL|typedef|sh_x_cfg_u_t
)brace
id|sh_x_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_cfg_u
r_typedef
r_union
id|sh_x_cfg_u
(brace
DECL|member|sh_x_cfg_regval
id|mmr_t
id|sh_x_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|clr_dir_cache
id|mmr_t
id|clr_dir_cache
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv_cas_addr
id|mmr_t
id|inv_cas_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_val
id|mmr_t
id|req_cntr_val
suffix:colon
l_int|6
suffix:semicolon
DECL|member|req_cntr_dis
id|mmr_t
id|req_cntr_dis
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd4_en
id|mmr_t
id|trcd4_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd2_en
id|mmr_t
id|trcd2_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sso_wt_en
id|mmr_t
id|sso_wt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wt_bb_clr
id|mmr_t
id|wt_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dc_bb_clr
id|mmr_t
id|dc_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|da_bb_clr
id|mmr_t
id|da_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ta_dlys
id|mmr_t
id|ta_dlys
suffix:colon
l_int|32
suffix:semicolon
DECL|member|dir_counter_init
id|mmr_t
id|dir_counter_init
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dirc_random_replacement
id|mmr_t
id|dirc_random_replacement
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mode_serial
id|mmr_t
id|mode_serial
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_x_cfg_s
)brace
id|sh_x_cfg_s
suffix:semicolon
DECL|typedef|sh_x_cfg_u_t
)brace
id|sh_x_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_X_DQCT_CFG&quot;                       */
multiline_comment|/*                         AC Config Registers                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_dqct_cfg_u
r_typedef
r_union
id|sh_x_dqct_cfg_u
(brace
DECL|member|sh_x_dqct_cfg_regval
id|mmr_t
id|sh_x_dqct_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|rd_sel
id|mmr_t
id|rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_sel
id|mmr_t
id|wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_rd_sel
id|mmr_t
id|dta_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_wt_sel
id|mmr_t
id|dta_wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dir_rd_sel
id|mmr_t
id|dir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mdir_rd_sel
id|mmr_t
id|mdir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_x_dqct_cfg_s
)brace
id|sh_x_dqct_cfg_s
suffix:semicolon
DECL|typedef|sh_x_dqct_cfg_u_t
)brace
id|sh_x_dqct_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_dqct_cfg_u
r_typedef
r_union
id|sh_x_dqct_cfg_u
(brace
DECL|member|sh_x_dqct_cfg_regval
id|mmr_t
id|sh_x_dqct_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|mdir_rd_sel
id|mmr_t
id|mdir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dir_rd_sel
id|mmr_t
id|dir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_wt_sel
id|mmr_t
id|dta_wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_rd_sel
id|mmr_t
id|dta_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_sel
id|mmr_t
id|wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|rd_sel
id|mmr_t
id|rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_x_dqct_cfg_s
)brace
id|sh_x_dqct_cfg_s
suffix:semicolon
DECL|typedef|sh_x_dqct_cfg_u_t
)brace
id|sh_x_dqct_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_X_REFRESH_CONTROL&quot;                    */
multiline_comment|/*                       Refresh Control Register                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_refresh_control_u
r_typedef
r_union
id|sh_x_refresh_control_u
(brace
DECL|member|sh_x_refresh_control_regval
id|mmr_t
id|sh_x_refresh_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|interval
id|mmr_t
id|interval
suffix:colon
l_int|9
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|interleave
id|mmr_t
id|interleave
suffix:colon
l_int|1
suffix:semicolon
DECL|member|half_rate
id|mmr_t
id|half_rate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_x_refresh_control_s
)brace
id|sh_x_refresh_control_s
suffix:semicolon
DECL|typedef|sh_x_refresh_control_u_t
)brace
id|sh_x_refresh_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_refresh_control_u
r_typedef
r_union
id|sh_x_refresh_control_u
(brace
DECL|member|sh_x_refresh_control_regval
id|mmr_t
id|sh_x_refresh_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|half_rate
id|mmr_t
id|half_rate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|interleave
id|mmr_t
id|interleave
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|interval
id|mmr_t
id|interval
suffix:colon
l_int|9
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_x_refresh_control_s
)brace
id|sh_x_refresh_control_s
suffix:semicolon
DECL|typedef|sh_x_refresh_control_u_t
)brace
id|sh_x_refresh_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_Y_PHASE_CFG&quot;                       */
multiline_comment|/*                      AC Phase Config Registers                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_phase_cfg_u
r_typedef
r_union
id|sh_y_phase_cfg_u
(brace
DECL|member|sh_y_phase_cfg_regval
id|mmr_t
id|sh_y_phase_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|ld_a
id|mmr_t
id|ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_b
id|mmr_t
id|ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_a
id|mmr_t
id|dq_ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_b
id|mmr_t
id|dq_ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold_req
id|mmr_t
id|hold_req
suffix:colon
l_int|5
suffix:semicolon
DECL|member|add_cp
id|mmr_t
id|add_cp
suffix:colon
l_int|5
suffix:semicolon
DECL|member|bubble_en
id|mmr_t
id|bubble_en
suffix:colon
l_int|5
suffix:semicolon
DECL|member|pha_bubble
id|mmr_t
id|pha_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phb_bubble
id|mmr_t
id|phb_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phc_bubble
id|mmr_t
id|phc_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phd_bubble
id|mmr_t
id|phd_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phe_bubble
id|mmr_t
id|phe_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sel_a
id|mmr_t
id|sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dq_sel_a
id|mmr_t
id|dq_sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_y_phase_cfg_s
)brace
id|sh_y_phase_cfg_s
suffix:semicolon
DECL|typedef|sh_y_phase_cfg_u_t
)brace
id|sh_y_phase_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_phase_cfg_u
r_typedef
r_union
id|sh_y_phase_cfg_u
(brace
DECL|member|sh_y_phase_cfg_regval
id|mmr_t
id|sh_y_phase_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dq_sel_a
id|mmr_t
id|dq_sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sel_a
id|mmr_t
id|sel_a
suffix:colon
l_int|4
suffix:semicolon
DECL|member|phe_bubble
id|mmr_t
id|phe_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phd_bubble
id|mmr_t
id|phd_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phc_bubble
id|mmr_t
id|phc_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|phb_bubble
id|mmr_t
id|phb_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pha_bubble
id|mmr_t
id|pha_bubble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|bubble_en
id|mmr_t
id|bubble_en
suffix:colon
l_int|5
suffix:semicolon
DECL|member|add_cp
id|mmr_t
id|add_cp
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold_req
id|mmr_t
id|hold_req
suffix:colon
l_int|5
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_b
id|mmr_t
id|dq_ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|dq_ld_a
id|mmr_t
id|dq_ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_b
id|mmr_t
id|ld_b
suffix:colon
l_int|5
suffix:semicolon
DECL|member|ld_a
id|mmr_t
id|ld_a
suffix:colon
l_int|5
suffix:semicolon
DECL|member|sh_y_phase_cfg_s
)brace
id|sh_y_phase_cfg_s
suffix:semicolon
DECL|typedef|sh_y_phase_cfg_u_t
)brace
id|sh_y_phase_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_CFG&quot;                          */
multiline_comment|/*                         AC Config Registers                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_cfg_u
r_typedef
r_union
id|sh_y_cfg_u
(brace
DECL|member|sh_y_cfg_regval
id|mmr_t
id|sh_y_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|mode_serial
id|mmr_t
id|mode_serial
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirc_random_replacement
id|mmr_t
id|dirc_random_replacement
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dir_counter_init
id|mmr_t
id|dir_counter_init
suffix:colon
l_int|6
suffix:semicolon
DECL|member|ta_dlys
id|mmr_t
id|ta_dlys
suffix:colon
l_int|32
suffix:semicolon
DECL|member|da_bb_clr
id|mmr_t
id|da_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dc_bb_clr
id|mmr_t
id|dc_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_bb_clr
id|mmr_t
id|wt_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sso_wt_en
id|mmr_t
id|sso_wt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd2_en
id|mmr_t
id|trcd2_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd4_en
id|mmr_t
id|trcd4_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_dis
id|mmr_t
id|req_cntr_dis
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_val
id|mmr_t
id|req_cntr_val
suffix:colon
l_int|6
suffix:semicolon
DECL|member|inv_cas_addr
id|mmr_t
id|inv_cas_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|clr_dir_cache
id|mmr_t
id|clr_dir_cache
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_y_cfg_s
)brace
id|sh_y_cfg_s
suffix:semicolon
DECL|typedef|sh_y_cfg_u_t
)brace
id|sh_y_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_cfg_u
r_typedef
r_union
id|sh_y_cfg_u
(brace
DECL|member|sh_y_cfg_regval
id|mmr_t
id|sh_y_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|clr_dir_cache
id|mmr_t
id|clr_dir_cache
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv_cas_addr
id|mmr_t
id|inv_cas_addr
suffix:colon
l_int|1
suffix:semicolon
DECL|member|req_cntr_val
id|mmr_t
id|req_cntr_val
suffix:colon
l_int|6
suffix:semicolon
DECL|member|req_cntr_dis
id|mmr_t
id|req_cntr_dis
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd4_en
id|mmr_t
id|trcd4_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|trcd2_en
id|mmr_t
id|trcd2_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sso_wt_en
id|mmr_t
id|sso_wt_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|wt_bb_clr
id|mmr_t
id|wt_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dc_bb_clr
id|mmr_t
id|dc_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|da_bb_clr
id|mmr_t
id|da_bb_clr
suffix:colon
l_int|4
suffix:semicolon
DECL|member|ta_dlys
id|mmr_t
id|ta_dlys
suffix:colon
l_int|32
suffix:semicolon
DECL|member|dir_counter_init
id|mmr_t
id|dir_counter_init
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dirc_random_replacement
id|mmr_t
id|dirc_random_replacement
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mode_serial
id|mmr_t
id|mode_serial
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_y_cfg_s
)brace
id|sh_y_cfg_s
suffix:semicolon
DECL|typedef|sh_y_cfg_u_t
)brace
id|sh_y_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_Y_DQCT_CFG&quot;                       */
multiline_comment|/*                         AC Config Registers                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_dqct_cfg_u
r_typedef
r_union
id|sh_y_dqct_cfg_u
(brace
DECL|member|sh_y_dqct_cfg_regval
id|mmr_t
id|sh_y_dqct_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|rd_sel
id|mmr_t
id|rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_sel
id|mmr_t
id|wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_rd_sel
id|mmr_t
id|dta_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_wt_sel
id|mmr_t
id|dta_wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dir_rd_sel
id|mmr_t
id|dir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mdir_rd_sel
id|mmr_t
id|mdir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_y_dqct_cfg_s
)brace
id|sh_y_dqct_cfg_s
suffix:semicolon
DECL|typedef|sh_y_dqct_cfg_u_t
)brace
id|sh_y_dqct_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_dqct_cfg_u
r_typedef
r_union
id|sh_y_dqct_cfg_u
(brace
DECL|member|sh_y_dqct_cfg_regval
id|mmr_t
id|sh_y_dqct_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|mdir_rd_sel
id|mmr_t
id|mdir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dir_rd_sel
id|mmr_t
id|dir_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_wt_sel
id|mmr_t
id|dta_wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|dta_rd_sel
id|mmr_t
id|dta_rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|wt_sel
id|mmr_t
id|wt_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|rd_sel
id|mmr_t
id|rd_sel
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_y_dqct_cfg_s
)brace
id|sh_y_dqct_cfg_s
suffix:semicolon
DECL|typedef|sh_y_dqct_cfg_u_t
)brace
id|sh_y_dqct_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_Y_REFRESH_CONTROL&quot;                    */
multiline_comment|/*                       Refresh Control Register                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_refresh_control_u
r_typedef
r_union
id|sh_y_refresh_control_u
(brace
DECL|member|sh_y_refresh_control_regval
id|mmr_t
id|sh_y_refresh_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|interval
id|mmr_t
id|interval
suffix:colon
l_int|9
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|interleave
id|mmr_t
id|interleave
suffix:colon
l_int|1
suffix:semicolon
DECL|member|half_rate
id|mmr_t
id|half_rate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_y_refresh_control_s
)brace
id|sh_y_refresh_control_s
suffix:semicolon
DECL|typedef|sh_y_refresh_control_u_t
)brace
id|sh_y_refresh_control_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_refresh_control_u
r_typedef
r_union
id|sh_y_refresh_control_u
(brace
DECL|member|sh_y_refresh_control_regval
id|mmr_t
id|sh_y_refresh_control_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|half_rate
id|mmr_t
id|half_rate
suffix:colon
l_int|4
suffix:semicolon
DECL|member|interleave
id|mmr_t
id|interleave
suffix:colon
l_int|1
suffix:semicolon
DECL|member|hold
id|mmr_t
id|hold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|interval
id|mmr_t
id|interval
suffix:colon
l_int|9
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_y_refresh_control_s
)brace
id|sh_y_refresh_control_s
suffix:semicolon
DECL|typedef|sh_y_refresh_control_u_t
)brace
id|sh_y_refresh_control_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_MEM_RED_BLACK&quot;                      */
multiline_comment|/*                     MD fairness watchdog timers                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_red_black_u
r_typedef
r_union
id|sh_mem_red_black_u
(brace
DECL|member|sh_mem_red_black_regval
id|mmr_t
id|sh_mem_red_black_regval
suffix:semicolon
r_struct
(brace
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|16
suffix:semicolon
DECL|member|err_time
id|mmr_t
id|err_time
suffix:colon
l_int|36
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_mem_red_black_s
)brace
id|sh_mem_red_black_s
suffix:semicolon
DECL|typedef|sh_mem_red_black_u_t
)brace
id|sh_mem_red_black_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_red_black_u
r_typedef
r_union
id|sh_mem_red_black_u
(brace
DECL|member|sh_mem_red_black_regval
id|mmr_t
id|sh_mem_red_black_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|12
suffix:semicolon
DECL|member|err_time
id|mmr_t
id|err_time
suffix:colon
l_int|36
suffix:semicolon
DECL|member|time
id|mmr_t
id|time
suffix:colon
l_int|16
suffix:semicolon
DECL|member|sh_mem_red_black_s
)brace
id|sh_mem_red_black_s
suffix:semicolon
DECL|typedef|sh_mem_red_black_u_t
)brace
id|sh_mem_red_black_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_MISC_MEM_CFG&quot;                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_misc_mem_cfg_u
r_typedef
r_union
id|sh_misc_mem_cfg_u
(brace
DECL|member|sh_misc_mem_cfg_regval
id|mmr_t
id|sh_misc_mem_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|express_header_enable
id|mmr_t
id|express_header_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|spec_header_enable
id|mmr_t
id|spec_header_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|jnr_bypass_enable
id|mmr_t
id|jnr_bypass_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|xn_rd_same_as_pi
id|mmr_t
id|xn_rd_same_as_pi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|low_write_buffer_threshold
id|mmr_t
id|low_write_buffer_threshold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|low_victim_buffer_threshold
id|mmr_t
id|low_victim_buffer_threshold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|throttle_cnt
id|mmr_t
id|throttle_cnt
suffix:colon
l_int|8
suffix:semicolon
DECL|member|disabled_read_tnums
id|mmr_t
id|disabled_read_tnums
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|disabled_write_tnums
id|mmr_t
id|disabled_write_tnums
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|disabled_victims
id|mmr_t
id|disabled_victims
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|2
suffix:semicolon
DECL|member|alternate_xn_rp_plane
id|mmr_t
id|alternate_xn_rp_plane
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|11
suffix:semicolon
DECL|member|sh_misc_mem_cfg_s
)brace
id|sh_misc_mem_cfg_s
suffix:semicolon
DECL|typedef|sh_misc_mem_cfg_u_t
)brace
id|sh_misc_mem_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_misc_mem_cfg_u
r_typedef
r_union
id|sh_misc_mem_cfg_u
(brace
DECL|member|sh_misc_mem_cfg_regval
id|mmr_t
id|sh_misc_mem_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|11
suffix:semicolon
DECL|member|alternate_xn_rp_plane
id|mmr_t
id|alternate_xn_rp_plane
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|2
suffix:semicolon
DECL|member|disabled_victims
id|mmr_t
id|disabled_victims
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|3
suffix:semicolon
DECL|member|disabled_write_tnums
id|mmr_t
id|disabled_write_tnums
suffix:colon
l_int|5
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|3
suffix:semicolon
DECL|member|disabled_read_tnums
id|mmr_t
id|disabled_read_tnums
suffix:colon
l_int|5
suffix:semicolon
DECL|member|throttle_cnt
id|mmr_t
id|throttle_cnt
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|low_victim_buffer_threshold
id|mmr_t
id|low_victim_buffer_threshold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|low_write_buffer_threshold
id|mmr_t
id|low_write_buffer_threshold
suffix:colon
l_int|6
suffix:semicolon
DECL|member|xn_rd_same_as_pi
id|mmr_t
id|xn_rd_same_as_pi
suffix:colon
l_int|1
suffix:semicolon
DECL|member|jnr_bypass_enable
id|mmr_t
id|jnr_bypass_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|spec_header_enable
id|mmr_t
id|spec_header_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|express_header_enable
id|mmr_t
id|express_header_enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_misc_mem_cfg_s
)brace
id|sh_misc_mem_cfg_s
suffix:semicolon
DECL|typedef|sh_misc_mem_cfg_u_t
)brace
id|sh_misc_mem_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_PIO_RQ_CRD_CTL&quot;                     */
multiline_comment|/*                  pio_rq Credit Circulation Control                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pio_rq_crd_ctl_u
r_typedef
r_union
id|sh_pio_rq_crd_ctl_u
(brace
DECL|member|sh_pio_rq_crd_ctl_regval
id|mmr_t
id|sh_pio_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pio_rq_crd_ctl_s
)brace
id|sh_pio_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pio_rq_crd_ctl_u_t
)brace
id|sh_pio_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pio_rq_crd_ctl_u
r_typedef
r_union
id|sh_pio_rq_crd_ctl_u
(brace
DECL|member|sh_pio_rq_crd_ctl_regval
id|mmr_t
id|sh_pio_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pio_rq_crd_ctl_s
)brace
id|sh_pio_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pio_rq_crd_ctl_u_t
)brace
id|sh_pio_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PI_MD_RQ_CRD_CTL&quot;                    */
multiline_comment|/*                 pi_md_rq Credit Circulation Control                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md_rq_crd_ctl_u
r_typedef
r_union
id|sh_pi_md_rq_crd_ctl_u
(brace
DECL|member|sh_pi_md_rq_crd_ctl_regval
id|mmr_t
id|sh_pi_md_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_md_rq_crd_ctl_s
)brace
id|sh_pi_md_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pi_md_rq_crd_ctl_u_t
)brace
id|sh_pi_md_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md_rq_crd_ctl_u
r_typedef
r_union
id|sh_pi_md_rq_crd_ctl_u
(brace
DECL|member|sh_pi_md_rq_crd_ctl_regval
id|mmr_t
id|sh_pi_md_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_md_rq_crd_ctl_s
)brace
id|sh_pi_md_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pi_md_rq_crd_ctl_u_t
)brace
id|sh_pi_md_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_PI_MD_RP_CRD_CTL&quot;                    */
multiline_comment|/*                 pi_md_rp Credit Circulation Control                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_pi_md_rp_crd_ctl_u
r_typedef
r_union
id|sh_pi_md_rp_crd_ctl_u
(brace
DECL|member|sh_pi_md_rp_crd_ctl_regval
id|mmr_t
id|sh_pi_md_rp_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_pi_md_rp_crd_ctl_s
)brace
id|sh_pi_md_rp_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pi_md_rp_crd_ctl_u_t
)brace
id|sh_pi_md_rp_crd_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_pi_md_rp_crd_ctl_u
r_typedef
r_union
id|sh_pi_md_rp_crd_ctl_u
(brace
DECL|member|sh_pi_md_rp_crd_ctl_regval
id|mmr_t
id|sh_pi_md_rp_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_pi_md_rp_crd_ctl_s
)brace
id|sh_pi_md_rp_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_pi_md_rp_crd_ctl_u_t
)brace
id|sh_pi_md_rp_crd_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_MD_RQ_CRD_CTL&quot;                    */
multiline_comment|/*                 xn_md_rq Credit Circulation Control                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_rq_crd_ctl_u
r_typedef
r_union
id|sh_xn_md_rq_crd_ctl_u
(brace
DECL|member|sh_xn_md_rq_crd_ctl_regval
id|mmr_t
id|sh_xn_md_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_xn_md_rq_crd_ctl_s
)brace
id|sh_xn_md_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_xn_md_rq_crd_ctl_u_t
)brace
id|sh_xn_md_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_rq_crd_ctl_u
r_typedef
r_union
id|sh_xn_md_rq_crd_ctl_u
(brace
DECL|member|sh_xn_md_rq_crd_ctl_regval
id|mmr_t
id|sh_xn_md_rq_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xn_md_rq_crd_ctl_s
)brace
id|sh_xn_md_rq_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_xn_md_rq_crd_ctl_u_t
)brace
id|sh_xn_md_rq_crd_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_XN_MD_RP_CRD_CTL&quot;                    */
multiline_comment|/*                 xn_md_rp Credit Circulation Control                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_xn_md_rp_crd_ctl_u
r_typedef
r_union
id|sh_xn_md_rp_crd_ctl_u
(brace
DECL|member|sh_xn_md_rp_crd_ctl_regval
id|mmr_t
id|sh_xn_md_rp_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|sh_xn_md_rp_crd_ctl_s
)brace
id|sh_xn_md_rp_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_xn_md_rp_crd_ctl_u_t
)brace
id|sh_xn_md_rp_crd_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_xn_md_rp_crd_ctl_u
r_typedef
r_union
id|sh_xn_md_rp_crd_ctl_u
(brace
DECL|member|sh_xn_md_rp_crd_ctl_regval
id|mmr_t
id|sh_xn_md_rp_crd_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|58
suffix:semicolon
DECL|member|depth
id|mmr_t
id|depth
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_xn_md_rp_crd_ctl_s
)brace
id|sh_xn_md_rp_crd_ctl_s
suffix:semicolon
DECL|typedef|sh_xn_md_rp_crd_ctl_u_t
)brace
id|sh_xn_md_rp_crd_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG0&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag0_u
r_typedef
r_union
id|sh_x_tag0_u
(brace
DECL|member|sh_x_tag0_regval
id|mmr_t
id|sh_x_tag0_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag0_s
)brace
id|sh_x_tag0_s
suffix:semicolon
DECL|typedef|sh_x_tag0_u_t
)brace
id|sh_x_tag0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag0_u
r_typedef
r_union
id|sh_x_tag0_u
(brace
DECL|member|sh_x_tag0_regval
id|mmr_t
id|sh_x_tag0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag0_s
)brace
id|sh_x_tag0_s
suffix:semicolon
DECL|typedef|sh_x_tag0_u_t
)brace
id|sh_x_tag0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG1&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag1_u
r_typedef
r_union
id|sh_x_tag1_u
(brace
DECL|member|sh_x_tag1_regval
id|mmr_t
id|sh_x_tag1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag1_s
)brace
id|sh_x_tag1_s
suffix:semicolon
DECL|typedef|sh_x_tag1_u_t
)brace
id|sh_x_tag1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag1_u
r_typedef
r_union
id|sh_x_tag1_u
(brace
DECL|member|sh_x_tag1_regval
id|mmr_t
id|sh_x_tag1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag1_s
)brace
id|sh_x_tag1_s
suffix:semicolon
DECL|typedef|sh_x_tag1_u_t
)brace
id|sh_x_tag1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG2&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag2_u
r_typedef
r_union
id|sh_x_tag2_u
(brace
DECL|member|sh_x_tag2_regval
id|mmr_t
id|sh_x_tag2_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag2_s
)brace
id|sh_x_tag2_s
suffix:semicolon
DECL|typedef|sh_x_tag2_u_t
)brace
id|sh_x_tag2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag2_u
r_typedef
r_union
id|sh_x_tag2_u
(brace
DECL|member|sh_x_tag2_regval
id|mmr_t
id|sh_x_tag2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag2_s
)brace
id|sh_x_tag2_s
suffix:semicolon
DECL|typedef|sh_x_tag2_u_t
)brace
id|sh_x_tag2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG3&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag3_u
r_typedef
r_union
id|sh_x_tag3_u
(brace
DECL|member|sh_x_tag3_regval
id|mmr_t
id|sh_x_tag3_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag3_s
)brace
id|sh_x_tag3_s
suffix:semicolon
DECL|typedef|sh_x_tag3_u_t
)brace
id|sh_x_tag3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag3_u
r_typedef
r_union
id|sh_x_tag3_u
(brace
DECL|member|sh_x_tag3_regval
id|mmr_t
id|sh_x_tag3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag3_s
)brace
id|sh_x_tag3_s
suffix:semicolon
DECL|typedef|sh_x_tag3_u_t
)brace
id|sh_x_tag3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG4&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag4_u
r_typedef
r_union
id|sh_x_tag4_u
(brace
DECL|member|sh_x_tag4_regval
id|mmr_t
id|sh_x_tag4_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag4_s
)brace
id|sh_x_tag4_s
suffix:semicolon
DECL|typedef|sh_x_tag4_u_t
)brace
id|sh_x_tag4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag4_u
r_typedef
r_union
id|sh_x_tag4_u
(brace
DECL|member|sh_x_tag4_regval
id|mmr_t
id|sh_x_tag4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag4_s
)brace
id|sh_x_tag4_s
suffix:semicolon
DECL|typedef|sh_x_tag4_u_t
)brace
id|sh_x_tag4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG5&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag5_u
r_typedef
r_union
id|sh_x_tag5_u
(brace
DECL|member|sh_x_tag5_regval
id|mmr_t
id|sh_x_tag5_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag5_s
)brace
id|sh_x_tag5_s
suffix:semicolon
DECL|typedef|sh_x_tag5_u_t
)brace
id|sh_x_tag5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag5_u
r_typedef
r_union
id|sh_x_tag5_u
(brace
DECL|member|sh_x_tag5_regval
id|mmr_t
id|sh_x_tag5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag5_s
)brace
id|sh_x_tag5_s
suffix:semicolon
DECL|typedef|sh_x_tag5_u_t
)brace
id|sh_x_tag5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG6&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag6_u
r_typedef
r_union
id|sh_x_tag6_u
(brace
DECL|member|sh_x_tag6_regval
id|mmr_t
id|sh_x_tag6_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag6_s
)brace
id|sh_x_tag6_s
suffix:semicolon
DECL|typedef|sh_x_tag6_u_t
)brace
id|sh_x_tag6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag6_u
r_typedef
r_union
id|sh_x_tag6_u
(brace
DECL|member|sh_x_tag6_regval
id|mmr_t
id|sh_x_tag6_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag6_s
)brace
id|sh_x_tag6_s
suffix:semicolon
DECL|typedef|sh_x_tag6_u_t
)brace
id|sh_x_tag6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_X_TAG7&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag7_u
r_typedef
r_union
id|sh_x_tag7_u
(brace
DECL|member|sh_x_tag7_regval
id|mmr_t
id|sh_x_tag7_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_x_tag7_s
)brace
id|sh_x_tag7_s
suffix:semicolon
DECL|typedef|sh_x_tag7_u_t
)brace
id|sh_x_tag7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag7_u
r_typedef
r_union
id|sh_x_tag7_u
(brace
DECL|member|sh_x_tag7_regval
id|mmr_t
id|sh_x_tag7_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_x_tag7_s
)brace
id|sh_x_tag7_s
suffix:semicolon
DECL|typedef|sh_x_tag7_u_t
)brace
id|sh_x_tag7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG0&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag0_u
r_typedef
r_union
id|sh_y_tag0_u
(brace
DECL|member|sh_y_tag0_regval
id|mmr_t
id|sh_y_tag0_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag0_s
)brace
id|sh_y_tag0_s
suffix:semicolon
DECL|typedef|sh_y_tag0_u_t
)brace
id|sh_y_tag0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag0_u
r_typedef
r_union
id|sh_y_tag0_u
(brace
DECL|member|sh_y_tag0_regval
id|mmr_t
id|sh_y_tag0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag0_s
)brace
id|sh_y_tag0_s
suffix:semicolon
DECL|typedef|sh_y_tag0_u_t
)brace
id|sh_y_tag0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG1&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag1_u
r_typedef
r_union
id|sh_y_tag1_u
(brace
DECL|member|sh_y_tag1_regval
id|mmr_t
id|sh_y_tag1_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag1_s
)brace
id|sh_y_tag1_s
suffix:semicolon
DECL|typedef|sh_y_tag1_u_t
)brace
id|sh_y_tag1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag1_u
r_typedef
r_union
id|sh_y_tag1_u
(brace
DECL|member|sh_y_tag1_regval
id|mmr_t
id|sh_y_tag1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag1_s
)brace
id|sh_y_tag1_s
suffix:semicolon
DECL|typedef|sh_y_tag1_u_t
)brace
id|sh_y_tag1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG2&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag2_u
r_typedef
r_union
id|sh_y_tag2_u
(brace
DECL|member|sh_y_tag2_regval
id|mmr_t
id|sh_y_tag2_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag2_s
)brace
id|sh_y_tag2_s
suffix:semicolon
DECL|typedef|sh_y_tag2_u_t
)brace
id|sh_y_tag2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag2_u
r_typedef
r_union
id|sh_y_tag2_u
(brace
DECL|member|sh_y_tag2_regval
id|mmr_t
id|sh_y_tag2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag2_s
)brace
id|sh_y_tag2_s
suffix:semicolon
DECL|typedef|sh_y_tag2_u_t
)brace
id|sh_y_tag2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG3&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag3_u
r_typedef
r_union
id|sh_y_tag3_u
(brace
DECL|member|sh_y_tag3_regval
id|mmr_t
id|sh_y_tag3_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag3_s
)brace
id|sh_y_tag3_s
suffix:semicolon
DECL|typedef|sh_y_tag3_u_t
)brace
id|sh_y_tag3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag3_u
r_typedef
r_union
id|sh_y_tag3_u
(brace
DECL|member|sh_y_tag3_regval
id|mmr_t
id|sh_y_tag3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag3_s
)brace
id|sh_y_tag3_s
suffix:semicolon
DECL|typedef|sh_y_tag3_u_t
)brace
id|sh_y_tag3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG4&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag4_u
r_typedef
r_union
id|sh_y_tag4_u
(brace
DECL|member|sh_y_tag4_regval
id|mmr_t
id|sh_y_tag4_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag4_s
)brace
id|sh_y_tag4_s
suffix:semicolon
DECL|typedef|sh_y_tag4_u_t
)brace
id|sh_y_tag4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag4_u
r_typedef
r_union
id|sh_y_tag4_u
(brace
DECL|member|sh_y_tag4_regval
id|mmr_t
id|sh_y_tag4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag4_s
)brace
id|sh_y_tag4_s
suffix:semicolon
DECL|typedef|sh_y_tag4_u_t
)brace
id|sh_y_tag4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG5&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag5_u
r_typedef
r_union
id|sh_y_tag5_u
(brace
DECL|member|sh_y_tag5_regval
id|mmr_t
id|sh_y_tag5_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag5_s
)brace
id|sh_y_tag5_s
suffix:semicolon
DECL|typedef|sh_y_tag5_u_t
)brace
id|sh_y_tag5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag5_u
r_typedef
r_union
id|sh_y_tag5_u
(brace
DECL|member|sh_y_tag5_regval
id|mmr_t
id|sh_y_tag5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag5_s
)brace
id|sh_y_tag5_s
suffix:semicolon
DECL|typedef|sh_y_tag5_u_t
)brace
id|sh_y_tag5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG6&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag6_u
r_typedef
r_union
id|sh_y_tag6_u
(brace
DECL|member|sh_y_tag6_regval
id|mmr_t
id|sh_y_tag6_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag6_s
)brace
id|sh_y_tag6_s
suffix:semicolon
DECL|typedef|sh_y_tag6_u_t
)brace
id|sh_y_tag6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag6_u
r_typedef
r_union
id|sh_y_tag6_u
(brace
DECL|member|sh_y_tag6_regval
id|mmr_t
id|sh_y_tag6_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag6_s
)brace
id|sh_y_tag6_s
suffix:semicolon
DECL|typedef|sh_y_tag6_u_t
)brace
id|sh_y_tag6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                         Register &quot;SH_Y_TAG7&quot;                         */
multiline_comment|/*                           AC tag Registers                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag7_u
r_typedef
r_union
id|sh_y_tag7_u
(brace
DECL|member|sh_y_tag7_regval
id|mmr_t
id|sh_y_tag7_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|sh_y_tag7_s
)brace
id|sh_y_tag7_s
suffix:semicolon
DECL|typedef|sh_y_tag7_u_t
)brace
id|sh_y_tag7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag7_u
r_typedef
r_union
id|sh_y_tag7_u
(brace
DECL|member|sh_y_tag7_regval
id|mmr_t
id|sh_y_tag7_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|44
suffix:semicolon
DECL|member|tag
id|mmr_t
id|tag
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_y_tag7_s
)brace
id|sh_y_tag7_s
suffix:semicolon
DECL|typedef|sh_y_tag7_u_t
)brace
id|sh_y_tag7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_MMRBIST_BASE&quot;                      */
multiline_comment|/*                        mmr/bist base address                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mmrbist_base_u
r_typedef
r_union
id|sh_mmrbist_base_u
(brace
DECL|member|sh_mmrbist_base_regval
id|mmr_t
id|sh_mmrbist_base_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dword_addr
id|mmr_t
id|dword_addr
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_mmrbist_base_s
)brace
id|sh_mmrbist_base_s
suffix:semicolon
DECL|typedef|sh_mmrbist_base_u_t
)brace
id|sh_mmrbist_base_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mmrbist_base_u
r_typedef
r_union
id|sh_mmrbist_base_u
(brace
DECL|member|sh_mmrbist_base_regval
id|mmr_t
id|sh_mmrbist_base_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|14
suffix:semicolon
DECL|member|dword_addr
id|mmr_t
id|dword_addr
suffix:colon
l_int|47
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_mmrbist_base_s
)brace
id|sh_mmrbist_base_s
suffix:semicolon
DECL|typedef|sh_mmrbist_base_u_t
)brace
id|sh_mmrbist_base_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_MMRBIST_CTL&quot;                       */
multiline_comment|/*                          Bist base address                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mmrbist_ctl_u
r_typedef
r_union
id|sh_mmrbist_ctl_u
(brace
DECL|member|sh_mmrbist_ctl_regval
id|mmr_t
id|sh_mmrbist_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|block_length
id|mmr_t
id|block_length
suffix:colon
l_int|31
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|in_progress
id|mmr_t
id|in_progress
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fail
id|mmr_t
id|fail
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_idle
id|mmr_t
id|mem_idle
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reset_state
id|mmr_t
id|reset_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|19
suffix:semicolon
DECL|member|sh_mmrbist_ctl_s
)brace
id|sh_mmrbist_ctl_s
suffix:semicolon
DECL|typedef|sh_mmrbist_ctl_u_t
)brace
id|sh_mmrbist_ctl_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mmrbist_ctl_u
r_typedef
r_union
id|sh_mmrbist_ctl_u
(brace
DECL|member|sh_mmrbist_ctl_regval
id|mmr_t
id|sh_mmrbist_ctl_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|19
suffix:semicolon
DECL|member|reset_state
id|mmr_t
id|reset_state
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mem_idle
id|mmr_t
id|mem_idle
suffix:colon
l_int|1
suffix:semicolon
DECL|member|fail
id|mmr_t
id|fail
suffix:colon
l_int|1
suffix:semicolon
DECL|member|in_progress
id|mmr_t
id|in_progress
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|block_length
id|mmr_t
id|block_length
suffix:colon
l_int|31
suffix:semicolon
DECL|member|sh_mmrbist_ctl_s
)brace
id|sh_mmrbist_ctl_s
suffix:semicolon
DECL|typedef|sh_mmrbist_ctl_u_t
)brace
id|sh_mmrbist_ctl_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MD_DBUG_DATA_CFG&quot;                    */
multiline_comment|/*                configuration for md debug data muxes                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dbug_data_cfg_u
r_typedef
r_union
id|sh_md_dbug_data_cfg_u
(brace
DECL|member|sh_md_dbug_data_cfg_regval
id|mmr_t
id|sh_md_dbug_data_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet
id|mmr_t
id|nibble0_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble
id|mmr_t
id|nibble0_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet
id|mmr_t
id|nibble1_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble
id|mmr_t
id|nibble1_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet
id|mmr_t
id|nibble2_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble
id|mmr_t
id|nibble2_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet
id|mmr_t
id|nibble3_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble
id|mmr_t
id|nibble3_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet
id|mmr_t
id|nibble4_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble
id|mmr_t
id|nibble4_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet
id|mmr_t
id|nibble5_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble
id|mmr_t
id|nibble5_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet
id|mmr_t
id|nibble6_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble
id|mmr_t
id|nibble6_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet
id|mmr_t
id|nibble7_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble
id|mmr_t
id|nibble7_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dbug_data_cfg_s
)brace
id|sh_md_dbug_data_cfg_s
suffix:semicolon
DECL|typedef|sh_md_dbug_data_cfg_u_t
)brace
id|sh_md_dbug_data_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dbug_data_cfg_u
r_typedef
r_union
id|sh_md_dbug_data_cfg_u
(brace
DECL|member|sh_md_dbug_data_cfg_regval
id|mmr_t
id|sh_md_dbug_data_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_15
id|mmr_t
id|reserved_15
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble
id|mmr_t
id|nibble7_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet
id|mmr_t
id|nibble7_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble
id|mmr_t
id|nibble6_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet
id|mmr_t
id|nibble6_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble
id|mmr_t
id|nibble5_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet
id|mmr_t
id|nibble5_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble
id|mmr_t
id|nibble4_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet
id|mmr_t
id|nibble4_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble
id|mmr_t
id|nibble3_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet
id|mmr_t
id|nibble3_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble
id|mmr_t
id|nibble2_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet
id|mmr_t
id|nibble2_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble
id|mmr_t
id|nibble1_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet
id|mmr_t
id|nibble1_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble
id|mmr_t
id|nibble0_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet
id|mmr_t
id|nibble0_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_md_dbug_data_cfg_s
)brace
id|sh_md_dbug_data_cfg_s
suffix:semicolon
DECL|typedef|sh_md_dbug_data_cfg_u_t
)brace
id|sh_md_dbug_data_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DBUG_TRIGGER_CFG&quot;                   */
multiline_comment|/*                 configuration for md debug triggers                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dbug_trigger_cfg_u
r_typedef
r_union
id|sh_md_dbug_trigger_cfg_u
(brace
DECL|member|sh_md_dbug_trigger_cfg_regval
id|mmr_t
id|sh_md_dbug_trigger_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_chiplet
id|mmr_t
id|nibble0_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble
id|mmr_t
id|nibble0_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet
id|mmr_t
id|nibble1_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble
id|mmr_t
id|nibble1_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet
id|mmr_t
id|nibble2_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble
id|mmr_t
id|nibble2_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet
id|mmr_t
id|nibble3_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble
id|mmr_t
id|nibble3_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet
id|mmr_t
id|nibble4_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble
id|mmr_t
id|nibble4_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet
id|mmr_t
id|nibble5_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble
id|mmr_t
id|nibble5_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet
id|mmr_t
id|nibble6_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble
id|mmr_t
id|nibble6_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet
id|mmr_t
id|nibble7_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble
id|mmr_t
id|nibble7_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dbug_trigger_cfg_s
)brace
id|sh_md_dbug_trigger_cfg_s
suffix:semicolon
DECL|typedef|sh_md_dbug_trigger_cfg_u_t
)brace
id|sh_md_dbug_trigger_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dbug_trigger_cfg_u
r_typedef
r_union
id|sh_md_dbug_trigger_cfg_u
(brace
DECL|member|sh_md_dbug_trigger_cfg_regval
id|mmr_t
id|sh_md_dbug_trigger_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|enable
id|mmr_t
id|enable
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_nibble
id|mmr_t
id|nibble7_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_14
id|mmr_t
id|reserved_14
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_chiplet
id|mmr_t
id|nibble7_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_13
id|mmr_t
id|reserved_13
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_nibble
id|mmr_t
id|nibble6_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_12
id|mmr_t
id|reserved_12
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_chiplet
id|mmr_t
id|nibble6_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_11
id|mmr_t
id|reserved_11
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_nibble
id|mmr_t
id|nibble5_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_10
id|mmr_t
id|reserved_10
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_chiplet
id|mmr_t
id|nibble5_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_9
id|mmr_t
id|reserved_9
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_nibble
id|mmr_t
id|nibble4_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_8
id|mmr_t
id|reserved_8
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_chiplet
id|mmr_t
id|nibble4_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_nibble
id|mmr_t
id|nibble3_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_chiplet
id|mmr_t
id|nibble3_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_nibble
id|mmr_t
id|nibble2_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_chiplet
id|mmr_t
id|nibble2_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_nibble
id|mmr_t
id|nibble1_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_chiplet
id|mmr_t
id|nibble1_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_nibble
id|mmr_t
id|nibble0_nibble
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_chiplet
id|mmr_t
id|nibble0_chiplet
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_md_dbug_trigger_cfg_s
)brace
id|sh_md_dbug_trigger_cfg_s
suffix:semicolon
DECL|typedef|sh_md_dbug_trigger_cfg_u_t
)brace
id|sh_md_dbug_trigger_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MD_DBUG_COMPARE&quot;                     */
multiline_comment|/*                  md debug compare pattern and mask                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dbug_compare_u
r_typedef
r_union
id|sh_md_dbug_compare_u
(brace
DECL|member|sh_md_dbug_compare_regval
id|mmr_t
id|sh_md_dbug_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dbug_compare_s
)brace
id|sh_md_dbug_compare_s
suffix:semicolon
DECL|typedef|sh_md_dbug_compare_u_t
)brace
id|sh_md_dbug_compare_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dbug_compare_u
r_typedef
r_union
id|sh_md_dbug_compare_u
(brace
DECL|member|sh_md_dbug_compare_regval
id|mmr_t
id|sh_md_dbug_compare_regval
suffix:semicolon
r_struct
(brace
DECL|member|mask
id|mmr_t
id|mask
suffix:colon
l_int|32
suffix:semicolon
DECL|member|pattern
id|mmr_t
id|pattern
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dbug_compare_s
)brace
id|sh_md_dbug_compare_s
suffix:semicolon
DECL|typedef|sh_md_dbug_compare_u_t
)brace
id|sh_md_dbug_compare_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_X_MOD_DBUG_SEL&quot;                     */
multiline_comment|/*                         MD acx debug select                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_mod_dbug_sel_u
r_typedef
r_union
id|sh_x_mod_dbug_sel_u
(brace
DECL|member|sh_x_mod_dbug_sel_regval
id|mmr_t
id|sh_x_mod_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag_sel
id|mmr_t
id|tag_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|wbq_sel
id|mmr_t
id|wbq_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|arb_sel
id|mmr_t
id|arb_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|atl_sel
id|mmr_t
id|atl_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|atr_sel
id|mmr_t
id|atr_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|dql_sel
id|mmr_t
id|dql_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dqr_sel
id|mmr_t
id|dqr_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_x_mod_dbug_sel_s
)brace
id|sh_x_mod_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_x_mod_dbug_sel_u_t
)brace
id|sh_x_mod_dbug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_mod_dbug_sel_u
r_typedef
r_union
id|sh_x_mod_dbug_sel_u
(brace
DECL|member|sh_x_mod_dbug_sel_regval
id|mmr_t
id|sh_x_mod_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dqr_sel
id|mmr_t
id|dqr_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dql_sel
id|mmr_t
id|dql_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|atr_sel
id|mmr_t
id|atr_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|atl_sel
id|mmr_t
id|atl_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|arb_sel
id|mmr_t
id|arb_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|wbq_sel
id|mmr_t
id|wbq_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|tag_sel
id|mmr_t
id|tag_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_x_mod_dbug_sel_s
)brace
id|sh_x_mod_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_x_mod_dbug_sel_u_t
)brace
id|sh_x_mod_dbug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_X_DBUG_SEL&quot;                       */
multiline_comment|/*                         MD acx debug select                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_dbug_sel_u
r_typedef
r_union
id|sh_x_dbug_sel_u
(brace
DECL|member|sh_x_dbug_sel_regval
id|mmr_t
id|sh_x_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|dbg_sel
id|mmr_t
id|dbg_sel
suffix:colon
l_int|24
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_x_dbug_sel_s
)brace
id|sh_x_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_x_dbug_sel_u_t
)brace
id|sh_x_dbug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_dbug_sel_u
r_typedef
r_union
id|sh_x_dbug_sel_u
(brace
DECL|member|sh_x_dbug_sel_regval
id|mmr_t
id|sh_x_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|dbg_sel
id|mmr_t
id|dbg_sel
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_x_dbug_sel_s
)brace
id|sh_x_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_x_dbug_sel_u_t
)brace
id|sh_x_dbug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_X_LADDR_CMP&quot;                       */
multiline_comment|/*                        MD acx address compare                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_laddr_cmp_u
r_typedef
r_union
id|sh_x_laddr_cmp_u
(brace
DECL|member|sh_x_laddr_cmp_regval
id|mmr_t
id|sh_x_laddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_x_laddr_cmp_s
)brace
id|sh_x_laddr_cmp_s
suffix:semicolon
DECL|typedef|sh_x_laddr_cmp_u_t
)brace
id|sh_x_laddr_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_laddr_cmp_u
r_typedef
r_union
id|sh_x_laddr_cmp_u
(brace
DECL|member|sh_x_laddr_cmp_regval
id|mmr_t
id|sh_x_laddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_x_laddr_cmp_s
)brace
id|sh_x_laddr_cmp_s
suffix:semicolon
DECL|typedef|sh_x_laddr_cmp_u_t
)brace
id|sh_x_laddr_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_X_RADDR_CMP&quot;                       */
multiline_comment|/*                        MD acx address compare                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_raddr_cmp_u
r_typedef
r_union
id|sh_x_raddr_cmp_u
(brace
DECL|member|sh_x_raddr_cmp_regval
id|mmr_t
id|sh_x_raddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_x_raddr_cmp_s
)brace
id|sh_x_raddr_cmp_s
suffix:semicolon
DECL|typedef|sh_x_raddr_cmp_u_t
)brace
id|sh_x_raddr_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_raddr_cmp_u
r_typedef
r_union
id|sh_x_raddr_cmp_u
(brace
DECL|member|sh_x_raddr_cmp_regval
id|mmr_t
id|sh_x_raddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_x_raddr_cmp_s
)brace
id|sh_x_raddr_cmp_s
suffix:semicolon
DECL|typedef|sh_x_raddr_cmp_u_t
)brace
id|sh_x_raddr_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_X_TAG_CMP&quot;                        */
multiline_comment|/*                        MD acx tagmgr compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag_cmp_u
r_typedef
r_union
id|sh_x_tag_cmp_u
(brace
DECL|member|sh_x_tag_cmp_regval
id|mmr_t
id|sh_x_tag_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_x_tag_cmp_s
)brace
id|sh_x_tag_cmp_s
suffix:semicolon
DECL|typedef|sh_x_tag_cmp_u_t
)brace
id|sh_x_tag_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag_cmp_u
r_typedef
r_union
id|sh_x_tag_cmp_u
(brace
DECL|member|sh_x_tag_cmp_regval
id|mmr_t
id|sh_x_tag_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_x_tag_cmp_s
)brace
id|sh_x_tag_cmp_s
suffix:semicolon
DECL|typedef|sh_x_tag_cmp_u_t
)brace
id|sh_x_tag_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_X_TAG_MASK&quot;                       */
multiline_comment|/*                          MD acx tagmgr mask                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_x_tag_mask_u
r_typedef
r_union
id|sh_x_tag_mask_u
(brace
DECL|member|sh_x_tag_mask_regval
id|mmr_t
id|sh_x_tag_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_x_tag_mask_s
)brace
id|sh_x_tag_mask_s
suffix:semicolon
DECL|typedef|sh_x_tag_mask_u_t
)brace
id|sh_x_tag_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_x_tag_mask_u
r_typedef
r_union
id|sh_x_tag_mask_u
(brace
DECL|member|sh_x_tag_mask_regval
id|mmr_t
id|sh_x_tag_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_x_tag_mask_s
)brace
id|sh_x_tag_mask_s
suffix:semicolon
DECL|typedef|sh_x_tag_mask_u_t
)brace
id|sh_x_tag_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_Y_MOD_DBUG_SEL&quot;                     */
multiline_comment|/*                         MD acy debug select                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_mod_dbug_sel_u
r_typedef
r_union
id|sh_y_mod_dbug_sel_u
(brace
DECL|member|sh_y_mod_dbug_sel_regval
id|mmr_t
id|sh_y_mod_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|tag_sel
id|mmr_t
id|tag_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|wbq_sel
id|mmr_t
id|wbq_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|arb_sel
id|mmr_t
id|arb_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|atl_sel
id|mmr_t
id|atl_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|atr_sel
id|mmr_t
id|atr_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|dql_sel
id|mmr_t
id|dql_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dqr_sel
id|mmr_t
id|dqr_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_y_mod_dbug_sel_s
)brace
id|sh_y_mod_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_y_mod_dbug_sel_u_t
)brace
id|sh_y_mod_dbug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_mod_dbug_sel_u
r_typedef
r_union
id|sh_y_mod_dbug_sel_u
(brace
DECL|member|sh_y_mod_dbug_sel_regval
id|mmr_t
id|sh_y_mod_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dqr_sel
id|mmr_t
id|dqr_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|dql_sel
id|mmr_t
id|dql_sel
suffix:colon
l_int|6
suffix:semicolon
DECL|member|atr_sel
id|mmr_t
id|atr_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|atl_sel
id|mmr_t
id|atl_sel
suffix:colon
l_int|11
suffix:semicolon
DECL|member|arb_sel
id|mmr_t
id|arb_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|wbq_sel
id|mmr_t
id|wbq_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|tag_sel
id|mmr_t
id|tag_sel
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_y_mod_dbug_sel_s
)brace
id|sh_y_mod_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_y_mod_dbug_sel_u_t
)brace
id|sh_y_mod_dbug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_Y_DBUG_SEL&quot;                       */
multiline_comment|/*                         MD acy debug select                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_dbug_sel_u
r_typedef
r_union
id|sh_y_dbug_sel_u
(brace
DECL|member|sh_y_dbug_sel_regval
id|mmr_t
id|sh_y_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|dbg_sel
id|mmr_t
id|dbg_sel
suffix:colon
l_int|24
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_y_dbug_sel_s
)brace
id|sh_y_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_y_dbug_sel_u_t
)brace
id|sh_y_dbug_sel_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_dbug_sel_u
r_typedef
r_union
id|sh_y_dbug_sel_u
(brace
DECL|member|sh_y_dbug_sel_regval
id|mmr_t
id|sh_y_dbug_sel_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|40
suffix:semicolon
DECL|member|dbg_sel
id|mmr_t
id|dbg_sel
suffix:colon
l_int|24
suffix:semicolon
DECL|member|sh_y_dbug_sel_s
)brace
id|sh_y_dbug_sel_s
suffix:semicolon
DECL|typedef|sh_y_dbug_sel_u_t
)brace
id|sh_y_dbug_sel_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_Y_LADDR_CMP&quot;                       */
multiline_comment|/*                        MD acy address compare                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_laddr_cmp_u
r_typedef
r_union
id|sh_y_laddr_cmp_u
(brace
DECL|member|sh_y_laddr_cmp_regval
id|mmr_t
id|sh_y_laddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_y_laddr_cmp_s
)brace
id|sh_y_laddr_cmp_s
suffix:semicolon
DECL|typedef|sh_y_laddr_cmp_u_t
)brace
id|sh_y_laddr_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_laddr_cmp_u
r_typedef
r_union
id|sh_y_laddr_cmp_u
(brace
DECL|member|sh_y_laddr_cmp_regval
id|mmr_t
id|sh_y_laddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_y_laddr_cmp_s
)brace
id|sh_y_laddr_cmp_s
suffix:semicolon
DECL|typedef|sh_y_laddr_cmp_u_t
)brace
id|sh_y_laddr_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                      Register &quot;SH_Y_RADDR_CMP&quot;                       */
multiline_comment|/*                        MD acy address compare                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_raddr_cmp_u
r_typedef
r_union
id|sh_y_raddr_cmp_u
(brace
DECL|member|sh_y_raddr_cmp_regval
id|mmr_t
id|sh_y_raddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_y_raddr_cmp_s
)brace
id|sh_y_raddr_cmp_s
suffix:semicolon
DECL|typedef|sh_y_raddr_cmp_u_t
)brace
id|sh_y_raddr_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_raddr_cmp_u
r_typedef
r_union
id|sh_y_raddr_cmp_u
(brace
DECL|member|sh_y_raddr_cmp_regval
id|mmr_t
id|sh_y_raddr_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|4
suffix:semicolon
DECL|member|mask_val
id|mmr_t
id|mask_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|cmp_val
id|mmr_t
id|cmp_val
suffix:colon
l_int|28
suffix:semicolon
DECL|member|sh_y_raddr_cmp_s
)brace
id|sh_y_raddr_cmp_s
suffix:semicolon
DECL|typedef|sh_y_raddr_cmp_u_t
)brace
id|sh_y_raddr_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_Y_TAG_CMP&quot;                        */
multiline_comment|/*                        MD acy tagmgr compare                         */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag_cmp_u
r_typedef
r_union
id|sh_y_tag_cmp_u
(brace
DECL|member|sh_y_tag_cmp_regval
id|mmr_t
id|sh_y_tag_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_y_tag_cmp_s
)brace
id|sh_y_tag_cmp_s
suffix:semicolon
DECL|typedef|sh_y_tag_cmp_u_t
)brace
id|sh_y_tag_cmp_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag_cmp_u
r_typedef
r_union
id|sh_y_tag_cmp_u
(brace
DECL|member|sh_y_tag_cmp_regval
id|mmr_t
id|sh_y_tag_cmp_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_y_tag_cmp_s
)brace
id|sh_y_tag_cmp_s
suffix:semicolon
DECL|typedef|sh_y_tag_cmp_u_t
)brace
id|sh_y_tag_cmp_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                       Register &quot;SH_Y_TAG_MASK&quot;                       */
multiline_comment|/*                          MD acy tagmgr mask                          */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_y_tag_mask_u
r_typedef
r_union
id|sh_y_tag_mask_u
(brace
DECL|member|sh_y_tag_mask_regval
id|mmr_t
id|sh_y_tag_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|sh_y_tag_mask_s
)brace
id|sh_y_tag_mask_s
suffix:semicolon
DECL|typedef|sh_y_tag_mask_u_t
)brace
id|sh_y_tag_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_y_tag_mask_u
r_typedef
r_union
id|sh_y_tag_mask_u
(brace
DECL|member|sh_y_tag_mask_regval
id|mmr_t
id|sh_y_tag_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|9
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_y_tag_mask_s
)brace
id|sh_y_tag_mask_s
suffix:semicolon
DECL|typedef|sh_y_tag_mask_u_t
)brace
id|sh_y_tag_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_JNR_DBUG_DATA_CFG&quot;                  */
multiline_comment|/*              configuration for md jnr debug data muxes               */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_jnr_dbug_data_cfg_u
r_typedef
r_union
id|sh_md_jnr_dbug_data_cfg_u
(brace
DECL|member|sh_md_jnr_dbug_data_cfg_regval
id|mmr_t
id|sh_md_jnr_dbug_data_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|nibble0_sel
id|mmr_t
id|nibble0_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_sel
id|mmr_t
id|nibble1_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_sel
id|mmr_t
id|nibble2_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_sel
id|mmr_t
id|nibble3_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_sel
id|mmr_t
id|nibble4_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_sel
id|mmr_t
id|nibble5_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_sel
id|mmr_t
id|nibble6_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble7_sel
id|mmr_t
id|nibble7_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|33
suffix:semicolon
DECL|member|sh_md_jnr_dbug_data_cfg_s
)brace
id|sh_md_jnr_dbug_data_cfg_s
suffix:semicolon
DECL|typedef|sh_md_jnr_dbug_data_cfg_u_t
)brace
id|sh_md_jnr_dbug_data_cfg_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_jnr_dbug_data_cfg_u
r_typedef
r_union
id|sh_md_jnr_dbug_data_cfg_u
(brace
DECL|member|sh_md_jnr_dbug_data_cfg_regval
id|mmr_t
id|sh_md_jnr_dbug_data_cfg_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_7
id|mmr_t
id|reserved_7
suffix:colon
l_int|33
suffix:semicolon
DECL|member|nibble7_sel
id|mmr_t
id|nibble7_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_6
id|mmr_t
id|reserved_6
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble6_sel
id|mmr_t
id|nibble6_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_5
id|mmr_t
id|reserved_5
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble5_sel
id|mmr_t
id|nibble5_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble4_sel
id|mmr_t
id|nibble4_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble3_sel
id|mmr_t
id|nibble3_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble2_sel
id|mmr_t
id|nibble2_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble1_sel
id|mmr_t
id|nibble1_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|nibble0_sel
id|mmr_t
id|nibble0_sel
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_md_jnr_dbug_data_cfg_s
)brace
id|sh_md_jnr_dbug_data_cfg_s
suffix:semicolon
DECL|typedef|sh_md_jnr_dbug_data_cfg_u_t
)brace
id|sh_md_jnr_dbug_data_cfg_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                     Register &quot;SH_MD_LAST_CREDIT&quot;                     */
multiline_comment|/*                 captures last credit values on reset                 */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_last_credit_u
r_typedef
r_union
id|sh_md_last_credit_u
(brace
DECL|member|sh_md_last_credit_regval
id|mmr_t
id|sh_md_last_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|rq_to_pi
id|mmr_t
id|rq_to_pi
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rp_to_pi
id|mmr_t
id|rp_to_pi
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rq_to_xn
id|mmr_t
id|rq_to_xn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rp_to_xn
id|mmr_t
id|rp_to_xn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|to_lb
id|mmr_t
id|to_lb
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_last_credit_s
)brace
id|sh_md_last_credit_s
suffix:semicolon
DECL|typedef|sh_md_last_credit_u_t
)brace
id|sh_md_last_credit_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_last_credit_u
r_typedef
r_union
id|sh_md_last_credit_u
(brace
DECL|member|sh_md_last_credit_regval
id|mmr_t
id|sh_md_last_credit_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_4
id|mmr_t
id|reserved_4
suffix:colon
l_int|26
suffix:semicolon
DECL|member|to_lb
id|mmr_t
id|to_lb
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_3
id|mmr_t
id|reserved_3
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rp_to_xn
id|mmr_t
id|rp_to_xn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rq_to_xn
id|mmr_t
id|rq_to_xn
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rp_to_pi
id|mmr_t
id|rp_to_pi
suffix:colon
l_int|6
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|2
suffix:semicolon
DECL|member|rq_to_pi
id|mmr_t
id|rq_to_pi
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_md_last_credit_s
)brace
id|sh_md_last_credit_s
suffix:semicolon
DECL|typedef|sh_md_last_credit_u_t
)brace
id|sh_md_last_credit_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MEM_CAPTURE_ADDR&quot;                    */
multiline_comment|/*                   Address capture address register                   */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_capture_addr_u
r_typedef
r_union
id|sh_mem_capture_addr_u
(brace
DECL|member|sh_mem_capture_addr_regval
id|mmr_t
id|sh_mem_capture_addr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|20
suffix:semicolon
DECL|member|sh_mem_capture_addr_s
)brace
id|sh_mem_capture_addr_s
suffix:semicolon
DECL|typedef|sh_mem_capture_addr_u_t
)brace
id|sh_mem_capture_addr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_capture_addr_u
r_typedef
r_union
id|sh_mem_capture_addr_u
(brace
DECL|member|sh_mem_capture_addr_regval
id|mmr_t
id|sh_mem_capture_addr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|20
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_mem_capture_addr_s
)brace
id|sh_mem_capture_addr_s
suffix:semicolon
DECL|typedef|sh_mem_capture_addr_u_t
)brace
id|sh_mem_capture_addr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MEM_CAPTURE_MASK&quot;                    */
multiline_comment|/*                    Address capture mask register                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_capture_mask_u
r_typedef
r_union
id|sh_mem_capture_mask_u
(brace
DECL|member|sh_mem_capture_mask_regval
id|mmr_t
id|sh_mem_capture_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|enable_local
id|mmr_t
id|enable_local
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_remote
id|mmr_t
id|enable_remote
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|18
suffix:semicolon
DECL|member|sh_mem_capture_mask_s
)brace
id|sh_mem_capture_mask_s
suffix:semicolon
DECL|typedef|sh_mem_capture_mask_u_t
)brace
id|sh_mem_capture_mask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_capture_mask_u
r_typedef
r_union
id|sh_mem_capture_mask_u
(brace
DECL|member|sh_mem_capture_mask_regval
id|mmr_t
id|sh_mem_capture_mask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|18
suffix:semicolon
DECL|member|enable_remote
id|mmr_t
id|enable_remote
suffix:colon
l_int|1
suffix:semicolon
DECL|member|enable_local
id|mmr_t
id|enable_local
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_mem_capture_mask_s
)brace
id|sh_mem_capture_mask_s
suffix:semicolon
DECL|typedef|sh_mem_capture_mask_u_t
)brace
id|sh_mem_capture_mask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                    Register &quot;SH_MEM_CAPTURE_HDR&quot;                     */
multiline_comment|/*                   Address capture header register                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_mem_capture_hdr_u
r_typedef
r_union
id|sh_mem_capture_hdr_u
(brace
DECL|member|sh_mem_capture_hdr_regval
id|mmr_t
id|sh_mem_capture_hdr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cntr
id|mmr_t
id|cntr
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_mem_capture_hdr_s
)brace
id|sh_mem_capture_hdr_s
suffix:semicolon
DECL|typedef|sh_mem_capture_hdr_u_t
)brace
id|sh_mem_capture_hdr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_mem_capture_hdr_u
r_typedef
r_union
id|sh_mem_capture_hdr_u
(brace
DECL|member|sh_mem_capture_hdr_regval
id|mmr_t
id|sh_mem_capture_hdr_regval
suffix:semicolon
r_struct
(brace
DECL|member|cntr
id|mmr_t
id|cntr
suffix:colon
l_int|6
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|addr
id|mmr_t
id|addr
suffix:colon
l_int|33
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_mem_capture_hdr_s
)brace
id|sh_mem_capture_hdr_s
suffix:semicolon
DECL|typedef|sh_mem_capture_hdr_u_t
)brace
id|sh_mem_capture_hdr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQLP_MMR_DIR_CONFIG&quot;                 */
multiline_comment|/*                     DQ directory config register                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_config_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_config_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_config_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|sys_size
id|mmr_t
id|sys_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|en_direcc
id|mmr_t
id|en_direcc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|en_dirpois
id|mmr_t
id|en_dirpois
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_config_s
)brace
id|sh_md_dqlp_mmr_dir_config_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_config_u_t
)brace
id|sh_md_dqlp_mmr_dir_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_config_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_config_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_config_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|en_dirpois
id|mmr_t
id|en_dirpois
suffix:colon
l_int|1
suffix:semicolon
DECL|member|en_direcc
id|mmr_t
id|en_direcc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sys_size
id|mmr_t
id|sys_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_config_s
)brace
id|sh_md_dqlp_mmr_dir_config_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_config_u_t
)brace
id|sh_md_dqlp_mmr_dir_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRESVEC0&quot;                */
multiline_comment|/*                      node [63:0] presence bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_presvec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec0_s
)brace
id|sh_md_dqlp_mmr_dir_presvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_presvec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec0_s
)brace
id|sh_md_dqlp_mmr_dir_presvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRESVEC1&quot;                */
multiline_comment|/*                     node [127:64] presence bits                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_presvec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec1_s
)brace
id|sh_md_dqlp_mmr_dir_presvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_presvec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec1_s
)brace
id|sh_md_dqlp_mmr_dir_presvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRESVEC2&quot;                */
multiline_comment|/*                     node [191:128] presence bits                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_presvec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec2_s
)brace
id|sh_md_dqlp_mmr_dir_presvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_presvec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec2_s
)brace
id|sh_md_dqlp_mmr_dir_presvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRESVEC3&quot;                */
multiline_comment|/*                     node [255:192] presence bits                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_presvec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec3_s
)brace
id|sh_md_dqlp_mmr_dir_presvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_presvec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_presvec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_presvec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_presvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_presvec3_s
)brace
id|sh_md_dqlp_mmr_dir_presvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_presvec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_presvec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC0&quot;                 */
multiline_comment|/*                        local vector for acc=0                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec0_s
)brace
id|sh_md_dqlp_mmr_dir_locvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec0_s
)brace
id|sh_md_dqlp_mmr_dir_locvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC1&quot;                 */
multiline_comment|/*                        local vector for acc=1                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec1_s
)brace
id|sh_md_dqlp_mmr_dir_locvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec1_s
)brace
id|sh_md_dqlp_mmr_dir_locvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC2&quot;                 */
multiline_comment|/*                        local vector for acc=2                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec2_s
)brace
id|sh_md_dqlp_mmr_dir_locvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec2_s
)brace
id|sh_md_dqlp_mmr_dir_locvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC3&quot;                 */
multiline_comment|/*                        local vector for acc=3                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec3_s
)brace
id|sh_md_dqlp_mmr_dir_locvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec3_s
)brace
id|sh_md_dqlp_mmr_dir_locvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC4&quot;                 */
multiline_comment|/*                        local vector for acc=4                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec4_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec4_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec4_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec4_s
)brace
id|sh_md_dqlp_mmr_dir_locvec4_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec4_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec4_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec4_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec4_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec4_s
)brace
id|sh_md_dqlp_mmr_dir_locvec4_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec4_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC5&quot;                 */
multiline_comment|/*                        local vector for acc=5                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec5_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec5_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec5_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec5_s
)brace
id|sh_md_dqlp_mmr_dir_locvec5_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec5_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec5_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec5_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec5_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec5_s
)brace
id|sh_md_dqlp_mmr_dir_locvec5_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec5_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC6&quot;                 */
multiline_comment|/*                        local vector for acc=6                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec6_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec6_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec6_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec6_s
)brace
id|sh_md_dqlp_mmr_dir_locvec6_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec6_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec6_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec6_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec6_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec6_s
)brace
id|sh_md_dqlp_mmr_dir_locvec6_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec6_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_LOCVEC7&quot;                 */
multiline_comment|/*                        local vector for acc=7                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_locvec7_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec7_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec7_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec7_s
)brace
id|sh_md_dqlp_mmr_dir_locvec7_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec7_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_locvec7_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_locvec7_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_locvec7_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_locvec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_locvec7_s
)brace
id|sh_md_dqlp_mmr_dir_locvec7_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_locvec7_u_t
)brace
id|sh_md_dqlp_mmr_dir_locvec7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC0&quot;                 */
multiline_comment|/*                      privilege vector for acc=0                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec0_s
)brace
id|sh_md_dqlp_mmr_dir_privec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec0_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec0_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec0_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec0_s
)brace
id|sh_md_dqlp_mmr_dir_privec0_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec0_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC1&quot;                 */
multiline_comment|/*                      privilege vector for acc=1                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec1_s
)brace
id|sh_md_dqlp_mmr_dir_privec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec1_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec1_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec1_s
)brace
id|sh_md_dqlp_mmr_dir_privec1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec1_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC2&quot;                 */
multiline_comment|/*                      privilege vector for acc=2                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec2_s
)brace
id|sh_md_dqlp_mmr_dir_privec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec2_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec2_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec2_s
)brace
id|sh_md_dqlp_mmr_dir_privec2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec2_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC3&quot;                 */
multiline_comment|/*                      privilege vector for acc=3                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec3_s
)brace
id|sh_md_dqlp_mmr_dir_privec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec3_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec3_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec3_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec3_s
)brace
id|sh_md_dqlp_mmr_dir_privec3_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec3_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC4&quot;                 */
multiline_comment|/*                      privilege vector for acc=4                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec4_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec4_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec4_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec4_s
)brace
id|sh_md_dqlp_mmr_dir_privec4_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec4_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec4_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec4_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec4_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec4_s
)brace
id|sh_md_dqlp_mmr_dir_privec4_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec4_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC5&quot;                 */
multiline_comment|/*                      privilege vector for acc=5                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec5_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec5_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec5_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec5_s
)brace
id|sh_md_dqlp_mmr_dir_privec5_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec5_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec5_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec5_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec5_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec5_s
)brace
id|sh_md_dqlp_mmr_dir_privec5_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec5_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC6&quot;                 */
multiline_comment|/*                      privilege vector for acc=6                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec6_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec6_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec6_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec6_s
)brace
id|sh_md_dqlp_mmr_dir_privec6_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec6_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec6_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec6_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec6_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec6_s
)brace
id|sh_md_dqlp_mmr_dir_privec6_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec6_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_PRIVEC7&quot;                 */
multiline_comment|/*                      privilege vector for acc=7                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_privec7_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec7_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec7_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec7_s
)brace
id|sh_md_dqlp_mmr_dir_privec7_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec7_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_privec7_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_privec7_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_privec7_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_privec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_privec7_s
)brace
id|sh_md_dqlp_mmr_dir_privec7_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_privec7_u_t
)brace
id|sh_md_dqlp_mmr_dir_privec7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQLP_MMR_DIR_TIMER&quot;                  */
multiline_comment|/*                            MD SXRO timer                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_timer_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_timer_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_timer_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_timer_regval
suffix:semicolon
r_struct
(brace
DECL|member|timer_div
id|mmr_t
id|timer_div
suffix:colon
l_int|12
suffix:semicolon
DECL|member|timer_en
id|mmr_t
id|timer_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|timer_cur
id|mmr_t
id|timer_cur
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_timer_s
)brace
id|sh_md_dqlp_mmr_dir_timer_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_timer_u_t
)brace
id|sh_md_dqlp_mmr_dir_timer_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_timer_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_timer_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_timer_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_timer_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|42
suffix:semicolon
DECL|member|timer_cur
id|mmr_t
id|timer_cur
suffix:colon
l_int|9
suffix:semicolon
DECL|member|timer_en
id|mmr_t
id|timer_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|timer_div
id|mmr_t
id|timer_div
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_timer_s
)brace
id|sh_md_dqlp_mmr_dir_timer_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_timer_u_t
)brace
id|sh_md_dqlp_mmr_dir_timer_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQLP_MMR_PIOWD_DIR_ENTRY&quot;               */
multiline_comment|/*                       directory pio write data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_piowd_dir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_piowd_dir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_piowd_dir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_piowd_dir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_piowd_dir_entry_s
)brace
id|sh_md_dqlp_mmr_piowd_dir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_piowd_dir_entry_u_t
)brace
id|sh_md_dqlp_mmr_piowd_dir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_piowd_dir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_piowd_dir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_piowd_dir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_piowd_dir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_piowd_dir_entry_s
)brace
id|sh_md_dqlp_mmr_piowd_dir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_piowd_dir_entry_u_t
)brace
id|sh_md_dqlp_mmr_piowd_dir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_MD_DQLP_MMR_PIOWD_DIR_ECC&quot;                */
multiline_comment|/*                        directory ecc register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_piowd_dir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_piowd_dir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_piowd_dir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_piowd_dir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_piowd_dir_ecc_s
)brace
id|sh_md_dqlp_mmr_piowd_dir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_piowd_dir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_piowd_dir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_piowd_dir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_piowd_dir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_piowd_dir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_piowd_dir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_piowd_dir_ecc_s
)brace
id|sh_md_dqlp_mmr_piowd_dir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_piowd_dir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_piowd_dir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MD_DQLP_MMR_XPIORD_XDIR_ENTRY&quot;              */
multiline_comment|/*                      x directory pio read data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xpiord_xdir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xpiord_xdir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_xpiord_xdir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_entry_s
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xpiord_xdir_entry_u_t
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xpiord_xdir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xpiord_xdir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_xpiord_xdir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_entry_s
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xpiord_xdir_entry_u_t
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQLP_MMR_XPIORD_XDIR_ECC&quot;               */
multiline_comment|/*                           x directory ecc                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xpiord_xdir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_ecc_s
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xpiord_xdir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xpiord_xdir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xpiord_xdir_ecc_s
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xpiord_xdir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_xpiord_xdir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MD_DQLP_MMR_YPIORD_YDIR_ENTRY&quot;              */
multiline_comment|/*                      y directory pio read data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ypiord_ydir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ypiord_ydir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_ypiord_ydir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_entry_s
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ypiord_ydir_entry_u_t
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ypiord_ydir_entry_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ypiord_ydir_entry_u
(brace
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_entry_regval
id|mmr_t
id|sh_md_dqlp_mmr_ypiord_ydir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_entry_s
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ypiord_ydir_entry_u_t
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQLP_MMR_YPIORD_YDIR_ECC&quot;               */
multiline_comment|/*                           y directory ecc                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ypiord_ydir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_ecc_s
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ypiord_ydir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ypiord_ydir_ecc_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_u
(brace
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_ecc_regval
id|mmr_t
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ypiord_ydir_ecc_s
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ypiord_ydir_ecc_u_t
)brace
id|sh_md_dqlp_mmr_ypiord_ydir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_XCERR1&quot;                   */
multiline_comment|/*              correctable dir ecc group 1 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xcerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xcerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_xcerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_xcerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xcerr1_s
)brace
id|sh_md_dqlp_mmr_xcerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xcerr1_u_t
)brace
id|sh_md_dqlp_mmr_xcerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xcerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xcerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_xcerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_xcerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xcerr1_s
)brace
id|sh_md_dqlp_mmr_xcerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xcerr1_u_t
)brace
id|sh_md_dqlp_mmr_xcerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_XCERR2&quot;                   */
multiline_comment|/*              correctable dir ecc group 2 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xcerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xcerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_xcerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_xcerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xcerr2_s
)brace
id|sh_md_dqlp_mmr_xcerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xcerr2_u_t
)brace
id|sh_md_dqlp_mmr_xcerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xcerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xcerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_xcerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_xcerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xcerr2_s
)brace
id|sh_md_dqlp_mmr_xcerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xcerr2_u_t
)brace
id|sh_md_dqlp_mmr_xcerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_XUERR1&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 1 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xuerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xuerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_xuerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_xuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xuerr1_s
)brace
id|sh_md_dqlp_mmr_xuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xuerr1_u_t
)brace
id|sh_md_dqlp_mmr_xuerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xuerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xuerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_xuerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_xuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xuerr1_s
)brace
id|sh_md_dqlp_mmr_xuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xuerr1_u_t
)brace
id|sh_md_dqlp_mmr_xuerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_XUERR2&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 2 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xuerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xuerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_xuerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_xuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xuerr2_s
)brace
id|sh_md_dqlp_mmr_xuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xuerr2_u_t
)brace
id|sh_md_dqlp_mmr_xuerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xuerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xuerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_xuerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_xuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xuerr2_s
)brace
id|sh_md_dqlp_mmr_xuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xuerr2_u_t
)brace
id|sh_md_dqlp_mmr_xuerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_XPERR&quot;                    */
multiline_comment|/*                       protocol error register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xperr_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xperr_u
(brace
DECL|member|sh_md_dqlp_mmr_xperr_regval
id|mmr_t
id|sh_md_dqlp_mmr_xperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xperr_s
)brace
id|sh_md_dqlp_mmr_xperr_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xperr_u_t
)brace
id|sh_md_dqlp_mmr_xperr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xperr_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xperr_u
(brace
DECL|member|sh_md_dqlp_mmr_xperr_regval
id|mmr_t
id|sh_md_dqlp_mmr_xperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xperr_s
)brace
id|sh_md_dqlp_mmr_xperr_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xperr_u_t
)brace
id|sh_md_dqlp_mmr_xperr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_YCERR1&quot;                   */
multiline_comment|/*              correctable dir ecc group 1 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ycerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ycerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_ycerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_ycerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ycerr1_s
)brace
id|sh_md_dqlp_mmr_ycerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ycerr1_u_t
)brace
id|sh_md_dqlp_mmr_ycerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ycerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ycerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_ycerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_ycerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ycerr1_s
)brace
id|sh_md_dqlp_mmr_ycerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ycerr1_u_t
)brace
id|sh_md_dqlp_mmr_ycerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_YCERR2&quot;                   */
multiline_comment|/*              correctable dir ecc group 2 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ycerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ycerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_ycerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_ycerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ycerr2_s
)brace
id|sh_md_dqlp_mmr_ycerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ycerr2_u_t
)brace
id|sh_md_dqlp_mmr_ycerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ycerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ycerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_ycerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_ycerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ycerr2_s
)brace
id|sh_md_dqlp_mmr_ycerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ycerr2_u_t
)brace
id|sh_md_dqlp_mmr_ycerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_YUERR1&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 1 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_yuerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yuerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_yuerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_yuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yuerr1_s
)brace
id|sh_md_dqlp_mmr_yuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yuerr1_u_t
)brace
id|sh_md_dqlp_mmr_yuerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_yuerr1_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yuerr1_u
(brace
DECL|member|sh_md_dqlp_mmr_yuerr1_regval
id|mmr_t
id|sh_md_dqlp_mmr_yuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yuerr1_s
)brace
id|sh_md_dqlp_mmr_yuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yuerr1_u_t
)brace
id|sh_md_dqlp_mmr_yuerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_YUERR2&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 2 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_yuerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yuerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_yuerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_yuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yuerr2_s
)brace
id|sh_md_dqlp_mmr_yuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yuerr2_u_t
)brace
id|sh_md_dqlp_mmr_yuerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_yuerr2_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yuerr2_u
(brace
DECL|member|sh_md_dqlp_mmr_yuerr2_regval
id|mmr_t
id|sh_md_dqlp_mmr_yuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yuerr2_s
)brace
id|sh_md_dqlp_mmr_yuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yuerr2_u_t
)brace
id|sh_md_dqlp_mmr_yuerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQLP_MMR_YPERR&quot;                    */
multiline_comment|/*                       protocol error register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_yperr_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yperr_u
(brace
DECL|member|sh_md_dqlp_mmr_yperr_regval
id|mmr_t
id|sh_md_dqlp_mmr_yperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yperr_s
)brace
id|sh_md_dqlp_mmr_yperr_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yperr_u_t
)brace
id|sh_md_dqlp_mmr_yperr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_yperr_u
r_typedef
r_union
id|sh_md_dqlp_mmr_yperr_u
(brace
DECL|member|sh_md_dqlp_mmr_yperr_regval
id|mmr_t
id|sh_md_dqlp_mmr_yperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_yperr_s
)brace
id|sh_md_dqlp_mmr_yperr_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_yperr_u_t
)brace
id|sh_md_dqlp_mmr_yperr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_CMDTRIG&quot;                 */
multiline_comment|/*                             cmd triggers                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_cmdtrig_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_cmdtrig_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_cmdtrig_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_cmdtrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd0
id|mmr_t
id|cmd0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd1
id|mmr_t
id|cmd1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd2
id|mmr_t
id|cmd2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd3
id|mmr_t
id|cmd3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_cmdtrig_s
)brace
id|sh_md_dqlp_mmr_dir_cmdtrig_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_cmdtrig_u_t
)brace
id|sh_md_dqlp_mmr_dir_cmdtrig_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_cmdtrig_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_cmdtrig_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_cmdtrig_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_cmdtrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|cmd3
id|mmr_t
id|cmd3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd2
id|mmr_t
id|cmd2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd1
id|mmr_t
id|cmd1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd0
id|mmr_t
id|cmd0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_cmdtrig_s
)brace
id|sh_md_dqlp_mmr_dir_cmdtrig_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_cmdtrig_u_t
)brace
id|sh_md_dqlp_mmr_dir_cmdtrig_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_TBLTRIG&quot;                 */
multiline_comment|/*                          dir table trigger                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_tbltrig_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_tbltrig_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_tbltrig_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_tbltrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_tbltrig_s
)brace
id|sh_md_dqlp_mmr_dir_tbltrig_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_tbltrig_u_t
)brace
id|sh_md_dqlp_mmr_dir_tbltrig_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_tbltrig_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_tbltrig_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_tbltrig_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_tbltrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_tbltrig_s
)brace
id|sh_md_dqlp_mmr_dir_tbltrig_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_tbltrig_u_t
)brace
id|sh_md_dqlp_mmr_dir_tbltrig_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_DIR_TBLMASK&quot;                 */
multiline_comment|/*                        dir table trigger mask                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_dir_tblmask_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_tblmask_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_tblmask_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_tblmask_regval
suffix:semicolon
r_struct
(brace
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_tblmask_s
)brace
id|sh_md_dqlp_mmr_dir_tblmask_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_tblmask_u_t
)brace
id|sh_md_dqlp_mmr_dir_tblmask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_dir_tblmask_u
r_typedef
r_union
id|sh_md_dqlp_mmr_dir_tblmask_u
(brace
DECL|member|sh_md_dqlp_mmr_dir_tblmask_regval
id|mmr_t
id|sh_md_dqlp_mmr_dir_tblmask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_dir_tblmask_s
)brace
id|sh_md_dqlp_mmr_dir_tblmask_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_dir_tblmask_u_t
)brace
id|sh_md_dqlp_mmr_dir_tblmask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLP_MMR_XBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_h_s
)brace
id|sh_md_dqlp_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_h_u_t
)brace
id|sh_md_dqlp_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_h_s
)brace
id|sh_md_dqlp_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_h_u_t
)brace
id|sh_md_dqlp_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLP_MMR_XBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_l_s
)brace
id|sh_md_dqlp_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_l_u_t
)brace
id|sh_md_dqlp_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_l_s
)brace
id|sh_md_dqlp_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_l_u_t
)brace
id|sh_md_dqlp_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_XBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_err_h_s
)brace
id|sh_md_dqlp_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqlp_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_err_h_s
)brace
id|sh_md_dqlp_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqlp_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_XBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_err_l_s
)brace
id|sh_md_dqlp_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqlp_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqlp_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_xbist_err_l_s
)brace
id|sh_md_dqlp_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqlp_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLP_MMR_YBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_h_s
)brace
id|sh_md_dqlp_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_h_u_t
)brace
id|sh_md_dqlp_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_h_s
)brace
id|sh_md_dqlp_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_h_u_t
)brace
id|sh_md_dqlp_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLP_MMR_YBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_l_s
)brace
id|sh_md_dqlp_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_l_u_t
)brace
id|sh_md_dqlp_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_l_s
)brace
id|sh_md_dqlp_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_l_u_t
)brace
id|sh_md_dqlp_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_YBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_err_h_s
)brace
id|sh_md_dqlp_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqlp_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_err_h_s
)brace
id|sh_md_dqlp_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqlp_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLP_MMR_YBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqlp_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_err_l_s
)brace
id|sh_md_dqlp_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqlp_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqlp_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqlp_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqlp_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqlp_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqlp_mmr_ybist_err_l_s
)brace
id|sh_md_dqlp_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqlp_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqlp_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLS_MMR_XBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_h_s
)brace
id|sh_md_dqls_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_h_u_t
)brace
id|sh_md_dqls_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_h_s
)brace
id|sh_md_dqls_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_h_u_t
)brace
id|sh_md_dqls_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLS_MMR_XBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_l_s
)brace
id|sh_md_dqls_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_l_u_t
)brace
id|sh_md_dqls_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_l_s
)brace
id|sh_md_dqls_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_l_u_t
)brace
id|sh_md_dqls_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLS_MMR_XBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_err_h_s
)brace
id|sh_md_dqls_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqls_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_err_h_s
)brace
id|sh_md_dqls_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqls_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLS_MMR_XBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_err_l_s
)brace
id|sh_md_dqls_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqls_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqls_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqls_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xbist_err_l_s
)brace
id|sh_md_dqls_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqls_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLS_MMR_YBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_h_s
)brace
id|sh_md_dqls_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_h_u_t
)brace
id|sh_md_dqls_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_h_s
)brace
id|sh_md_dqls_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_h_u_t
)brace
id|sh_md_dqls_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQLS_MMR_YBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_l_s
)brace
id|sh_md_dqls_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_l_u_t
)brace
id|sh_md_dqls_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_l_s
)brace
id|sh_md_dqls_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_l_u_t
)brace
id|sh_md_dqls_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLS_MMR_YBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_err_h_s
)brace
id|sh_md_dqls_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqls_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_err_h_s
)brace
id|sh_md_dqls_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqls_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQLS_MMR_YBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_err_l_s
)brace
id|sh_md_dqls_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqls_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqls_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqls_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqls_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqls_mmr_ybist_err_l_s
)brace
id|sh_md_dqls_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqls_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQLS_MMR_JNR_DEBUG&quot;                  */
multiline_comment|/*                    joiner/fct debug configuration                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_jnr_debug_u
r_typedef
r_union
id|sh_md_dqls_mmr_jnr_debug_u
(brace
DECL|member|sh_md_dqls_mmr_jnr_debug_regval
id|mmr_t
id|sh_md_dqls_mmr_jnr_debug_regval
suffix:semicolon
r_struct
(brace
DECL|member|px
id|mmr_t
id|px
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rw
id|mmr_t
id|rw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|sh_md_dqls_mmr_jnr_debug_s
)brace
id|sh_md_dqls_mmr_jnr_debug_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_jnr_debug_u_t
)brace
id|sh_md_dqls_mmr_jnr_debug_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_jnr_debug_u
r_typedef
r_union
id|sh_md_dqls_mmr_jnr_debug_u
(brace
DECL|member|sh_md_dqls_mmr_jnr_debug_regval
id|mmr_t
id|sh_md_dqls_mmr_jnr_debug_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|rw
id|mmr_t
id|rw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|px
id|mmr_t
id|px
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqls_mmr_jnr_debug_s
)brace
id|sh_md_dqls_mmr_jnr_debug_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_jnr_debug_u_t
)brace
id|sh_md_dqls_mmr_jnr_debug_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQLS_MMR_XAMOPW_ERR&quot;                 */
multiline_comment|/*                  amo/partial rmw ecc error register                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqls_mmr_xamopw_err_u
r_typedef
r_union
id|sh_md_dqls_mmr_xamopw_err_u
(brace
DECL|member|sh_md_dqls_mmr_xamopw_err_regval
id|mmr_t
id|sh_md_dqls_mmr_xamopw_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|ssyn
id|mmr_t
id|ssyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|scor
id|mmr_t
id|scor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sunc
id|mmr_t
id|sunc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|rsyn
id|mmr_t
id|rsyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rcor
id|mmr_t
id|rcor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|runc
id|mmr_t
id|runc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|6
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|31
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xamopw_err_s
)brace
id|sh_md_dqls_mmr_xamopw_err_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xamopw_err_u_t
)brace
id|sh_md_dqls_mmr_xamopw_err_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqls_mmr_xamopw_err_u
r_typedef
r_union
id|sh_md_dqls_mmr_xamopw_err_u
(brace
DECL|member|sh_md_dqls_mmr_xamopw_err_regval
id|mmr_t
id|sh_md_dqls_mmr_xamopw_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|31
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|6
suffix:semicolon
DECL|member|runc
id|mmr_t
id|runc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcor
id|mmr_t
id|rcor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsyn
id|mmr_t
id|rsyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sunc
id|mmr_t
id|sunc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|scor
id|mmr_t
id|scor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ssyn
id|mmr_t
id|ssyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_md_dqls_mmr_xamopw_err_s
)brace
id|sh_md_dqls_mmr_xamopw_err_s
suffix:semicolon
DECL|typedef|sh_md_dqls_mmr_xamopw_err_u_t
)brace
id|sh_md_dqls_mmr_xamopw_err_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQRP_MMR_DIR_CONFIG&quot;                 */
multiline_comment|/*                     DQ directory config register                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_config_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_config_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_config_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|sys_size
id|mmr_t
id|sys_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|en_direcc
id|mmr_t
id|en_direcc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|en_dirpois
id|mmr_t
id|en_dirpois
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_config_s
)brace
id|sh_md_dqrp_mmr_dir_config_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_config_u_t
)brace
id|sh_md_dqrp_mmr_dir_config_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_config_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_config_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_config_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_config_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|59
suffix:semicolon
DECL|member|en_dirpois
id|mmr_t
id|en_dirpois
suffix:colon
l_int|1
suffix:semicolon
DECL|member|en_direcc
id|mmr_t
id|en_direcc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sys_size
id|mmr_t
id|sys_size
suffix:colon
l_int|3
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_config_s
)brace
id|sh_md_dqrp_mmr_dir_config_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_config_u_t
)brace
id|sh_md_dqrp_mmr_dir_config_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRESVEC0&quot;                */
multiline_comment|/*                      node [63:0] presence bits                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_presvec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec0_s
)brace
id|sh_md_dqrp_mmr_dir_presvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_presvec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec0_s
)brace
id|sh_md_dqrp_mmr_dir_presvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRESVEC1&quot;                */
multiline_comment|/*                     node [127:64] presence bits                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_presvec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec1_s
)brace
id|sh_md_dqrp_mmr_dir_presvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_presvec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec1_s
)brace
id|sh_md_dqrp_mmr_dir_presvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRESVEC2&quot;                */
multiline_comment|/*                     node [191:128] presence bits                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_presvec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec2_s
)brace
id|sh_md_dqrp_mmr_dir_presvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_presvec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec2_s
)brace
id|sh_md_dqrp_mmr_dir_presvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRESVEC3&quot;                */
multiline_comment|/*                     node [255:192] presence bits                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_presvec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec3_s
)brace
id|sh_md_dqrp_mmr_dir_presvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_presvec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_presvec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_presvec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_presvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_presvec3_s
)brace
id|sh_md_dqrp_mmr_dir_presvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_presvec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_presvec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC0&quot;                 */
multiline_comment|/*                        local vector for acc=0                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec0_s
)brace
id|sh_md_dqrp_mmr_dir_locvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec0_s
)brace
id|sh_md_dqrp_mmr_dir_locvec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC1&quot;                 */
multiline_comment|/*                        local vector for acc=1                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec1_s
)brace
id|sh_md_dqrp_mmr_dir_locvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec1_s
)brace
id|sh_md_dqrp_mmr_dir_locvec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC2&quot;                 */
multiline_comment|/*                        local vector for acc=2                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec2_s
)brace
id|sh_md_dqrp_mmr_dir_locvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec2_s
)brace
id|sh_md_dqrp_mmr_dir_locvec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC3&quot;                 */
multiline_comment|/*                        local vector for acc=3                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec3_s
)brace
id|sh_md_dqrp_mmr_dir_locvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec3_s
)brace
id|sh_md_dqrp_mmr_dir_locvec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC4&quot;                 */
multiline_comment|/*                        local vector for acc=4                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec4_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec4_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec4_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec4_s
)brace
id|sh_md_dqrp_mmr_dir_locvec4_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec4_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec4_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec4_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec4_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec4_s
)brace
id|sh_md_dqrp_mmr_dir_locvec4_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec4_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC5&quot;                 */
multiline_comment|/*                        local vector for acc=5                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec5_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec5_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec5_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec5_s
)brace
id|sh_md_dqrp_mmr_dir_locvec5_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec5_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec5_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec5_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec5_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec5_s
)brace
id|sh_md_dqrp_mmr_dir_locvec5_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec5_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC6&quot;                 */
multiline_comment|/*                        local vector for acc=6                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec6_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec6_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec6_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec6_s
)brace
id|sh_md_dqrp_mmr_dir_locvec6_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec6_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec6_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec6_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec6_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec6_s
)brace
id|sh_md_dqrp_mmr_dir_locvec6_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec6_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_LOCVEC7&quot;                 */
multiline_comment|/*                        local vector for acc=7                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_locvec7_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec7_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec7_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec7_s
)brace
id|sh_md_dqrp_mmr_dir_locvec7_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec7_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_locvec7_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_locvec7_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_locvec7_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_locvec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|vec
id|mmr_t
id|vec
suffix:colon
l_int|64
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_locvec7_s
)brace
id|sh_md_dqrp_mmr_dir_locvec7_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_locvec7_u_t
)brace
id|sh_md_dqrp_mmr_dir_locvec7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC0&quot;                 */
multiline_comment|/*                      privilege vector for acc=0                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec0_s
)brace
id|sh_md_dqrp_mmr_dir_privec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec0_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec0_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec0_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec0_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec0_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec0_s
)brace
id|sh_md_dqrp_mmr_dir_privec0_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec0_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec0_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC1&quot;                 */
multiline_comment|/*                      privilege vector for acc=1                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec1_s
)brace
id|sh_md_dqrp_mmr_dir_privec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec1_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec1_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec1_s
)brace
id|sh_md_dqrp_mmr_dir_privec1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec1_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC2&quot;                 */
multiline_comment|/*                      privilege vector for acc=2                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec2_s
)brace
id|sh_md_dqrp_mmr_dir_privec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec2_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec2_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec2_s
)brace
id|sh_md_dqrp_mmr_dir_privec2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec2_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC3&quot;                 */
multiline_comment|/*                      privilege vector for acc=3                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec3_s
)brace
id|sh_md_dqrp_mmr_dir_privec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec3_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec3_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec3_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec3_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec3_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec3_s
)brace
id|sh_md_dqrp_mmr_dir_privec3_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec3_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec3_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC4&quot;                 */
multiline_comment|/*                      privilege vector for acc=4                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec4_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec4_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec4_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec4_s
)brace
id|sh_md_dqrp_mmr_dir_privec4_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec4_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec4_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec4_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec4_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec4_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec4_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec4_s
)brace
id|sh_md_dqrp_mmr_dir_privec4_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec4_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec4_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC5&quot;                 */
multiline_comment|/*                      privilege vector for acc=5                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec5_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec5_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec5_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec5_s
)brace
id|sh_md_dqrp_mmr_dir_privec5_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec5_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec5_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec5_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec5_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec5_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec5_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec5_s
)brace
id|sh_md_dqrp_mmr_dir_privec5_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec5_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec5_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC6&quot;                 */
multiline_comment|/*                      privilege vector for acc=6                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec6_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec6_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec6_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec6_s
)brace
id|sh_md_dqrp_mmr_dir_privec6_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec6_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec6_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec6_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec6_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec6_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec6_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec6_s
)brace
id|sh_md_dqrp_mmr_dir_privec6_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec6_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec6_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_PRIVEC7&quot;                 */
multiline_comment|/*                      privilege vector for acc=7                      */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_privec7_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec7_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec7_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec7_s
)brace
id|sh_md_dqrp_mmr_dir_privec7_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec7_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec7_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_privec7_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_privec7_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_privec7_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_privec7_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|36
suffix:semicolon
DECL|member|out
id|mmr_t
id|out
suffix:colon
l_int|14
suffix:semicolon
DECL|member|in
id|mmr_t
id|in
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_privec7_s
)brace
id|sh_md_dqrp_mmr_dir_privec7_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_privec7_u_t
)brace
id|sh_md_dqrp_mmr_dir_privec7_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQRP_MMR_DIR_TIMER&quot;                  */
multiline_comment|/*                            MD SXRO timer                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_timer_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_timer_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_timer_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_timer_regval
suffix:semicolon
r_struct
(brace
DECL|member|timer_div
id|mmr_t
id|timer_div
suffix:colon
l_int|12
suffix:semicolon
DECL|member|timer_en
id|mmr_t
id|timer_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|timer_cur
id|mmr_t
id|timer_cur
suffix:colon
l_int|9
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|42
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_timer_s
)brace
id|sh_md_dqrp_mmr_dir_timer_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_timer_u_t
)brace
id|sh_md_dqrp_mmr_dir_timer_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_timer_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_timer_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_timer_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_timer_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|42
suffix:semicolon
DECL|member|timer_cur
id|mmr_t
id|timer_cur
suffix:colon
l_int|9
suffix:semicolon
DECL|member|timer_en
id|mmr_t
id|timer_en
suffix:colon
l_int|1
suffix:semicolon
DECL|member|timer_div
id|mmr_t
id|timer_div
suffix:colon
l_int|12
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_timer_s
)brace
id|sh_md_dqrp_mmr_dir_timer_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_timer_u_t
)brace
id|sh_md_dqrp_mmr_dir_timer_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQRP_MMR_PIOWD_DIR_ENTRY&quot;               */
multiline_comment|/*                       directory pio write data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_piowd_dir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_piowd_dir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_piowd_dir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_piowd_dir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_piowd_dir_entry_s
)brace
id|sh_md_dqrp_mmr_piowd_dir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_piowd_dir_entry_u_t
)brace
id|sh_md_dqrp_mmr_piowd_dir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_piowd_dir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_piowd_dir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_piowd_dir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_piowd_dir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_piowd_dir_entry_s
)brace
id|sh_md_dqrp_mmr_piowd_dir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_piowd_dir_entry_u_t
)brace
id|sh_md_dqrp_mmr_piowd_dir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*               Register &quot;SH_MD_DQRP_MMR_PIOWD_DIR_ECC&quot;                */
multiline_comment|/*                        directory ecc register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_piowd_dir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_piowd_dir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_piowd_dir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_piowd_dir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_piowd_dir_ecc_s
)brace
id|sh_md_dqrp_mmr_piowd_dir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_piowd_dir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_piowd_dir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_piowd_dir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_piowd_dir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_piowd_dir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_piowd_dir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_piowd_dir_ecc_s
)brace
id|sh_md_dqrp_mmr_piowd_dir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_piowd_dir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_piowd_dir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MD_DQRP_MMR_XPIORD_XDIR_ENTRY&quot;              */
multiline_comment|/*                      x directory pio read data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xpiord_xdir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xpiord_xdir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_xpiord_xdir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_entry_s
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xpiord_xdir_entry_u_t
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xpiord_xdir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xpiord_xdir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_xpiord_xdir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_entry_s
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xpiord_xdir_entry_u_t
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQRP_MMR_XPIORD_XDIR_ECC&quot;               */
multiline_comment|/*                           x directory ecc                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xpiord_xdir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_ecc_s
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xpiord_xdir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xpiord_xdir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xpiord_xdir_ecc_s
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xpiord_xdir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_xpiord_xdir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*             Register &quot;SH_MD_DQRP_MMR_YPIORD_YDIR_ENTRY&quot;              */
multiline_comment|/*                      y directory pio read data                       */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ypiord_ydir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ypiord_ydir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_ypiord_ydir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_entry_s
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ypiord_ydir_entry_u_t
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_entry_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ypiord_ydir_entry_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ypiord_ydir_entry_u
(brace
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_entry_regval
id|mmr_t
id|sh_md_dqrp_mmr_ypiord_ydir_entry_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|4
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|3
suffix:semicolon
DECL|member|pri
id|mmr_t
id|pri
suffix:colon
l_int|3
suffix:semicolon
DECL|member|dirb
id|mmr_t
id|dirb
suffix:colon
l_int|26
suffix:semicolon
DECL|member|dira
id|mmr_t
id|dira
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_entry_s
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_entry_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ypiord_ydir_entry_u_t
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_entry_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*              Register &quot;SH_MD_DQRP_MMR_YPIORD_YDIR_ECC&quot;               */
multiline_comment|/*                           y directory ecc                            */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ypiord_ydir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_ecc_s
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ypiord_ydir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ypiord_ydir_ecc_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_u
(brace
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_ecc_regval
id|mmr_t
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|50
suffix:semicolon
DECL|member|eccb
id|mmr_t
id|eccb
suffix:colon
l_int|7
suffix:semicolon
DECL|member|ecca
id|mmr_t
id|ecca
suffix:colon
l_int|7
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ypiord_ydir_ecc_s
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ypiord_ydir_ecc_u_t
)brace
id|sh_md_dqrp_mmr_ypiord_ydir_ecc_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_XCERR1&quot;                   */
multiline_comment|/*              correctable dir ecc group 1 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xcerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xcerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_xcerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_xcerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xcerr1_s
)brace
id|sh_md_dqrp_mmr_xcerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xcerr1_u_t
)brace
id|sh_md_dqrp_mmr_xcerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xcerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xcerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_xcerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_xcerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xcerr1_s
)brace
id|sh_md_dqrp_mmr_xcerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xcerr1_u_t
)brace
id|sh_md_dqrp_mmr_xcerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_XCERR2&quot;                   */
multiline_comment|/*              correctable dir ecc group 2 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xcerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xcerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_xcerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_xcerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xcerr2_s
)brace
id|sh_md_dqrp_mmr_xcerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xcerr2_u_t
)brace
id|sh_md_dqrp_mmr_xcerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xcerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xcerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_xcerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_xcerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xcerr2_s
)brace
id|sh_md_dqrp_mmr_xcerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xcerr2_u_t
)brace
id|sh_md_dqrp_mmr_xcerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_XUERR1&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 1 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xuerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xuerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_xuerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_xuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xuerr1_s
)brace
id|sh_md_dqrp_mmr_xuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xuerr1_u_t
)brace
id|sh_md_dqrp_mmr_xuerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xuerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xuerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_xuerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_xuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xuerr1_s
)brace
id|sh_md_dqrp_mmr_xuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xuerr1_u_t
)brace
id|sh_md_dqrp_mmr_xuerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_XUERR2&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 2 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xuerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xuerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_xuerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_xuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xuerr2_s
)brace
id|sh_md_dqrp_mmr_xuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xuerr2_u_t
)brace
id|sh_md_dqrp_mmr_xuerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xuerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xuerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_xuerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_xuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xuerr2_s
)brace
id|sh_md_dqrp_mmr_xuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xuerr2_u_t
)brace
id|sh_md_dqrp_mmr_xuerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_XPERR&quot;                    */
multiline_comment|/*                       protocol error register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xperr_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xperr_u
(brace
DECL|member|sh_md_dqrp_mmr_xperr_regval
id|mmr_t
id|sh_md_dqrp_mmr_xperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xperr_s
)brace
id|sh_md_dqrp_mmr_xperr_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xperr_u_t
)brace
id|sh_md_dqrp_mmr_xperr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xperr_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xperr_u
(brace
DECL|member|sh_md_dqrp_mmr_xperr_regval
id|mmr_t
id|sh_md_dqrp_mmr_xperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xperr_s
)brace
id|sh_md_dqrp_mmr_xperr_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xperr_u_t
)brace
id|sh_md_dqrp_mmr_xperr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_YCERR1&quot;                   */
multiline_comment|/*              correctable dir ecc group 1 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ycerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ycerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_ycerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_ycerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ycerr1_s
)brace
id|sh_md_dqrp_mmr_ycerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ycerr1_u_t
)brace
id|sh_md_dqrp_mmr_ycerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ycerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ycerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_ycerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_ycerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ycerr1_s
)brace
id|sh_md_dqrp_mmr_ycerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ycerr1_u_t
)brace
id|sh_md_dqrp_mmr_ycerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_YCERR2&quot;                   */
multiline_comment|/*              correctable dir ecc group 2 error register              */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ycerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ycerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_ycerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_ycerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ycerr2_s
)brace
id|sh_md_dqrp_mmr_ycerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ycerr2_u_t
)brace
id|sh_md_dqrp_mmr_ycerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ycerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ycerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_ycerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_ycerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ycerr2_s
)brace
id|sh_md_dqrp_mmr_ycerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ycerr2_u_t
)brace
id|sh_md_dqrp_mmr_ycerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_YUERR1&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 1 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_yuerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yuerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_yuerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_yuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yuerr1_s
)brace
id|sh_md_dqrp_mmr_yuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yuerr1_u_t
)brace
id|sh_md_dqrp_mmr_yuerr1_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_yuerr1_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yuerr1_u
(brace
DECL|member|sh_md_dqrp_mmr_yuerr1_regval
id|mmr_t
id|sh_md_dqrp_mmr_yuerr1_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|25
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp1
id|mmr_t
id|grp1
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yuerr1_s
)brace
id|sh_md_dqrp_mmr_yuerr1_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yuerr1_u_t
)brace
id|sh_md_dqrp_mmr_yuerr1_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_YUERR2&quot;                   */
multiline_comment|/*             uncorrectable dir ecc group 2 error register             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_yuerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yuerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_yuerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_yuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yuerr2_s
)brace
id|sh_md_dqrp_mmr_yuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yuerr2_u_t
)brace
id|sh_md_dqrp_mmr_yuerr2_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_yuerr2_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yuerr2_u
(brace
DECL|member|sh_md_dqrp_mmr_yuerr2_regval
id|mmr_t
id|sh_md_dqrp_mmr_yuerr2_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|26
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|grp2
id|mmr_t
id|grp2
suffix:colon
l_int|36
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yuerr2_s
)brace
id|sh_md_dqrp_mmr_yuerr2_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yuerr2_u_t
)brace
id|sh_md_dqrp_mmr_yuerr2_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                   Register &quot;SH_MD_DQRP_MMR_YPERR&quot;                    */
multiline_comment|/*                       protocol error register                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_yperr_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yperr_u
(brace
DECL|member|sh_md_dqrp_mmr_yperr_regval
id|mmr_t
id|sh_md_dqrp_mmr_yperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yperr_s
)brace
id|sh_md_dqrp_mmr_yperr_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yperr_u_t
)brace
id|sh_md_dqrp_mmr_yperr_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_yperr_u
r_typedef
r_union
id|sh_md_dqrp_mmr_yperr_u
(brace
DECL|member|sh_md_dqrp_mmr_yperr_regval
id|mmr_t
id|sh_md_dqrp_mmr_yperr_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|unc
id|mmr_t
id|unc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|cor
id|mmr_t
id|cor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|priv
id|mmr_t
id|priv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dir
id|mmr_t
id|dir
suffix:colon
l_int|26
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_yperr_s
)brace
id|sh_md_dqrp_mmr_yperr_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_yperr_u_t
)brace
id|sh_md_dqrp_mmr_yperr_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_CMDTRIG&quot;                 */
multiline_comment|/*                             cmd triggers                             */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_cmdtrig_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_cmdtrig_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_cmdtrig_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_cmdtrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|cmd0
id|mmr_t
id|cmd0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd1
id|mmr_t
id|cmd1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd2
id|mmr_t
id|cmd2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd3
id|mmr_t
id|cmd3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_cmdtrig_s
)brace
id|sh_md_dqrp_mmr_dir_cmdtrig_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_cmdtrig_u_t
)brace
id|sh_md_dqrp_mmr_dir_cmdtrig_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_cmdtrig_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_cmdtrig_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_cmdtrig_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_cmdtrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|32
suffix:semicolon
DECL|member|cmd3
id|mmr_t
id|cmd3
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd2
id|mmr_t
id|cmd2
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd1
id|mmr_t
id|cmd1
suffix:colon
l_int|8
suffix:semicolon
DECL|member|cmd0
id|mmr_t
id|cmd0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_cmdtrig_s
)brace
id|sh_md_dqrp_mmr_dir_cmdtrig_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_cmdtrig_u_t
)brace
id|sh_md_dqrp_mmr_dir_cmdtrig_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_TBLTRIG&quot;                 */
multiline_comment|/*                          dir table trigger                           */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_tbltrig_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_tbltrig_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_tbltrig_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_tbltrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_tbltrig_s
)brace
id|sh_md_dqrp_mmr_dir_tbltrig_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_tbltrig_u_t
)brace
id|sh_md_dqrp_mmr_dir_tbltrig_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_tbltrig_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_tbltrig_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_tbltrig_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_tbltrig_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_tbltrig_s
)brace
id|sh_md_dqrp_mmr_dir_tbltrig_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_tbltrig_u_t
)brace
id|sh_md_dqrp_mmr_dir_tbltrig_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_DIR_TBLMASK&quot;                 */
multiline_comment|/*                        dir table trigger mask                        */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_dir_tblmask_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_tblmask_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_tblmask_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_tblmask_regval
suffix:semicolon
r_struct
(brace
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_tblmask_s
)brace
id|sh_md_dqrp_mmr_dir_tblmask_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_tblmask_u_t
)brace
id|sh_md_dqrp_mmr_dir_tblmask_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_dir_tblmask_u
r_typedef
r_union
id|sh_md_dqrp_mmr_dir_tblmask_u
(brace
DECL|member|sh_md_dqrp_mmr_dir_tblmask_regval
id|mmr_t
id|sh_md_dqrp_mmr_dir_tblmask_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|mybit
id|mmr_t
id|mybit
suffix:colon
l_int|8
suffix:semicolon
DECL|member|dirst
id|mmr_t
id|dirst
suffix:colon
l_int|9
suffix:semicolon
DECL|member|prige
id|mmr_t
id|prige
suffix:colon
l_int|1
suffix:semicolon
DECL|member|acc
id|mmr_t
id|acc
suffix:colon
l_int|2
suffix:semicolon
DECL|member|cmd
id|mmr_t
id|cmd
suffix:colon
l_int|8
suffix:semicolon
DECL|member|src
id|mmr_t
id|src
suffix:colon
l_int|14
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_dir_tblmask_s
)brace
id|sh_md_dqrp_mmr_dir_tblmask_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_dir_tblmask_u_t
)brace
id|sh_md_dqrp_mmr_dir_tblmask_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRP_MMR_XBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_h_s
)brace
id|sh_md_dqrp_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_h_u_t
)brace
id|sh_md_dqrp_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_h_s
)brace
id|sh_md_dqrp_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_h_u_t
)brace
id|sh_md_dqrp_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRP_MMR_XBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_l_s
)brace
id|sh_md_dqrp_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_l_u_t
)brace
id|sh_md_dqrp_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_l_s
)brace
id|sh_md_dqrp_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_l_u_t
)brace
id|sh_md_dqrp_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_XBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_err_h_s
)brace
id|sh_md_dqrp_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqrp_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_err_h_s
)brace
id|sh_md_dqrp_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqrp_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_XBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_err_l_s
)brace
id|sh_md_dqrp_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqrp_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqrp_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_xbist_err_l_s
)brace
id|sh_md_dqrp_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqrp_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRP_MMR_YBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_h_s
)brace
id|sh_md_dqrp_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_h_u_t
)brace
id|sh_md_dqrp_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_h_s
)brace
id|sh_md_dqrp_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_h_u_t
)brace
id|sh_md_dqrp_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRP_MMR_YBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_l_s
)brace
id|sh_md_dqrp_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_l_u_t
)brace
id|sh_md_dqrp_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_l_s
)brace
id|sh_md_dqrp_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_l_u_t
)brace
id|sh_md_dqrp_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_YBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_err_h_s
)brace
id|sh_md_dqrp_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqrp_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_err_h_s
)brace
id|sh_md_dqrp_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqrp_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRP_MMR_YBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrp_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_err_l_s
)brace
id|sh_md_dqrp_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqrp_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrp_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqrp_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqrp_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqrp_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|8
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|32
suffix:semicolon
DECL|member|sh_md_dqrp_mmr_ybist_err_l_s
)brace
id|sh_md_dqrp_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrp_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqrp_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRS_MMR_XBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_h_s
)brace
id|sh_md_dqrs_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_h_u_t
)brace
id|sh_md_dqrs_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_xbist_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_h_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_h_s
)brace
id|sh_md_dqrs_mmr_xbist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_h_u_t
)brace
id|sh_md_dqrs_mmr_xbist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRS_MMR_XBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_l_s
)brace
id|sh_md_dqrs_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_l_u_t
)brace
id|sh_md_dqrs_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_xbist_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_l_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_l_s
)brace
id|sh_md_dqrs_mmr_xbist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_l_u_t
)brace
id|sh_md_dqrs_mmr_xbist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRS_MMR_XBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_err_h_s
)brace
id|sh_md_dqrs_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqrs_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_xbist_err_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_err_h_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_err_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_err_h_s
)brace
id|sh_md_dqrs_mmr_xbist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_err_h_u_t
)brace
id|sh_md_dqrs_mmr_xbist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRS_MMR_XBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_err_l_s
)brace
id|sh_md_dqrs_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqrs_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_xbist_err_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_xbist_err_l_u
(brace
DECL|member|sh_md_dqrs_mmr_xbist_err_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_xbist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_xbist_err_l_s
)brace
id|sh_md_dqrs_mmr_xbist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_xbist_err_l_u_t
)brace
id|sh_md_dqrs_mmr_xbist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRS_MMR_YBIST_H&quot;                   */
multiline_comment|/*                    rising edge bist/fill pattern                     */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_h_s
)brace
id|sh_md_dqrs_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_h_u_t
)brace
id|sh_md_dqrs_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_ybist_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_h_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|21
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_h_s
)brace
id|sh_md_dqrs_mmr_ybist_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_h_u_t
)brace
id|sh_md_dqrs_mmr_ybist_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                  Register &quot;SH_MD_DQRS_MMR_YBIST_L&quot;                   */
multiline_comment|/*                    falling edge bist/fill pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_l_s
)brace
id|sh_md_dqrs_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_l_u_t
)brace
id|sh_md_dqrs_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_ybist_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_l_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|rot
id|mmr_t
id|rot
suffix:colon
l_int|1
suffix:semicolon
DECL|member|inv
id|mmr_t
id|inv
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_l_s
)brace
id|sh_md_dqrs_mmr_ybist_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_l_u_t
)brace
id|sh_md_dqrs_mmr_ybist_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRS_MMR_YBIST_ERR_H&quot;                 */
multiline_comment|/*                    rising edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_err_h_s
)brace
id|sh_md_dqrs_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqrs_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_ybist_err_h_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_err_h_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_err_h_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_err_h_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_err_h_s
)brace
id|sh_md_dqrs_mmr_ybist_err_h_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_err_h_u_t
)brace
id|sh_md_dqrs_mmr_ybist_err_h_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                Register &quot;SH_MD_DQRS_MMR_YBIST_ERR_L&quot;                 */
multiline_comment|/*                   falling edge bist error pattern                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_err_l_s
)brace
id|sh_md_dqrs_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqrs_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_ybist_err_l_u
r_typedef
r_union
id|sh_md_dqrs_mmr_ybist_err_l_u
(brace
DECL|member|sh_md_dqrs_mmr_ybist_err_l_regval
id|mmr_t
id|sh_md_dqrs_mmr_ybist_err_l_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|22
suffix:semicolon
DECL|member|more
id|mmr_t
id|more
suffix:colon
l_int|1
suffix:semicolon
DECL|member|val
id|mmr_t
id|val
suffix:colon
l_int|1
suffix:semicolon
DECL|member|pat
id|mmr_t
id|pat
suffix:colon
l_int|40
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_ybist_err_l_s
)brace
id|sh_md_dqrs_mmr_ybist_err_l_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_ybist_err_l_u_t
)brace
id|sh_md_dqrs_mmr_ybist_err_l_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQRS_MMR_JNR_DEBUG&quot;                  */
multiline_comment|/*                    joiner/fct debug configuration                    */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_jnr_debug_u
r_typedef
r_union
id|sh_md_dqrs_mmr_jnr_debug_u
(brace
DECL|member|sh_md_dqrs_mmr_jnr_debug_regval
id|mmr_t
id|sh_md_dqrs_mmr_jnr_debug_regval
suffix:semicolon
r_struct
(brace
DECL|member|px
id|mmr_t
id|px
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rw
id|mmr_t
id|rw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_jnr_debug_s
)brace
id|sh_md_dqrs_mmr_jnr_debug_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_jnr_debug_u_t
)brace
id|sh_md_dqrs_mmr_jnr_debug_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_jnr_debug_u
r_typedef
r_union
id|sh_md_dqrs_mmr_jnr_debug_u
(brace
DECL|member|sh_md_dqrs_mmr_jnr_debug_regval
id|mmr_t
id|sh_md_dqrs_mmr_jnr_debug_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|62
suffix:semicolon
DECL|member|rw
id|mmr_t
id|rw
suffix:colon
l_int|1
suffix:semicolon
DECL|member|px
id|mmr_t
id|px
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_jnr_debug_s
)brace
id|sh_md_dqrs_mmr_jnr_debug_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_jnr_debug_u_t
)brace
id|sh_md_dqrs_mmr_jnr_debug_u_t
suffix:semicolon
macro_line|#endif
multiline_comment|/* ==================================================================== */
multiline_comment|/*                 Register &quot;SH_MD_DQRS_MMR_YAMOPW_ERR&quot;                 */
multiline_comment|/*                  amo/partial rmw ecc error register                  */
multiline_comment|/* ==================================================================== */
macro_line|#ifdef LITTLE_ENDIAN
DECL|union|sh_md_dqrs_mmr_yamopw_err_u
r_typedef
r_union
id|sh_md_dqrs_mmr_yamopw_err_u
(brace
DECL|member|sh_md_dqrs_mmr_yamopw_err_regval
id|mmr_t
id|sh_md_dqrs_mmr_yamopw_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|ssyn
id|mmr_t
id|ssyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|scor
id|mmr_t
id|scor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|sunc
id|mmr_t
id|sunc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|rsyn
id|mmr_t
id|rsyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|rcor
id|mmr_t
id|rcor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|runc
id|mmr_t
id|runc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|6
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|31
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_yamopw_err_s
)brace
id|sh_md_dqrs_mmr_yamopw_err_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_yamopw_err_u_t
)brace
id|sh_md_dqrs_mmr_yamopw_err_u_t
suffix:semicolon
macro_line|#else
DECL|union|sh_md_dqrs_mmr_yamopw_err_u
r_typedef
r_union
id|sh_md_dqrs_mmr_yamopw_err_u
(brace
DECL|member|sh_md_dqrs_mmr_yamopw_err_regval
id|mmr_t
id|sh_md_dqrs_mmr_yamopw_err_regval
suffix:semicolon
r_struct
(brace
DECL|member|reserved_2
id|mmr_t
id|reserved_2
suffix:colon
l_int|31
suffix:semicolon
DECL|member|arm
id|mmr_t
id|arm
suffix:colon
l_int|1
suffix:semicolon
DECL|member|reserved_1
id|mmr_t
id|reserved_1
suffix:colon
l_int|6
suffix:semicolon
DECL|member|runc
id|mmr_t
id|runc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rcor
id|mmr_t
id|rcor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|rsyn
id|mmr_t
id|rsyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|reserved_0
id|mmr_t
id|reserved_0
suffix:colon
l_int|6
suffix:semicolon
DECL|member|sunc
id|mmr_t
id|sunc
suffix:colon
l_int|1
suffix:semicolon
DECL|member|scor
id|mmr_t
id|scor
suffix:colon
l_int|1
suffix:semicolon
DECL|member|ssyn
id|mmr_t
id|ssyn
suffix:colon
l_int|8
suffix:semicolon
DECL|member|sh_md_dqrs_mmr_yamopw_err_s
)brace
id|sh_md_dqrs_mmr_yamopw_err_s
suffix:semicolon
DECL|typedef|sh_md_dqrs_mmr_yamopw_err_u_t
)brace
id|sh_md_dqrs_mmr_yamopw_err_u_t
suffix:semicolon
macro_line|#endif
macro_line|#endif /* _ASM_IA64_SN_SN2_SHUB_MMR_T_H */
eof
