
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_25344:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107fff00; valaddr_reg:x3; val_offset:76032*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76032*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25345:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107fff80; valaddr_reg:x3; val_offset:76035*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76035*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25346:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107fffc0; valaddr_reg:x3; val_offset:76038*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76038*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25347:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107fffe0; valaddr_reg:x3; val_offset:76041*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76041*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25348:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107ffff0; valaddr_reg:x3; val_offset:76044*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76044*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25349:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107ffff8; valaddr_reg:x3; val_offset:76047*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76047*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25350:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107ffffc; valaddr_reg:x3; val_offset:76050*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76050*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25351:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107ffffe; valaddr_reg:x3; val_offset:76053*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76053*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25352:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7befa5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x20 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efbefa5; op2val:0x0;
op3val:0x107fffff; valaddr_reg:x3; val_offset:76056*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76056*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25353:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3f800001; valaddr_reg:x3; val_offset:76059*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76059*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25354:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3f800003; valaddr_reg:x3; val_offset:76062*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76062*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25355:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3f800007; valaddr_reg:x3; val_offset:76065*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76065*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25356:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3f999999; valaddr_reg:x3; val_offset:76068*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76068*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25357:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:76071*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76071*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25358:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:76074*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76074*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25359:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:76077*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76077*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:76080*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76080*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:76083*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76083*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:76086*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76086*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:76089*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76089*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:76092*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76092*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:76095*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76095*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:76098*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76098*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:76101*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76101*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:76104*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76104*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d000000; valaddr_reg:x3; val_offset:76107*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76107*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d000001; valaddr_reg:x3; val_offset:76110*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76110*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d000003; valaddr_reg:x3; val_offset:76113*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76113*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d000007; valaddr_reg:x3; val_offset:76116*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76116*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d00000f; valaddr_reg:x3; val_offset:76119*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76119*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d00001f; valaddr_reg:x3; val_offset:76122*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76122*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d00003f; valaddr_reg:x3; val_offset:76125*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76125*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d00007f; valaddr_reg:x3; val_offset:76128*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76128*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d0000ff; valaddr_reg:x3; val_offset:76131*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76131*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d0001ff; valaddr_reg:x3; val_offset:76134*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76134*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d0003ff; valaddr_reg:x3; val_offset:76137*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76137*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d0007ff; valaddr_reg:x3; val_offset:76140*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76140*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d000fff; valaddr_reg:x3; val_offset:76143*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76143*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d001fff; valaddr_reg:x3; val_offset:76146*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76146*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d003fff; valaddr_reg:x3; val_offset:76149*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76149*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d007fff; valaddr_reg:x3; val_offset:76152*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76152*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d00ffff; valaddr_reg:x3; val_offset:76155*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76155*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d01ffff; valaddr_reg:x3; val_offset:76158*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76158*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d03ffff; valaddr_reg:x3; val_offset:76161*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76161*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d07ffff; valaddr_reg:x3; val_offset:76164*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76164*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d0fffff; valaddr_reg:x3; val_offset:76167*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76167*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d1fffff; valaddr_reg:x3; val_offset:76170*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76170*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d3fffff; valaddr_reg:x3; val_offset:76173*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76173*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d400000; valaddr_reg:x3; val_offset:76176*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76176*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d600000; valaddr_reg:x3; val_offset:76179*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76179*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d700000; valaddr_reg:x3; val_offset:76182*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76182*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d780000; valaddr_reg:x3; val_offset:76185*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76185*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7c0000; valaddr_reg:x3; val_offset:76188*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76188*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7e0000; valaddr_reg:x3; val_offset:76191*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76191*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7f0000; valaddr_reg:x3; val_offset:76194*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76194*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7f8000; valaddr_reg:x3; val_offset:76197*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76197*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fc000; valaddr_reg:x3; val_offset:76200*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76200*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fe000; valaddr_reg:x3; val_offset:76203*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76203*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ff000; valaddr_reg:x3; val_offset:76206*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76206*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ff800; valaddr_reg:x3; val_offset:76209*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76209*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffc00; valaddr_reg:x3; val_offset:76212*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76212*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffe00; valaddr_reg:x3; val_offset:76215*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76215*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fff00; valaddr_reg:x3; val_offset:76218*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76218*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fff80; valaddr_reg:x3; val_offset:76221*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76221*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fffc0; valaddr_reg:x3; val_offset:76224*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76224*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fffe0; valaddr_reg:x3; val_offset:76227*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76227*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffff0; valaddr_reg:x3; val_offset:76230*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76230*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffff8; valaddr_reg:x3; val_offset:76233*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76233*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffffc; valaddr_reg:x3; val_offset:76236*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76236*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7ffffe; valaddr_reg:x3; val_offset:76239*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76239*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7c864c and fs2 == 0 and fe2 == 0x00 and fm2 == 0x40e17c and fs3 == 0 and fe3 == 0x9a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efc864c; op2val:0x40e17c;
op3val:0x4d7fffff; valaddr_reg:x3; val_offset:76242*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76242*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67000000; valaddr_reg:x3; val_offset:76245*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76245*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67000001; valaddr_reg:x3; val_offset:76248*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76248*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67000003; valaddr_reg:x3; val_offset:76251*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76251*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67000007; valaddr_reg:x3; val_offset:76254*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76254*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6700000f; valaddr_reg:x3; val_offset:76257*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76257*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6700001f; valaddr_reg:x3; val_offset:76260*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76260*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6700003f; valaddr_reg:x3; val_offset:76263*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76263*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6700007f; valaddr_reg:x3; val_offset:76266*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76266*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x670000ff; valaddr_reg:x3; val_offset:76269*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76269*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x670001ff; valaddr_reg:x3; val_offset:76272*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76272*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x670003ff; valaddr_reg:x3; val_offset:76275*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76275*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x670007ff; valaddr_reg:x3; val_offset:76278*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76278*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67000fff; valaddr_reg:x3; val_offset:76281*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76281*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67001fff; valaddr_reg:x3; val_offset:76284*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76284*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67003fff; valaddr_reg:x3; val_offset:76287*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76287*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67007fff; valaddr_reg:x3; val_offset:76290*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76290*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6700ffff; valaddr_reg:x3; val_offset:76293*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76293*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6701ffff; valaddr_reg:x3; val_offset:76296*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76296*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6703ffff; valaddr_reg:x3; val_offset:76299*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76299*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x6707ffff; valaddr_reg:x3; val_offset:76302*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76302*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x670fffff; valaddr_reg:x3; val_offset:76305*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76305*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x671fffff; valaddr_reg:x3; val_offset:76308*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76308*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x673fffff; valaddr_reg:x3; val_offset:76311*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76311*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67400000; valaddr_reg:x3; val_offset:76314*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76314*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67600000; valaddr_reg:x3; val_offset:76317*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76317*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67700000; valaddr_reg:x3; val_offset:76320*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76320*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x67780000; valaddr_reg:x3; val_offset:76323*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76323*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677c0000; valaddr_reg:x3; val_offset:76326*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76326*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677e0000; valaddr_reg:x3; val_offset:76329*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76329*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677f0000; valaddr_reg:x3; val_offset:76332*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76332*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677f8000; valaddr_reg:x3; val_offset:76335*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76335*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fc000; valaddr_reg:x3; val_offset:76338*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76338*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fe000; valaddr_reg:x3; val_offset:76341*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76341*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ff000; valaddr_reg:x3; val_offset:76344*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76344*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ff800; valaddr_reg:x3; val_offset:76347*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76347*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffc00; valaddr_reg:x3; val_offset:76350*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76350*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffe00; valaddr_reg:x3; val_offset:76353*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76353*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fff00; valaddr_reg:x3; val_offset:76356*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76356*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fff80; valaddr_reg:x3; val_offset:76359*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76359*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fffc0; valaddr_reg:x3; val_offset:76362*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76362*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fffe0; valaddr_reg:x3; val_offset:76365*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76365*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffff0; valaddr_reg:x3; val_offset:76368*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76368*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffff8; valaddr_reg:x3; val_offset:76371*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76371*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffffc; valaddr_reg:x3; val_offset:76374*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76374*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677ffffe; valaddr_reg:x3; val_offset:76377*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76377*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xce and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x677fffff; valaddr_reg:x3; val_offset:76380*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76380*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f000001; valaddr_reg:x3; val_offset:76383*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76383*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f000003; valaddr_reg:x3; val_offset:76386*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76386*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f000007; valaddr_reg:x3; val_offset:76389*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76389*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f199999; valaddr_reg:x3; val_offset:76392*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76392*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f249249; valaddr_reg:x3; val_offset:76395*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76395*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f333333; valaddr_reg:x3; val_offset:76398*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76398*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:76401*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76401*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:76404*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76404*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f444444; valaddr_reg:x3; val_offset:76407*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76407*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:76410*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76410*0 + 3*198*FLEN/8, x4, x1, x2)

inst_25471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7d1026 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x017c49 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7efd1026; op2val:0x40017c49;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:76413*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 76413*0 + 3*198*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276823808,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276823936,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824000,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824032,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824048,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824056,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824060,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824062,32,FLEN)
NAN_BOXED(2130440101,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824063,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845632,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845633,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845635,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845639,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845647,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845663,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845695,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845759,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291845887,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291846143,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291846655,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291847679,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291849727,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291853823,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291862015,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291878399,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291911167,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1291976703,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1292107775,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1292369919,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1292894207,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1293942783,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1296039935,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1296039936,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1298137088,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1299185664,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1299709952,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1299972096,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300103168,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300168704,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300201472,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300217856,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300226048,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300230144,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300232192,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300233216,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300233728,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300233984,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234112,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234176,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234208,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234224,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234232,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234236,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234238,32,FLEN)
NAN_BOXED(2130478668,32,FLEN)
NAN_BOXED(4252028,32,FLEN)
NAN_BOXED(1300234239,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053248,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053249,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053251,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053255,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053263,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053279,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053311,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053375,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053503,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728053759,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728054271,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728055295,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728057343,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728061439,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728069631,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728086015,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728118783,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728184319,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728315391,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1728577535,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1729101823,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1730150399,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1732247551,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1732247552,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1734344704,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1735393280,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1735917568,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736179712,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736310784,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736376320,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736409088,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736425472,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736433664,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736437760,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736439808,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736440832,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441344,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441600,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441728,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441792,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441824,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441840,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441848,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441852,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441854,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(1736441855,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2130513958,32,FLEN)
NAN_BOXED(1073839177,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
