

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_skmNmr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DBa0xp"
Running: cat _ptx_DBa0xp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mRKdJn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mRKdJn --output-file  /dev/null 2> _ptx_DBa0xpinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DBa0xp _ptx2_mRKdJn _ptx_DBa0xpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 231496
gpu_sim_insn = 4970238
gpu_ipc =      21.4701
gpu_tot_sim_cycle = 456182
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      10.8953
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 329
partiton_reqs_in_parallel = 5092912
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.1642
partiton_reqs_in_parallel_util = 5092912
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 231496
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       3.4131 GB/Sec
L2_BW_total  =       1.7320 GB/Sec
gpu_total_sim_rate=25886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2715
	L1I_total_cache_miss_rate = 0.0302
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34510	W0_Idle:2126687	W0_Scoreboard:8538387	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 41588 
averagemflatency = 18697 
max_icnt2mem_latency = 41335 
max_icnt2sh_latency = 456181 
mrq_lat_table:1732 	24 	284 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82 	71 	0 	0 	645 	1289 	1920 	3057 	1187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	141 	12 	16 	0 	69 	0 	0 	0 	0 	645 	1289 	1920 	3057 	1187 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3619 	4090 	527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	1 	1 	14 	16 	16 	31 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0        16         0         0         0 
dram[1]:         0         0         0         0         0         3         0         0         0         0        11         0         0         0         0        16 
dram[2]:         0         0         7         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        16         0         0         0         0 
dram[4]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16         0         0         0 
dram[7]:         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        16         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0        16         0         0         0 
maximum service time to same row:
dram[0]:    100683    116316    150470    150472    181950    181952         0         0      3758    227717     11574     11577    133659     53503     85054     85055 
dram[1]:    116313    116316    150470    150472    181950    181952    189765         0      3755      3757     36470     11572     53501     53503     85054    121395 
dram[2]:    116313    116316    150470    150472    181950    181952         0         0      3755    196956     11574     11577     53501     53503     85054     85055 
dram[3]:    116313    116316    121523    150472    181950    181952         0         0      3755      3757     11570    192274     53501     53503     85054     85055 
dram[4]:    116313    116316    150470    150472    181950    181952         0         0      3755      3757     11570     11572     53501     53503     84826     84266 
dram[5]:    116317    116319    150474    150477    181955    181956         0         0      3755      3757     11570     11572     53506     53507     44527     81045 
dram[6]:    116313    116316    150470    150472    181950    181952    223134         0      3755      3757     11570     11572    142002     53503     85054     85055 
dram[7]:    116317    116319    150474    150477    181955    181956         0         0      3760      3763     11570     11572     53506     53507     85057     85059 
dram[8]:    116313    116316    150470    150472    181950    181952    198108         0      3755      3757     11570     11572     53501     53503     85054     85055 
dram[9]:    116317    116319    150474    150477    181955    181956         0         0      3760      3763     11574     11577     53506     53507     85057     85059 
dram[10]:    116313    116316    150470    150472    142655    181952         0         0    225117      3757     11570     11572    167028     53503     85054     85055 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  5.666667 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  9.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      63552     69666     76160     76108     76897     76846    none      none       54315     45734     81641     81606     83191     92047     74922     74847
dram[1]:      71036     70971     76808     76764     76858     59561     13035    none       57450     57461     77321     82227     92764     92693     75566     67419
dram[2]:      71705     71626     75355     77410     76903     76854    none      none       49107     45361     75127     75096     93424     93351     76223     76151
dram[3]:      72340     72272     74792     78056     47222     76804    none      none       54328     54320     75772     67481     94062     93999     76869     76800
dram[4]:      69174     72927     78759     78705     76907     76866    none      none       54316     54304     71193     71147     85677     85606     72969     72899
dram[5]:      73640     73574     79404     79356     80321     80268    none      none       54316     54314     73799     73743     86302     86231     73559     73493
dram[6]:      64614     64533     80071     80014     80367     80318      2769    none       49085     49091     74432     74388     77446     86873     78787     78720
dram[7]:      65240     65165     76435     80676     73385     78664    none      none       53254     53262     75092     75049     87593     87528     79414     79339
dram[8]:      65874     65801     71687     71636     40091     78643      2769    none       55357     55364     73769     73734     88243     88178     80695     80629
dram[9]:      66522     66444     69693     72222     78704     78655    none      none       52382     52377     79643     79598     88895     88832     81358     81283
dram[10]:      67154     67084     72922     72877     44477     78356    none      none       44513     52349     80292     80257     79759     89482     81996     81932
maximum mf latency per bank:
dram[0]:      39171     39161     39173     39163     20988     20981         0         0     23745     23751     36712     36685     36524     36511     33931     33913
dram[1]:      39133     39130     39134     39132     20962     20944     26070         0     23735     23746     38860     36656     36524     36514     33961     33951
dram[2]:      39171     39161     41588     39163     20988     20981         0         0     23736     23743     36710     36695     36524     36514     33923     33920
dram[3]:      39133     39130     39134     39132     20962     20944         0         0     23736     23741     36721     36708     36524     36517     33961     33951
dram[4]:      39171     39157     39173     39163     20988     20981         0         0     23735     23738     36703     36677     36489     36482     33923     33920
dram[5]:      39171     39163     39134     39132     20988     20984         0         0     23733     23738     36711     36684     36524     36513     33961     33948
dram[6]:      39133     39132     39173     39163     20988     20984      5538         0     23732     23735     36699     36688     36491     36482     33961     33951
dram[7]:      39171     39161     39134     39132     20988     20986         0         0     23727     23732     36709     36701     36524     36513     33961     33951
dram[8]:      39133     39130     36568     36560     20958     20944      5538         0     23745     23752     36673     36664     36491     36482     33961     33951
dram[9]:      39171     39161     39173     39163     20988     20981         0         0     23752     23757     36705     36691     36524     36513     33961     33951
dram[10]:      39133     39130     39134     39132     21071     20944         0         0     23738     23744     36677     36659     36491     36482     33961     33953
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc025e580, atomic=0 1 entries : 0x7f5ce6776690 :  mf: uid=167213, sid01:w00, part=0, addr=0xc025e5c0, load , size=32, unknown  status = IN_PARTITION_DRAM (456181), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429071 n_act=18 n_pre=4 n_req=192 n_rd=758 n_write=2 bw_util=0.003536
n_activity=2430 dram_eff=0.6255
bk0: 72a 429653i bk1: 64a 429635i bk2: 64a 429725i bk3: 64a 429647i bk4: 12a 429819i bk5: 12a 429804i bk6: 0a 429855i bk7: 0a 429857i bk8: 40a 429772i bk9: 42a 429674i bk10: 64a 429725i bk11: 64a 429636i bk12: 68a 429685i bk13: 64a 429633i bk14: 64a 429712i bk15: 64a 429636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00113527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429062 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.003564
n_activity=2512 dram_eff=0.6099
bk0: 64a 429722i bk1: 64a 429637i bk2: 64a 429724i bk3: 64a 429642i bk4: 12a 429820i bk5: 16a 429772i bk6: 4a 429828i bk7: 0a 429854i bk8: 40a 429769i bk9: 40a 429713i bk10: 72a 429639i bk11: 64a 429640i bk12: 64a 429716i bk13: 64a 429639i bk14: 64a 429723i bk15: 68a 429596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110736
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429081 n_act=17 n_pre=3 n_req=188 n_rd=752 n_write=0 bw_util=0.003499
n_activity=2360 dram_eff=0.6373
bk0: 64a 429722i bk1: 64a 429637i bk2: 68a 429667i bk3: 64a 429636i bk4: 12a 429818i bk5: 12a 429806i bk6: 0a 429856i bk7: 0a 429856i bk8: 40a 429770i bk9: 44a 429679i bk10: 64a 429717i bk11: 64a 429633i bk12: 64a 429724i bk13: 64a 429636i bk14: 64a 429722i bk15: 64a 429632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108177
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429077 n_act=16 n_pre=2 n_req=191 n_rd=756 n_write=2 bw_util=0.003527
n_activity=2345 dram_eff=0.6465
bk0: 64a 429716i bk1: 64a 429643i bk2: 68a 429693i bk3: 64a 429631i bk4: 16a 429801i bk5: 12a 429801i bk6: 0a 429852i bk7: 0a 429854i bk8: 40a 429762i bk9: 40a 429715i bk10: 64a 429726i bk11: 68a 429596i bk12: 64a 429715i bk13: 64a 429635i bk14: 64a 429716i bk15: 64a 429636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109805
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429077 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.003517
n_activity=2366 dram_eff=0.6391
bk0: 68a 429681i bk1: 64a 429635i bk2: 64a 429714i bk3: 64a 429637i bk4: 12a 429818i bk5: 12a 429803i bk6: 0a 429853i bk7: 0a 429856i bk8: 40a 429770i bk9: 40a 429718i bk10: 64a 429725i bk11: 64a 429636i bk12: 64a 429717i bk13: 64a 429644i bk14: 68a 429685i bk15: 68a 429601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429083 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.003499
n_activity=2364 dram_eff=0.6362
bk0: 64a 429712i bk1: 64a 429637i bk2: 64a 429715i bk3: 64a 429636i bk4: 12a 429820i bk5: 12a 429803i bk6: 0a 429854i bk7: 0a 429855i bk8: 40a 429761i bk9: 40a 429716i bk10: 64a 429716i bk11: 64a 429646i bk12: 64a 429718i bk13: 64a 429646i bk14: 68a 429686i bk15: 68a 429603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429082 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.003508
n_activity=2356 dram_eff=0.6401
bk0: 64a 429716i bk1: 64a 429645i bk2: 64a 429716i bk3: 64a 429639i bk4: 12a 429821i bk5: 12a 429806i bk6: 4a 429830i bk7: 0a 429855i bk8: 40a 429770i bk9: 40a 429718i bk10: 64a 429715i bk11: 64a 429641i bk12: 68a 429679i bk13: 64a 429633i bk14: 64a 429713i bk15: 64a 429633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000830516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429093 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.003462
n_activity=2325 dram_eff=0.64
bk0: 64a 429716i bk1: 64a 429648i bk2: 68a 429685i bk3: 64a 429636i bk4: 12a 429819i bk5: 8a 429810i bk6: 0a 429853i bk7: 0a 429855i bk8: 40a 429770i bk9: 40a 429716i bk10: 64a 429725i bk11: 64a 429641i bk12: 64a 429718i bk13: 64a 429636i bk14: 64a 429715i bk15: 64a 429634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000709545
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429090 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.003471
n_activity=2346 dram_eff=0.636
bk0: 64a 429723i bk1: 64a 429646i bk2: 64a 429725i bk3: 64a 429641i bk4: 12a 429790i bk5: 8a 429819i bk6: 4a 429828i bk7: 0a 429854i bk8: 40a 429769i bk9: 40a 429718i bk10: 64a 429725i bk11: 64a 429634i bk12: 64a 429725i bk13: 64a 429635i bk14: 64a 429722i bk15: 64a 429632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000842148
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429089 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00348
n_activity=2355 dram_eff=0.6352
bk0: 64a 429723i bk1: 64a 429646i bk2: 68a 429693i bk3: 64a 429647i bk4: 8a 429827i bk5: 8a 429818i bk6: 0a 429853i bk7: 0a 429855i bk8: 44a 429755i bk9: 44a 429700i bk10: 64a 429726i bk11: 64a 429639i bk12: 64a 429724i bk13: 64a 429635i bk14: 64a 429723i bk15: 64a 429634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000709545
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=429853 n_nop=429076 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.003531
n_activity=2421 dram_eff=0.627
bk0: 64a 429723i bk1: 64a 429637i bk2: 64a 429724i bk3: 64a 429644i bk4: 12a 429816i bk5: 8a 429822i bk6: 0a 429853i bk7: 0a 429854i bk8: 48a 429717i bk9: 44a 429703i bk10: 64a 429726i bk11: 64a 429635i bk12: 68a 429686i bk13: 64a 429633i bk14: 64a 429721i bk15: 64a 429634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000844475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 279, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6216
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0353
	minimum = 6
	maximum = 60
Network latency average = 10.6884
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 11.4988
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000720188
	minimum = 0.000630683 (at node 0)
	maximum = 0.000868269 (at node 28)
Accepted packet rate average = 0.000720188
	minimum = 0.000630683 (at node 0)
	maximum = 0.000868269 (at node 28)
Injected flit rate average = 0.00109251
	minimum = 0.000630683 (at node 0)
	maximum = 0.00191365 (at node 36)
Accepted flit rate average= 0.00109251
	minimum = 0.000794834 (at node 43)
	maximum = 0.00135208 (at node 2)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0353 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.6884 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 11.4988 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000720188 (1 samples)
	minimum = 0.000630683 (1 samples)
	maximum = 0.000868269 (1 samples)
Accepted packet rate average = 0.000720188 (1 samples)
	minimum = 0.000630683 (1 samples)
	maximum = 0.000868269 (1 samples)
Injected flit rate average = 0.00109251 (1 samples)
	minimum = 0.000630683 (1 samples)
	maximum = 0.00191365 (1 samples)
Accepted flit rate average = 0.00109251 (1 samples)
	minimum = 0.000794834 (1 samples)
	maximum = 0.00135208 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 12 sec (192 sec)
gpgpu_simulation_rate = 25886 (inst/sec)
gpgpu_simulation_rate = 2375 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 150665
gpu_sim_insn = 4446874
gpu_ipc =      29.5150
gpu_tot_sim_cycle = 828997
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      11.3596
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 498
partiton_reqs_in_parallel = 3314630
partiton_reqs_in_parallel_total    = 5092912
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1418
partiton_reqs_in_parallel_util = 3314630
partiton_reqs_in_parallel_util_total    = 5092912
gpu_sim_cycle_parition_util = 150665
gpu_tot_sim_cycle_parition_util    = 231496
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =       5.1933 GB/Sec
L2_BW_total  =       1.8969 GB/Sec
gpu_total_sim_rate=27535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 4635
	L1I_total_cache_miss_rate = 0.0270
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 167158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 197, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 155, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53847	W0_Idle:3354827	W0_Scoreboard:15593278	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 41588 
averagemflatency = 16615 
max_icnt2mem_latency = 41335 
max_icnt2sh_latency = 803088 
mrq_lat_table:3464 	80 	469 	92 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	393 	684 	0 	0 	1285 	2569 	3840 	6364 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	502 	22 	32 	0 	662 	0 	0 	0 	0 	1285 	2569 	3840 	6364 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7311 	8067 	1029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	1 	1 	20 	27 	35 	55 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         3         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         7         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[4]:        16         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0        16         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0        16         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    100683    116316    150470    150472    181950    181952      1035      1036     39177    227717     52488     52487    133659     53503     85054     85055 
dram[1]:    116313    116316    150470    150472    181950    181952    189765      1046     39180     39180     36470     52492     53501     53503     85054    121395 
dram[2]:    116313    116316    150470    150472    181950    181952      1038      1043     39180    196956     52488     52487     53501     53503     85054     85055 
dram[3]:    116313    116316    121523    150472    181950    181952      1050      1051     39180     39180     52492    192274     53501     53503     85054     85055 
dram[4]:    116313    116316    150470    150472    181950    181952      1000      1004     39180     39180     52496     52497     53501     53503     84826     84266 
dram[5]:    116317    116319    150474    150477    181955    181956       948      1014     39184     39184     52492     52492     53506     53507     44527     81045 
dram[6]:    116313    116316    150470    150472    181950    181952    223134       998     39180     39180     52496     52497    142002     53503    124260    123438 
dram[7]:    116317    116319    150474    150477    181955    181956       975      1030     39179     39178     52492     52492     53506     53507     85057     85059 
dram[8]:    116313    116316    150470    150472    181950    181952    198108      1035     39180     39180     52496     52497     91581     53503     85054     85055 
dram[9]:    116317    116319    150474    150477    181955    181956      1031      1033     39179     39178     52488     52487     53506     53507     85057     85059 
dram[10]:    116313    116316    150470    150472    142655    181952      1039      1043    225117     39180     52492     52492    167028     53503     85054     85055 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  5.666667 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 16.500000 
dram[2]: 16.000000 16.000000  5.666667 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  5.666667 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/291 = 14.182131
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      63565     69666     76160     76122     53675     53674     25716     25722     64565     62359     78895     78862     78685     82822     62679     62635
dram[1]:      71036     70971     76808     76764     53022     50386     24506     24438     64551     64549     74338     76596     83512     83470     63314     61512
dram[2]:      71705     71626     75368     77410     50389     50391     25723     25719     57788     55932     73376     73353     84160     84114     63957     63912
dram[3]:      72340     72272     74792     78056     50778     53619     25724     25734     61380     61371     74028     69734     86091     86050     64588     64547
dram[4]:      69182     72927     78759     78705     58846     58856     21178     21165     62187     62174     73348     73317     82212     82170     63272     63228
dram[5]:      73640     73574     79404     79356     59489     59500     21781     21787     63369     63363     74973     74930     82848     82804     63257     63217
dram[6]:      64614     64533     80071     80014     63401     63410     22664     23737     60942     60941     75606     75578     78670     83452     63892     63850
dram[7]:      65240     65165     76448     80676     60785     60665     24421     24426     62953     62950     76271     76234     84144     84104     66529     66485
dram[8]:      65874     65801     71687     71636     56765     64130     23911     25082     64150     64148     75926     75902     73382     84764     66686     66268
dram[9]:      66522     66444     69707     72222     58585     58589     25070     25078     61484     61466     79192     79160     83832     83790     66987     66939
dram[10]:      67154     67084     72922     72877     52962     54965     28319     28335     56948     61057     78219     78195     80518     85418     67984     67950
maximum mf latency per bank:
dram[0]:      39171     39161     39173     39163     26323     26331     18480     18488     31341     31345     36712     36685     36524     36511     33931     33913
dram[1]:      39133     39130     39134     39132     26301     26310     26070     18485     31343     31352     38860     36656     36524     36514     33961     33951
dram[2]:      39171     39161     41588     39163     26299     26300     18502     18507     31341     31327     36710     36695     36524     36514     33923     33920
dram[3]:      39133     39130     39134     39132     26310     26314     18519     18527     31343     31348     36721     36708     36524     36517     33961     33951
dram[4]:      39171     39157     39173     39163     26311     26309     18514     18468     31345     31327     36703     36677     36489     36482     33923     33920
dram[5]:      39171     39163     39134     39132     26316     26321     18528     18475     31339     31344     36711     36684     36524     36513     33961     33948
dram[6]:      39133     39132     39173     39163     26318     26316     18466     18469     31341     31337     36699     36688     36491     36482     33961     33951
dram[7]:      39171     39161     39134     39132     26313     26316     18470     18476     31339     31342     36709     36701     36524     36513     33961     33951
dram[8]:      39133     39130     36568     36560     26328     26334     18468     18471     31343     31349     36673     36664     36491     36482     33961     33951
dram[9]:      39171     39161     39173     39163     26326     26334     18467     18470     31341     31345     36705     36691     36524     36513     33961     33951
dram[10]:      39133     39130     39134     39132     26325     26331     18482     18488     31343     31349     36677     36659     36491     36482     33961     33953
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708074 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.004233
n_activity=4697 dram_eff=0.6396
bk0: 72a 709413i bk1: 64a 709397i bk2: 64a 709487i bk3: 64a 709409i bk4: 64a 709490i bk5: 64a 709428i bk6: 64a 709493i bk7: 64a 709392i bk8: 104a 709393i bk9: 104a 709256i bk10: 128a 709336i bk11: 128a 709169i bk12: 132a 709295i bk13: 128a 709163i bk14: 128a 709332i bk15: 128a 709164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122884
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708070 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.004233
n_activity=4754 dram_eff=0.6319
bk0: 64a 709480i bk1: 64a 709397i bk2: 64a 709484i bk3: 64a 709403i bk4: 64a 709482i bk5: 68a 709368i bk6: 64a 709457i bk7: 64a 709401i bk8: 104a 709391i bk9: 104a 709253i bk10: 136a 709259i bk11: 128a 709171i bk12: 128a 709336i bk13: 128a 709175i bk14: 128a 709333i bk15: 128a 709164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133171
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708080 n_act=27 n_pre=11 n_req=374 n_rd=1496 n_write=0 bw_util=0.004216
n_activity=4599 dram_eff=0.6506
bk0: 64a 709480i bk1: 64a 709397i bk2: 68a 709427i bk3: 64a 709399i bk4: 64a 709478i bk5: 64a 709425i bk6: 64a 709469i bk7: 64a 709410i bk8: 104a 709391i bk9: 108a 709218i bk10: 128a 709336i bk11: 128a 709170i bk12: 128a 709343i bk13: 128a 709170i bk14: 128a 709340i bk15: 128a 709160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127252
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708080 n_act=26 n_pre=10 n_req=376 n_rd=1496 n_write=2 bw_util=0.004222
n_activity=4583 dram_eff=0.6537
bk0: 64a 709474i bk1: 64a 709402i bk2: 68a 709452i bk3: 64a 709393i bk4: 64a 709476i bk5: 64a 709410i bk6: 64a 709486i bk7: 64a 709406i bk8: 104a 709377i bk9: 104a 709254i bk10: 128a 709346i bk11: 132a 709133i bk12: 128a 709328i bk13: 128a 709168i bk14: 128a 709327i bk15: 128a 709167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00127957
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708076 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.004228
n_activity=4659 dram_eff=0.6439
bk0: 68a 709439i bk1: 64a 709394i bk2: 64a 709473i bk3: 64a 709400i bk4: 64a 709487i bk5: 64a 709409i bk6: 64a 709491i bk7: 64a 709433i bk8: 104a 709385i bk9: 104a 709253i bk10: 128a 709337i bk11: 128a 709172i bk12: 128a 709337i bk13: 128a 709177i bk14: 132a 709295i bk15: 132a 709126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120488
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708082 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.004216
n_activity=4674 dram_eff=0.6401
bk0: 64a 709470i bk1: 64a 709396i bk2: 64a 709474i bk3: 64a 709400i bk4: 64a 709489i bk5: 64a 709407i bk6: 64a 709493i bk7: 64a 709419i bk8: 104a 709375i bk9: 104a 709254i bk10: 128a 709327i bk11: 128a 709186i bk12: 128a 709338i bk13: 128a 709175i bk14: 132a 709296i bk15: 132a 709132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000910354
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708074 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.004233
n_activity=4750 dram_eff=0.6324
bk0: 64a 709472i bk1: 64a 709403i bk2: 64a 709475i bk3: 64a 709402i bk4: 64a 709488i bk5: 64a 709416i bk6: 64a 709474i bk7: 64a 709416i bk8: 104a 709385i bk9: 104a 709260i bk10: 128a 709327i bk11: 128a 709177i bk12: 132a 709299i bk13: 128a 709167i bk14: 132a 709292i bk15: 132a 709127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000948403
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708092 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.004194
n_activity=4637 dram_eff=0.6418
bk0: 64a 709474i bk1: 64a 709407i bk2: 68a 709444i bk3: 64a 709398i bk4: 64a 709489i bk5: 60a 709417i bk6: 64a 709475i bk7: 64a 709428i bk8: 104a 709383i bk9: 104a 709262i bk10: 128a 709336i bk11: 128a 709180i bk12: 128a 709338i bk13: 128a 709172i bk14: 128a 709326i bk15: 128a 709167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000876533
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708086 n_act=27 n_pre=11 n_req=377 n_rd=1484 n_write=6 bw_util=0.004199
n_activity=4716 dram_eff=0.6319
bk0: 64a 709481i bk1: 64a 709405i bk2: 64a 709485i bk3: 64a 709405i bk4: 64a 709428i bk5: 60a 709425i bk6: 64a 709475i bk7: 64a 709420i bk8: 104a 709391i bk9: 104a 709262i bk10: 128a 709337i bk11: 128a 709176i bk12: 132a 709293i bk13: 128a 709167i bk14: 128a 709340i bk15: 124a 709167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010851
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708096 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.004183
n_activity=4633 dram_eff=0.6406
bk0: 64a 709481i bk1: 64a 709405i bk2: 68a 709452i bk3: 64a 709409i bk4: 60a 709489i bk5: 60a 709434i bk6: 64a 709476i bk7: 64a 709414i bk8: 108a 709378i bk9: 108a 709251i bk10: 128a 709338i bk11: 128a 709176i bk12: 128a 709344i bk13: 128a 709170i bk14: 124a 709350i bk15: 124a 709179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000876533
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=709614 n_nop=708079 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.004225
n_activity=4721 dram_eff=0.635
bk0: 64a 709482i bk1: 64a 709397i bk2: 64a 709484i bk3: 64a 709407i bk4: 64a 709478i bk5: 64a 709432i bk6: 64a 709473i bk7: 64a 709393i bk8: 112a 709339i bk9: 108a 709246i bk10: 128a 709345i bk11: 128a 709173i bk12: 132a 709297i bk13: 128a 709167i bk14: 124a 709348i bk15: 124a 709181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000975178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12355
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 43
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9942
	minimum = 6
	maximum = 60
Network latency average = 10.6459
	minimum = 6
	maximum = 60
Slowest packet = 16673
Flit latency average = 11.4272
	minimum = 6
	maximum = 60
Slowest flit = 25292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00109582
	minimum = 0.000962406 (at node 0)
	maximum = 0.00133078 (at node 40)
Accepted packet rate average = 0.00109582
	minimum = 0.000962406 (at node 0)
	maximum = 0.00133078 (at node 40)
Injected flit rate average = 0.00165487
	minimum = 0.000962406 (at node 0)
	maximum = 0.002937 (at node 40)
Accepted flit rate average= 0.00165487
	minimum = 0.00122126 (at node 45)
	maximum = 0.0020642 (at node 11)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0148 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 10.6671 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 11.463 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000908002 (2 samples)
	minimum = 0.000796545 (2 samples)
	maximum = 0.00109952 (2 samples)
Accepted packet rate average = 0.000908002 (2 samples)
	minimum = 0.000796545 (2 samples)
	maximum = 0.00109952 (2 samples)
Injected flit rate average = 0.00137369 (2 samples)
	minimum = 0.000796545 (2 samples)
	maximum = 0.00242532 (2 samples)
Accepted flit rate average = 0.00137369 (2 samples)
	minimum = 0.00100805 (2 samples)
	maximum = 0.00170814 (2 samples)
Injected packet size average = 1.51287 (2 samples)
Accepted packet size average = 1.51287 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 42 sec (342 sec)
gpgpu_simulation_rate = 27535 (inst/sec)
gpgpu_simulation_rate = 2423 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 169792
gpu_sim_insn = 4971019
gpu_ipc =      29.2771
gpu_tot_sim_cycle = 1226011
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      11.7357
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 498
partiton_reqs_in_parallel = 3735424
partiton_reqs_in_parallel_total    = 8407542
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9045
partiton_reqs_in_parallel_util = 3735424
partiton_reqs_in_parallel_util_total    = 8407542
gpu_sim_cycle_parition_util = 169792
gpu_tot_sim_cycle_parition_util    = 382161
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8450
partiton_replys_in_parallel_total    = 16591
L2_BW  =       4.7171 GB/Sec
L2_BW_total  =       1.9359 GB/Sec
gpu_total_sim_rate=30875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 4641
	L1I_total_cache_miss_rate = 0.0177
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 257593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4641
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 289, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 247, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77879	W0_Idle:11783640	W0_Scoreboard:16185895	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 41588 
averagemflatency = 11113 
max_icnt2mem_latency = 41335 
max_icnt2sh_latency = 1226010 
mrq_lat_table:3543 	80 	469 	125 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8758 	696 	0 	0 	1290 	2582 	3857 	6396 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6719 	34 	32 	0 	2816 	0 	0 	0 	0 	1290 	2582 	3857 	6396 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15514 	8233 	1029 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	75 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	2 	2 	4 	26 	42 	50 	76 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        13         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         7         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16        16        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        13         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0        16        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    100683    116316    150470    150472    181950    181952      1035    152579     39177    227717     99974     52487    133659     53503     85054     85055 
dram[1]:    116313    116316    150470    150472    181950    181952    189765      1046     39180     85583     36470     52492     53501     53503     85054    121395 
dram[2]:    116313    116316    150470    150472    181950    181952      1038      1043    116270    196956     79133     52487     53501     53503     85054     85055 
dram[3]:    116313    116316    121523    150472    181950    181952     88395    168722     98035     39180     52492    192274     53501     53503     85054     85055 
dram[4]:    116313    130694    150470    150472    181950    181952    133263      1004     39180     47371     52496     52497     53501     53503     84826     84266 
dram[5]:    116317    116319    150474    150477    181955    181956     52027      1014     39184     39184     52492     52492     65817     53507     44527     81045 
dram[6]:    116313    116316    150470    150472    181950    181952    223134    119707     64746     39180     52496     52497    142002     53503    124260    123438 
dram[7]:    116317    116319    150474    150477    181955    181956       975      1030     72556     39178     52492     52492     53506     53507     85057     85059 
dram[8]:    116313    116316    150470    150472    181950    181952    198108      1035    111542     39180     52496     52497     91581     53503     85054     85055 
dram[9]:    116317    116319    150474    150477    181955    181956      1031      1033     39179     39178     52488     52487     53506     53507     85057     85059 
dram[10]:    116313    116316    150470    150472    142655    181952     18071      1043    225117     39180     52492     52492    167028     53503     85054     85055 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  4.500000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 16.500000 
dram[2]: 16.000000  8.500000  5.666667 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  9.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  4.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      60877     70329     76920     63397     53798     49064     25716     24813     64809     54997     77021     79191     78957     83091     61205     62928
dram[1]:      71705     71627     69801     77497     53139     48775     24506     24438     60812     62656     74725     76902     83789     83737     63618     61803
dram[2]:      72331     69321     76071     78136     41217     50527     25723     25719     52993     56173     71649     69342     84435     82241     64238     64198
dram[3]:      72951     64938     75534     78779     46779     50781     25713     23135     56420     59776     74347     70039     86378     86342     64876     64831
dram[4]:      65925     66049     79486     79408     58982     59001     20324     21165     62424     60105     73654     73623     82497     82441     63561     63509
dram[5]:      74316     70899     80126     80051     54003     59629     20371     21787     62196     63592     71313     75230     78377     78794     63541     63492
dram[6]:      65250     61525     67118     80748     57469     63542     22672     21045     55923     61187     74135     75894     76963     83720     60878     64126
dram[7]:      65859     63057     77154     69709     60907     60763     24421     24426     59244     63186     74977     72424     84419     84378     65008     66778
dram[8]:      66519     63590     72421     72358     49390     64221     23911     25097     62032     64384     76239     76215     73625     80465     66990     66575
dram[9]:      63302     67132     70395     68675     50033     58686     25070     25078     61745     61718     79510     79475     79166     84058     67313     63806
dram[10]:      63897     67747     73651     73572     53055     52854     27431     28335     57211     59127     74605     78517     80791     85692     68305     68260
maximum mf latency per bank:
dram[0]:      39171     39161     39173     39163     26323     26331     18480     18488     31341     31345     36712     36685     36524     36511     33931     33913
dram[1]:      39133     39130     39134     39132     26301     26310     26070     18485     31343     31352     38860     36656     36524     36514     33961     33951
dram[2]:      39171     39161     41588     39163     26299     26300     18502     18507     31341     31327     36710     36695     36524     36514     33923     33920
dram[3]:      39133     39130     39134     39132     26310     26314     25546     18527     31343     31348     36721     36708     36524     36517     33961     33951
dram[4]:      39171     39157     39173     39163     26311     26309     18514     18468     31345     31327     36703     36677     36489     36482     33923     33920
dram[5]:      39171     39163     39134     39132     26316     26321     18528     18475     31339     31344     36711     36684     36524     36513     33961     33948
dram[6]:      39133     39132     39173     39163     26318     26316     18466     18469     31341     31337     36699     36688     36491     36482     33961     33951
dram[7]:      39171     39161     39134     39132     26313     26316     18470     18476     31339     31342     36709     36701     36524     36513     33961     33951
dram[8]:      39133     39130     36568     36560     26328     26334     18468     18471     31343     31349     36673     36664     36491     36482     33961     33951
dram[9]:      39171     39161     39173     39163     26326     26334     18467     18470     31341     31345     36705     36691     36524     36513     33961     33951
dram[10]:      39133     39130     39134     39132     26325     26331     18482     18488     31343     31349     36677     36659     36491     36482     33961     33953
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023287 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.003019
n_activity=5217 dram_eff=0.5931
bk0: 76a 1024662i bk1: 64a 1024677i bk2: 64a 1024767i bk3: 72a 1024613i bk4: 64a 1024767i bk5: 68a 1024667i bk6: 64a 1024771i bk7: 68a 1024638i bk8: 104a 1024671i bk9: 116a 1024427i bk10: 132a 1024577i bk11: 128a 1024441i bk12: 132a 1024572i bk13: 128a 1024441i bk14: 132a 1024581i bk15: 128a 1024444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000938635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023322 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.002966
n_activity=4962 dram_eff=0.6127
bk0: 64a 1024759i bk1: 64a 1024677i bk2: 68a 1024726i bk3: 64a 1024681i bk4: 64a 1024761i bk5: 72a 1024616i bk6: 64a 1024735i bk7: 64a 1024680i bk8: 108a 1024632i bk9: 108a 1024498i bk10: 136a 1024534i bk11: 128a 1024447i bk12: 128a 1024612i bk13: 128a 1024451i bk14: 128a 1024610i bk15: 128a 1024443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000957174
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023302 n_act=35 n_pre=19 n_req=387 n_rd=1532 n_write=4 bw_util=0.002997
n_activity=5044 dram_eff=0.609
bk0: 64a 1024759i bk1: 68a 1024644i bk2: 68a 1024704i bk3: 64a 1024677i bk4: 76a 1024670i bk5: 64a 1024700i bk6: 64a 1024747i bk7: 64a 1024689i bk8: 112a 1024600i bk9: 108a 1024495i bk10: 132a 1024583i bk11: 132a 1024410i bk12: 128a 1024620i bk13: 132a 1024416i bk14: 128a 1024617i bk15: 128a 1024439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000933757
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f5ce5572e10 :  mf: uid=461269, sid26:w31, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1226010), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023307 n_act=34 n_pre=18 n_req=388 n_rd=1527 n_write=6 bw_util=0.002992
n_activity=4982 dram_eff=0.6154
bk0: 64a 1024753i bk1: 68a 1024643i bk2: 68a 1024730i bk3: 64a 1024672i bk4: 68a 1024718i bk5: 68a 1024658i bk6: 68a 1024732i bk7: 67a 1024649i bk8: 112a 1024585i bk9: 108a 1024496i bk10: 128a 1024620i bk11: 132a 1024410i bk12: 128a 1024606i bk13: 128a 1024446i bk14: 128a 1024605i bk15: 128a 1024446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000956198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023326 n_act=31 n_pre=15 n_req=380 n_rd=1520 n_write=0 bw_util=0.002966
n_activity=4885 dram_eff=0.6223
bk0: 72a 1024711i bk1: 72a 1024610i bk2: 64a 1024749i bk3: 64a 1024678i bk4: 64a 1024765i bk5: 64a 1024688i bk6: 68a 1024738i bk7: 64a 1024710i bk8: 104a 1024663i bk9: 108a 1024499i bk10: 128a 1024613i bk11: 128a 1024449i bk12: 128a 1024615i bk13: 128a 1024455i bk14: 132a 1024573i bk15: 132a 1024405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000834234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023313 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.002984
n_activity=5038 dram_eff=0.607
bk0: 64a 1024748i bk1: 68a 1024643i bk2: 64a 1024751i bk3: 64a 1024679i bk4: 68a 1024730i bk5: 64a 1024686i bk6: 68a 1024734i bk7: 64a 1024697i bk8: 108a 1024622i bk9: 104a 1024532i bk10: 132a 1024569i bk11: 128a 1024464i bk12: 132a 1024578i bk13: 132a 1024414i bk14: 132a 1024571i bk15: 132a 1024408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000718124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023275 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.003034
n_activity=5374 dram_eff=0.5787
bk0: 64a 1024753i bk1: 68a 1024653i bk2: 76a 1024654i bk3: 64a 1024678i bk4: 68a 1024729i bk5: 64a 1024694i bk6: 64a 1024752i bk7: 72a 1024625i bk8: 112a 1024592i bk9: 104a 1024534i bk10: 132a 1024571i bk11: 128a 1024452i bk12: 136a 1024543i bk13: 128a 1024443i bk14: 136a 1024533i bk15: 132a 1024408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000744469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023325 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.002964
n_activity=5001 dram_eff=0.6075
bk0: 64a 1024753i bk1: 68a 1024655i bk2: 68a 1024722i bk3: 72a 1024607i bk4: 64a 1024764i bk5: 60a 1024694i bk6: 64a 1024754i bk7: 64a 1024707i bk8: 108a 1024625i bk9: 104a 1024540i bk10: 132a 1024582i bk11: 132a 1024419i bk12: 128a 1024614i bk13: 128a 1024449i bk14: 132a 1024573i bk15: 128a 1024445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000659582
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023332 n_act=32 n_pre=16 n_req=384 n_rd=1504 n_write=8 bw_util=0.002951
n_activity=4976 dram_eff=0.6077
bk0: 64a 1024761i bk1: 68a 1024653i bk2: 64a 1024763i bk3: 64a 1024684i bk4: 72a 1024638i bk5: 60a 1024701i bk6: 64a 1024752i bk7: 64a 1024698i bk8: 108a 1024637i bk9: 104a 1024538i bk10: 128a 1024614i bk11: 128a 1024453i bk12: 132a 1024571i bk13: 132a 1024408i bk14: 128a 1024618i bk15: 124a 1024445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0007874
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023335 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.002949
n_activity=4945 dram_eff=0.6111
bk0: 68a 1024727i bk1: 64a 1024682i bk2: 68a 1024730i bk3: 68a 1024655i bk4: 68a 1024696i bk5: 60a 1024709i bk6: 64a 1024752i bk7: 64a 1024691i bk8: 108a 1024656i bk9: 108a 1024529i bk10: 128a 1024616i bk11: 128a 1024456i bk12: 132a 1024586i bk13: 128a 1024449i bk14: 124a 1024629i bk15: 128a 1024421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000659582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1024892 n_nop=1023326 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.002966
n_activity=4981 dram_eff=0.6103
bk0: 68a 1024728i bk1: 64a 1024675i bk2: 64a 1024764i bk3: 64a 1024687i bk4: 64a 1024758i bk5: 68a 1024680i bk6: 68a 1024719i bk7: 64a 1024670i bk8: 112a 1024617i bk9: 112a 1024492i bk10: 132a 1024584i bk11: 128a 1024449i bk12: 132a 1024573i bk13: 128a 1024444i bk14: 124a 1024625i bk15: 124a 1024459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000692756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1133, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 25041
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12356
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=50433
icnt_total_pkts_simt_to_mem=25159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.17047
	minimum = 6
	maximum = 24
Network latency average = 7.16728
	minimum = 6
	maximum = 22
Slowest packet = 34361
Flit latency average = 6.76794
	minimum = 6
	maximum = 21
Slowest flit = 51875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000995341
	minimum = 0.000800985 (at node 19)
	maximum = 0.00119559 (at node 40)
Accepted packet rate average = 0.000995341
	minimum = 0.000800985 (at node 19)
	maximum = 0.00119559 (at node 40)
Injected flit rate average = 0.00149407
	minimum = 0.000800985 (at node 19)
	maximum = 0.00237351 (at node 40)
Accepted flit rate average= 0.00149407
	minimum = 0.00109841 (at node 45)
	maximum = 0.00208197 (at node 26)
Injected packet length average = 1.50107
Accepted packet length average = 1.50107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.73333 (3 samples)
	minimum = 6 (3 samples)
	maximum = 48 (3 samples)
Network latency average = 9.50051 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47.3333 (3 samples)
Flit latency average = 9.89798 (3 samples)
	minimum = 6 (3 samples)
	maximum = 47 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000937115 (3 samples)
	minimum = 0.000798025 (3 samples)
	maximum = 0.00113154 (3 samples)
Accepted packet rate average = 0.000937115 (3 samples)
	minimum = 0.000798025 (3 samples)
	maximum = 0.00113154 (3 samples)
Injected flit rate average = 0.00141382 (3 samples)
	minimum = 0.000798025 (3 samples)
	maximum = 0.00240805 (3 samples)
Accepted flit rate average = 0.00141382 (3 samples)
	minimum = 0.00103817 (3 samples)
	maximum = 0.00183275 (3 samples)
Injected packet size average = 1.50869 (3 samples)
Accepted packet size average = 1.50869 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 46 sec (466 sec)
gpgpu_simulation_rate = 30875 (inst/sec)
gpgpu_simulation_rate = 2630 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3383
gpu_sim_insn = 4447144
gpu_ipc =    1314.5563
gpu_tot_sim_cycle = 1451544
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      12.9760
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 580
partiton_reqs_in_parallel = 74426
partiton_reqs_in_parallel_total    = 12142966
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4168
partiton_reqs_in_parallel_util = 74426
partiton_reqs_in_parallel_util_total    = 12142966
gpu_sim_cycle_parition_util = 3383
gpu_tot_sim_cycle_parition_util    = 551953
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25041
L2_BW  =     232.7433 GB/Sec
L2_BW_total  =       2.1776 GB/Sec
gpu_total_sim_rate=39486

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 4641
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 339508
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4641
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 396, 396, 396, 396, 396, 396, 411, 396, 396, 396, 396, 396, 396, 396, 396, 396, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 394, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 331, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94381	W0_Idle:11786848	W0_Scoreboard:16219358	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1176 {8:147,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 19992 {136:147,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 41588 
averagemflatency = 8497 
max_icnt2mem_latency = 41335 
max_icnt2sh_latency = 1451543 
mrq_lat_table:3543 	80 	469 	125 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17052 	709 	0 	0 	1290 	2582 	3857 	6396 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10461 	225 	33 	0 	7189 	0 	0 	0 	0 	1290 	2582 	3857 	6396 	1315 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	22240 	9580 	1127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	211 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	2 	2 	4 	26 	43 	50 	76 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        13         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         7         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16        16        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        13         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0        16        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    100683    116316    150470    150472    181950    181952      1035    152579     39177    227717     99974     52487    133659     53503     85054     85055 
dram[1]:    116313    116316    150470    150472    181950    181952    189765      1046     39180     85583     36470     52492     53501     53503     85054    121395 
dram[2]:    116313    116316    150470    150472    181950    181952      1038      1043    116270    196956     79133     52487     53501     53503     85054     85055 
dram[3]:    116313    116316    121523    150472    181950    181952     88395    168722     98035     39180     52492    192274     53501     53503     85054     85055 
dram[4]:    116313    130694    150470    150472    181950    181952    133263      1004     39180     47371     52496     52497     53501     53503     84826     84266 
dram[5]:    116317    116319    150474    150477    181955    181956     52027      1014     39184     39184     52492     52492     65817     53507     44527     81045 
dram[6]:    116313    116316    150470    150472    181950    181952    223134    119707     64746     39180     52496     52497    142002     53503    124260    123438 
dram[7]:    116317    116319    150474    150477    181955    181956       975      1030     72556     39178     52492     52492     53506     53507     85057     85059 
dram[8]:    116313    116316    150470    150472    181950    181952    198108      1035    111542     39180     52496     52497     91581     53503     85054     85055 
dram[9]:    116317    116319    150474    150477    181955    181956      1031      1033     39179     39178     52488     52487     53506     53507     85057     85059 
dram[10]:    116313    116316    150470    150472    142655    181952     18071      1043    225117     39180     52492     52492    167028     53503     85054     85055 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  4.500000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 16.500000 
dram[2]: 16.000000  8.500000  5.666667 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000 11.333333 16.000000 16.000000 16.000000 16.000000 
dram[4]:  9.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  4.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      60889     70329     76935     63397     54411     49597     26509     25546     65263     55355     77387     79549     79323     83480     61602     63324
dram[1]:      71705     71627     69801     77505     53749     49325     25254     25170     61235     63090     75040     77223     84174     84114     64031     62190
dram[2]:      72331     69349     76071     78136     41678     51115     26522     26481     53450     56632     72011     69679     84770     82566     64638     64592
dram[3]:      72959     64938     75534     78779     47283     51346     26484     23835     56898     60276     74744     70406     86762     86714     65245     65199
dram[4]:      65950     66069     79494     79408     59572     59572     21058     21930     62889     60540     74024     73963     82865     82786     63914     63845
dram[5]:      74316     70912     80134     80051     54555     60239     21074     22532     62634     64027     71642     75577     78699     79113     63908     63849
dram[6]:      65250     61525     67136     80748     58008     64125     23434     21689     56377     61692     74507     76253     77299     84081     61258     64523
dram[7]:      65859     63071     77167     69722     61498     61392     25241     25190     59665     63605     75346     72763     84792     84737     65391     67155
dram[8]:      66519     63603     72421     72372     49870     64827     24673     25896     62448     64788     76620     76583     74082     80834     67362     66919
dram[9]:      63316     67161     70395     68688     50591     59305     25879     25858     62210     62165     79886     79837     79547     84441     67657     64133
dram[10]:      63905     67755     73651     73572     53664     53450     28185     29086     57635     59545     74969     78892     81147     86060     68676     68628
maximum mf latency per bank:
dram[0]:      39171     39161     39173     39163     26323     26331     18480     18488     31341     31345     36712     36685     36524     36511     33931     33913
dram[1]:      39133     39130     39134     39132     26301     26310     26070     18485     31343     31352     38860     36656     36524     36514     33961     33951
dram[2]:      39171     39161     41588     39163     26299     26300     18502     18507     31341     31327     36710     36695     36524     36514     33923     33920
dram[3]:      39133     39130     39134     39132     26310     26314     25546     18527     31343     31348     36721     36708     36524     36517     33961     33951
dram[4]:      39171     39157     39173     39163     26311     26309     18514     18468     31345     31327     36703     36677     36489     36482     33923     33920
dram[5]:      39171     39163     39134     39132     26316     26321     18528     18475     31339     31344     36711     36684     36524     36513     33961     33948
dram[6]:      39133     39132     39173     39163     26318     26316     18466     18469     31341     31337     36699     36688     36491     36482     33961     33951
dram[7]:      39171     39161     39134     39132     26313     26316     18470     18476     31339     31342     36709     36701     36524     36513     33961     33951
dram[8]:      39133     39130     36568     36560     26328     26334     18468     18471     31343     31349     36673     36664     36491     36482     33961     33951
dram[9]:      39171     39161     39173     39163     26326     26334     18467     18470     31341     31345     36705     36691     36524     36513     33961     33951
dram[10]:      39133     39130     39134     39132     26325     26331     18482     18488     31343     31349     36677     36659     36491     36482     33961     33953
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029567 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.003
n_activity=5217 dram_eff=0.5931
bk0: 76a 1030942i bk1: 64a 1030957i bk2: 64a 1031047i bk3: 72a 1030893i bk4: 64a 1031047i bk5: 68a 1030947i bk6: 64a 1031051i bk7: 68a 1030918i bk8: 104a 1030951i bk9: 116a 1030707i bk10: 132a 1030857i bk11: 128a 1030721i bk12: 132a 1030852i bk13: 128a 1030721i bk14: 132a 1030861i bk15: 128a 1030724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000932919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029602 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.002948
n_activity=4962 dram_eff=0.6127
bk0: 64a 1031039i bk1: 64a 1030957i bk2: 68a 1031006i bk3: 64a 1030961i bk4: 64a 1031041i bk5: 72a 1030896i bk6: 64a 1031015i bk7: 64a 1030960i bk8: 108a 1030912i bk9: 108a 1030778i bk10: 136a 1030814i bk11: 128a 1030727i bk12: 128a 1030892i bk13: 128a 1030731i bk14: 128a 1030890i bk15: 128a 1030723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000951345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029582 n_act=35 n_pre=19 n_req=387 n_rd=1532 n_write=4 bw_util=0.002979
n_activity=5044 dram_eff=0.609
bk0: 64a 1031039i bk1: 68a 1030924i bk2: 68a 1030984i bk3: 64a 1030957i bk4: 76a 1030950i bk5: 64a 1030980i bk6: 64a 1031027i bk7: 64a 1030969i bk8: 112a 1030880i bk9: 108a 1030775i bk10: 132a 1030863i bk11: 132a 1030690i bk12: 128a 1030900i bk13: 132a 1030696i bk14: 128a 1030897i bk15: 128a 1030719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00092807
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029586 n_act=34 n_pre=18 n_req=388 n_rd=1528 n_write=6 bw_util=0.002975
n_activity=4999 dram_eff=0.6137
bk0: 64a 1031033i bk1: 68a 1030923i bk2: 68a 1031010i bk3: 64a 1030952i bk4: 68a 1030998i bk5: 68a 1030938i bk6: 68a 1031012i bk7: 68a 1030927i bk8: 112a 1030865i bk9: 108a 1030776i bk10: 128a 1030900i bk11: 132a 1030690i bk12: 128a 1030886i bk13: 128a 1030726i bk14: 128a 1030885i bk15: 128a 1030726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000950375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029606 n_act=31 n_pre=15 n_req=380 n_rd=1520 n_write=0 bw_util=0.002948
n_activity=4885 dram_eff=0.6223
bk0: 72a 1030991i bk1: 72a 1030890i bk2: 64a 1031029i bk3: 64a 1030958i bk4: 64a 1031045i bk5: 64a 1030968i bk6: 68a 1031018i bk7: 64a 1030990i bk8: 104a 1030943i bk9: 108a 1030779i bk10: 128a 1030893i bk11: 128a 1030729i bk12: 128a 1030895i bk13: 128a 1030735i bk14: 132a 1030853i bk15: 132a 1030685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000829154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029593 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.002966
n_activity=5038 dram_eff=0.607
bk0: 64a 1031028i bk1: 68a 1030923i bk2: 64a 1031031i bk3: 64a 1030959i bk4: 68a 1031010i bk5: 64a 1030966i bk6: 68a 1031014i bk7: 64a 1030977i bk8: 108a 1030902i bk9: 104a 1030812i bk10: 132a 1030849i bk11: 128a 1030744i bk12: 132a 1030858i bk13: 132a 1030694i bk14: 132a 1030851i bk15: 132a 1030688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000713751
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029555 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.003016
n_activity=5374 dram_eff=0.5787
bk0: 64a 1031033i bk1: 68a 1030933i bk2: 76a 1030934i bk3: 64a 1030958i bk4: 68a 1031009i bk5: 64a 1030974i bk6: 64a 1031032i bk7: 72a 1030905i bk8: 112a 1030872i bk9: 104a 1030814i bk10: 132a 1030851i bk11: 128a 1030732i bk12: 136a 1030823i bk13: 128a 1030723i bk14: 136a 1030813i bk15: 132a 1030688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000739935
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029605 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.002946
n_activity=5001 dram_eff=0.6075
bk0: 64a 1031033i bk1: 68a 1030935i bk2: 68a 1031002i bk3: 72a 1030887i bk4: 64a 1031044i bk5: 60a 1030974i bk6: 64a 1031034i bk7: 64a 1030987i bk8: 108a 1030905i bk9: 104a 1030820i bk10: 132a 1030862i bk11: 132a 1030699i bk12: 128a 1030894i bk13: 128a 1030729i bk14: 132a 1030853i bk15: 128a 1030725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655565
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029612 n_act=32 n_pre=16 n_req=384 n_rd=1504 n_write=8 bw_util=0.002933
n_activity=4976 dram_eff=0.6077
bk0: 64a 1031041i bk1: 68a 1030933i bk2: 64a 1031043i bk3: 64a 1030964i bk4: 72a 1030918i bk5: 60a 1030981i bk6: 64a 1031032i bk7: 64a 1030978i bk8: 108a 1030917i bk9: 104a 1030818i bk10: 128a 1030894i bk11: 128a 1030733i bk12: 132a 1030851i bk13: 132a 1030688i bk14: 128a 1030898i bk15: 124a 1030725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029615 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.002931
n_activity=4945 dram_eff=0.6111
bk0: 68a 1031007i bk1: 64a 1030962i bk2: 68a 1031010i bk3: 68a 1030935i bk4: 68a 1030976i bk5: 60a 1030989i bk6: 64a 1031032i bk7: 64a 1030971i bk8: 108a 1030936i bk9: 108a 1030809i bk10: 128a 1030896i bk11: 128a 1030736i bk12: 132a 1030866i bk13: 128a 1030729i bk14: 124a 1030909i bk15: 128a 1030701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655565
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031172 n_nop=1029606 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.002948
n_activity=4981 dram_eff=0.6103
bk0: 68a 1031008i bk1: 64a 1030955i bk2: 64a 1031044i bk3: 64a 1030967i bk4: 64a 1031038i bk5: 68a 1030960i bk6: 68a 1030999i bk7: 64a 1030950i bk8: 112a 1030897i bk9: 112a 1030772i bk10: 132a 1030864i bk11: 128a 1030729i bk12: 132a 1030853i bk13: 128a 1030724i bk14: 124a 1030905i bk15: 124a 1030739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000688537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1511, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 33348
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12356
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=66911
icnt_total_pkts_simt_to_mem=33602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.72168
	minimum = 6
	maximum = 53
Network latency average = 8.58384
	minimum = 6
	maximum = 47
Slowest packet = 50664
Flit latency average = 8.42908
	minimum = 6
	maximum = 46
Slowest flit = 99084
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0491248
	minimum = 0.0408043 (at node 13)
	maximum = 0.060615 (at node 44)
Accepted packet rate average = 0.0491248
	minimum = 0.0408043 (at node 13)
	maximum = 0.060615 (at node 44)
Injected flit rate average = 0.0736872
	minimum = 0.0413956 (at node 13)
	maximum = 0.115464 (at node 44)
Accepted flit rate average= 0.0736872
	minimum = 0.0555884 (at node 30)
	maximum = 0.0910704 (at node 3)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48042 (4 samples)
	minimum = 6 (4 samples)
	maximum = 49.25 (4 samples)
Network latency average = 9.27134 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47.25 (4 samples)
Flit latency average = 9.53076 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.012984 (4 samples)
	minimum = 0.0107996 (4 samples)
	maximum = 0.0160024 (4 samples)
Accepted packet rate average = 0.012984 (4 samples)
	minimum = 0.0107996 (4 samples)
	maximum = 0.0160024 (4 samples)
Injected flit rate average = 0.0194822 (4 samples)
	minimum = 0.0109474 (4 samples)
	maximum = 0.0306721 (4 samples)
Accepted flit rate average = 0.0194822 (4 samples)
	minimum = 0.0146757 (4 samples)
	maximum = 0.0241422 (4 samples)
Injected packet size average = 1.50047 (4 samples)
Accepted packet size average = 1.50047 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 57 sec (477 sec)
gpgpu_simulation_rate = 39486 (inst/sec)
gpgpu_simulation_rate = 3043 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 554916
gpu_sim_insn = 4974794
gpu_ipc =       8.9649
gpu_tot_sim_cycle = 2233682
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.6596
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 581
partiton_reqs_in_parallel = 12208152
partiton_reqs_in_parallel_total    = 12217392
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.9351
partiton_reqs_in_parallel_util = 12208152
partiton_reqs_in_parallel_util_total    = 12217392
gpu_sim_cycle_parition_util = 554916
gpu_tot_sim_cycle_parition_util    = 555336
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 9547
partiton_replys_in_parallel_total    = 33348
L2_BW  =       1.6307 GB/Sec
L2_BW_total  =       1.8202 GB/Sec
gpu_total_sim_rate=27180

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 4657
	L1I_total_cache_miss_rate = 0.0107
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431997
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4657
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
555, 555, 554, 555, 554, 555, 923, 555, 555, 555, 555, 555, 555, 555, 555, 555, 511, 511, 511, 511, 511, 511, 526, 511, 511, 511, 511, 511, 511, 511, 511, 511, 486, 486, 486, 486, 486, 486, 486, 486, 486, 486, 486, 486, 631, 486, 486, 486, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 423, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118452	W0_Idle:40002256	W0_Scoreboard:18898794	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1304 {8:163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22168 {136:163,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 59634 
averagemflatency = 6704 
max_icnt2mem_latency = 59393 
max_icnt2sh_latency = 2233681 
mrq_lat_table:3961 	81 	469 	278 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26189 	869 	0 	1 	1294 	2591 	3884 	6501 	1403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	16628 	245 	33 	0 	10315 	0 	0 	1 	0 	1294 	2591 	3886 	6501 	1401 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31074 	9902 	1128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	104 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	19 	2 	7 	37 	77 	81 	137 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    226945    116316    438403    321913    181950    181952    326913    152579    140251    227717    250094    412044    133659    327228    258493     85055 
dram[1]:    214623    256451    202606    284582    181950    366315    189765    122225     39180    166381    264267    348783     53501     53503     85054    316626 
dram[2]:    143219    116316    223864    293085    181950    181952    218451    174328    116270    365861    165668    236676     53501    484691    289035    483726 
dram[3]:    259431    175864    121523    370883    274686    259973    211603    168722    360411    163553    350728    354733    284233    304951    414714     85055 
dram[4]:    139552    211066    245507    311208    181950    181952    164752    137897    319939     47371    158833    221325    319723     53503    195785     84266 
dram[5]:    378079    230400    278513    425235    371032    349496     52027    276589    224627    314882    208923     52492     65817    340452    166076     81045 
dram[6]:    116313    283793    273383    150472    216813    265500    471995    142223    200769    269381     52496    190802    219418    423811    124260    249961 
dram[7]:    501586    116319    150474    150477    181955    324601    300073    238496    332921    475169    138663    250717    318448    352312    183513    345021 
dram[8]:    116313    116316    150470    150472    181950    181952    198108    148260    111542    363211    355492     52497     91581    269728    196013     85055 
dram[9]:    116317    270797    150474    150477    181955    182987    216657      1033    470278    412428     52488    337798     53506    362256    271990    290319 
dram[10]:    385956    161771    166208    355471    142763    181952    475088    277728    397761    242883    295487     52492    167028    182987    179655    312477 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  3.666667  6.666667  9.000000  9.333333  3.888889  5.125000  9.000000 16.000000 11.000000 11.333333 12.333333 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  3.857143  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  4.166667  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  4.222222  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  5.000000  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  3.666667  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  9.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/686 = 7.013120
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      49412     66849     65286     60873     51074     45619     22403     25583     57817     50787     73285     69676     79651     75279     57378     61308
dram[1]:      58392     60448     66635     66208     50701     42269     23980     22874     61544     51966     65665     69547     84531     82093     62304     56397
dram[2]:      56174     66129     54536     56406     39963     44288     22734     25182     51871     49857     67974     64369     85126     73967     61640     62549
dram[3]:      57177     47350     72715     74659     46701     41395     25449     23917     55295     51724     70693     65318     76242     81291     62312     59907
dram[4]:      51406     55011     61624     67347     59704     56209     18328     21153     56392     58659     71156     72062     74618     83127     53733     58382
dram[5]:      64286     57890     57566     67541     48894     54549     21149     22815     55590     47832     62144     66474     75525     74521     60305     64214
dram[6]:      55519     56769     64406     78193     49582     59511     21944     20972     45635     53754     74853     72315     75979     78779     58875     58719
dram[7]:      55147     54690     63543     70202     58282     48591     22386     21513     57911     59347     68317     65438     71485     78996     59686     65125
dram[8]:      64260     57493     48617     52638     46275     62086     24573     22169     62752     60465     74649     73845     74372     71920     63254     67287
dram[9]:      61212     59750     69429     61929     48085     50440     23657     25866     60959     58820     77030     77749     79875     80842     63930     58401
dram[10]:      51618     58708     55935     67493     48299     45717     23014     27657     52357     50874     73678     68643     81474     76117     63315     65856
maximum mf latency per bank:
dram[0]:      46711     39161     39173     39163     46724     26331     18480     18488     49329     53664     36712     36685     36524     36511     33931     46711
dram[1]:      39698     48888     39134     47717     26301     38624     49315     18485     31343     40299     49316     36656     36524     36514     57029     33951
dram[2]:      54098     39161     41588     39163     26299     26300     37707     54074     48990     41013     41501     36695     36524     36514     33923     33920
dram[3]:      49214     39130     39134     39132     58978     39090     49756     18527     31343     31348     36721     36708     36524     38135     33961     35431
dram[4]:      51058     39157     45428     39163     26311     26309     51920     50210     48465     31327     36703     36677     36489     36482     57186     33920
dram[5]:      39171     49315     39134     41662     26316     26321     18528     43768     40844     31344     36711     36684     36524     46609     35351     33948
dram[6]:      39133     39132     39173     39163     38894     42579     42918     35431     45837     31337     36699     51162     36491     37583     33961     33951
dram[7]:      39171     39161     39134     39132     26313     26316     44118     46707     31339     31342     36709     44994     47892     36513     51831     33951
dram[8]:      39133     39130     48352     42122     26328     26334     20950     40651     31343     31349     36673     49045     36491     36482     33961     33951
dram[9]:      39171     49635     43823     39163     26326     56281     20657     18470     31341     31345     51819     36691     36524     36513     33961     55431
dram[10]:      39133     39130     45976     39132     30991     26331     26101     59634     45385     46711     36677     49316     36491     53574     33961     34627
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059778 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001634
n_activity=6591 dram_eff=0.511
bk0: 92a 2061198i bk1: 68a 2061315i bk2: 76a 2061368i bk3: 76a 2061254i bk4: 68a 2061404i bk5: 76a 2061306i bk6: 76a 2061403i bk7: 68a 2061319i bk8: 120a 2061269i bk9: 128a 2060998i bk10: 136a 2061214i bk11: 140a 2061010i bk12: 132a 2061246i bk13: 136a 2061043i bk14: 140a 2061212i bk15: 132a 2061081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000582081
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059781 n_act=64 n_pre=48 n_req=433 n_rd=1656 n_write=19 bw_util=0.001625
n_activity=6668 dram_eff=0.5024
bk0: 80a 2061304i bk1: 76a 2061251i bk2: 72a 2061369i bk3: 76a 2061256i bk4: 68a 2061404i bk5: 84a 2061214i bk6: 72a 2061339i bk7: 68a 2061316i bk8: 108a 2061310i bk9: 132a 2060974i bk10: 152a 2061079i bk11: 140a 2061042i bk12: 128a 2061287i bk13: 132a 2061098i bk14: 132a 2061252i bk15: 136a 2061067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000590327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059722 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.001673
n_activity=6954 dram_eff=0.4958
bk0: 84a 2061265i bk1: 72a 2061310i bk2: 92a 2061200i bk3: 88a 2061165i bk4: 80a 2061306i bk5: 72a 2061303i bk6: 84a 2061276i bk7: 76a 2061315i bk8: 120a 2061235i bk9: 120a 2061078i bk10: 140a 2061190i bk11: 140a 2061014i bk12: 128a 2061296i bk13: 140a 2061041i bk14: 132a 2061262i bk15: 136a 2061056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000588872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059755 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.001648
n_activity=6741 dram_eff=0.5041
bk0: 80a 2061293i bk1: 92a 2061134i bk2: 72a 2061368i bk3: 68a 2061311i bk4: 76a 2061329i bk5: 84a 2061192i bk6: 80a 2061350i bk7: 68a 2061319i bk8: 116a 2061230i bk9: 124a 2061064i bk10: 132a 2061258i bk11: 140a 2061020i bk12: 140a 2061199i bk13: 136a 2061057i bk14: 132a 2061246i bk15: 136a 2061071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00060682
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059770 n_act=62 n_pre=46 n_req=439 n_rd=1668 n_write=22 bw_util=0.00164
n_activity=6627 dram_eff=0.51
bk0: 88a 2061238i bk1: 84a 2061173i bk2: 84a 2061292i bk3: 72a 2061278i bk4: 64a 2061438i bk5: 68a 2061335i bk6: 88a 2061255i bk7: 76a 2061340i bk8: 112a 2061262i bk9: 112a 2061170i bk10: 136a 2061228i bk11: 132a 2061095i bk12: 136a 2061219i bk13: 128a 2061134i bk14: 148a 2061102i bk15: 140a 2061006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000589357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc0920600, atomic=0 1 entries : 0x7f5cd9a0d600 :  mf: uid=751807, sid15:w31, part=5, addr=0xc0920660, load , size=32, unknown  status = IN_PARTITION_DRAM (2233681), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059740 n_act=65 n_pre=49 n_req=447 n_rd=1690 n_write=24 bw_util=0.001663
n_activity=6875 dram_eff=0.4986
bk0: 72a 2061359i bk1: 84a 2061214i bk2: 84a 2061281i bk3: 76a 2061274i bk4: 74a 2061338i bk5: 68a 2061322i bk6: 68a 2061414i bk7: 76a 2061333i bk8: 120a 2061223i bk9: 128a 2061029i bk10: 148a 2061095i bk11: 144a 2061049i bk12: 136a 2061229i bk13: 140a 2061016i bk14: 140a 2061176i bk15: 132a 2061083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516597
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059742 n_act=65 n_pre=49 n_req=443 n_rd=1692 n_write=20 bw_util=0.001661
n_activity=6929 dram_eff=0.4942
bk0: 80a 2061374i bk1: 72a 2061290i bk2: 80a 2061299i bk3: 68a 2061323i bk4: 80a 2061321i bk5: 72a 2061308i bk6: 80a 2061351i bk7: 80a 2061246i bk8: 136a 2061084i bk9: 116a 2061127i bk10: 132a 2061241i bk11: 136a 2061061i bk12: 140a 2061188i bk13: 136a 2061051i bk14: 140a 2061191i bk15: 144a 2060984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000459844
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059736 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.001661
n_activity=7018 dram_eff=0.4879
bk0: 76a 2061349i bk1: 80a 2061303i bk2: 76a 2061326i bk3: 72a 2061285i bk4: 68a 2061412i bk5: 72a 2061273i bk6: 76a 2061326i bk7: 88a 2061222i bk8: 112a 2061266i bk9: 108a 2061176i bk10: 148a 2061157i bk11: 152a 2060954i bk12: 148a 2061110i bk13: 136a 2061049i bk14: 144a 2061137i bk15: 136a 2061053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000468575
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059821 n_act=53 n_pre=37 n_req=427 n_rd=1640 n_write=17 bw_util=0.001608
n_activity=6302 dram_eff=0.5259
bk0: 68a 2061406i bk1: 76a 2061315i bk2: 92a 2061274i bk3: 92a 2061282i bk4: 76a 2061271i bk5: 64a 2061343i bk6: 68a 2061397i bk7: 80a 2061237i bk8: 108a 2061311i bk9: 112a 2061177i bk10: 132a 2061261i bk11: 136a 2061093i bk12: 132a 2061249i bk13: 144a 2060980i bk14: 136a 2061223i bk15: 124a 2061117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000471001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059873 n_act=50 n_pre=34 n_req=411 n_rd=1600 n_write=11 bw_util=0.001563
n_activity=6005 dram_eff=0.5366
bk0: 72a 2061393i bk1: 72a 2061288i bk2: 72a 2061398i bk3: 76a 2061316i bk4: 72a 2061342i bk5: 72a 2061280i bk6: 76a 2061330i bk7: 64a 2061362i bk8: 112a 2061301i bk9: 116a 2061142i bk10: 132a 2061254i bk11: 132a 2061100i bk12: 132a 2061263i bk13: 132a 2061091i bk14: 128a 2061269i bk15: 140a 2060990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2061568 n_nop=2059747 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.001656
n_activity=6915 dram_eff=0.4937
bk0: 88a 2061321i bk1: 76a 2061282i bk2: 80a 2061297i bk3: 72a 2061297i bk4: 72a 2061363i bk5: 80a 2061279i bk6: 80a 2061308i bk7: 72a 2061277i bk8: 128a 2061186i bk9: 128a 2061028i bk10: 136a 2061226i bk11: 140a 2061032i bk12: 132a 2061247i bk13: 140a 2061007i bk14: 132a 2061232i bk15: 128a 2061096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000493799

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 1973, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 42895
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12356
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 163
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85679
icnt_total_pkts_simt_to_mem=43523
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.32487
	minimum = 6
	maximum = 29
Network latency average = 7.31088
	minimum = 6
	maximum = 22
Slowest packet = 67593
Flit latency average = 6.92189
	minimum = 6
	maximum = 21
Slowest flit = 106754
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000344089
	minimum = 0.000259499 (at node 9)
	maximum = 0.0004334 (at node 42)
Accepted packet rate average = 0.000344089
	minimum = 0.000259499 (at node 9)
	maximum = 0.0004334 (at node 42)
Injected flit rate average = 0.000516998
	minimum = 0.000259499 (at node 9)
	maximum = 0.000852383 (at node 38)
Accepted flit rate average= 0.000516998
	minimum = 0.000376634 (at node 37)
	maximum = 0.000738852 (at node 18)
Injected packet length average = 1.50251
Accepted packet length average = 1.50251
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.04931 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45.2 (5 samples)
Network latency average = 8.87925 (5 samples)
	minimum = 6 (5 samples)
	maximum = 42.2 (5 samples)
Flit latency average = 9.00898 (5 samples)
	minimum = 6 (5 samples)
	maximum = 41.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.010456 (5 samples)
	minimum = 0.00869157 (5 samples)
	maximum = 0.0128886 (5 samples)
Accepted packet rate average = 0.010456 (5 samples)
	minimum = 0.00869157 (5 samples)
	maximum = 0.0128886 (5 samples)
Injected flit rate average = 0.0156891 (5 samples)
	minimum = 0.00880984 (5 samples)
	maximum = 0.0247082 (5 samples)
Accepted flit rate average = 0.0156891 (5 samples)
	minimum = 0.0118159 (5 samples)
	maximum = 0.0194615 (5 samples)
Injected packet size average = 1.50048 (5 samples)
Accepted packet size average = 1.50048 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 36 sec (876 sec)
gpgpu_simulation_rate = 27180 (inst/sec)
gpgpu_simulation_rate = 2549 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3526
gpu_sim_insn = 4448504
gpu_ipc =    1261.6290
gpu_tot_sim_cycle = 2459358
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.4902
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 584
partiton_reqs_in_parallel = 77572
partiton_reqs_in_parallel_total    = 24425544
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9632
partiton_reqs_in_parallel_util = 77572
partiton_reqs_in_parallel_util_total    = 24425544
gpu_sim_cycle_parition_util = 3526
gpu_tot_sim_cycle_parition_util    = 1110252
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42895
L2_BW  =     237.7127 GB/Sec
L2_BW_total  =       1.9940 GB/Sec
gpu_total_sim_rate=31894

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 4657
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 514582
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4657
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
660, 675, 659, 660, 659, 660, 1028, 660, 660, 660, 660, 660, 660, 660, 660, 660, 595, 595, 595, 595, 595, 595, 610, 595, 595, 595, 595, 595, 595, 625, 595, 595, 570, 570, 570, 570, 570, 570, 570, 585, 570, 570, 570, 570, 715, 570, 570, 570, 507, 507, 522, 522, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134947	W0_Idle:40009088	W0_Scoreboard:18934436	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1304 {8:163,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22168 {136:163,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 59634 
averagemflatency = 5583 
max_icnt2mem_latency = 59393 
max_icnt2sh_latency = 2459357 
mrq_lat_table:3961 	81 	469 	278 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35030 	871 	0 	1 	1294 	2591 	3884 	6501 	1403 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	22620 	412 	35 	0 	12997 	0 	0 	1 	0 	1294 	2591 	3886 	6501 	1401 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	38380 	10742 	1153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	776 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	285 	19 	2 	7 	37 	77 	81 	138 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    226945    116316    438403    321913    181950    181952    326913    152579    140251    227717    250094    412044    133659    327228    258493     85055 
dram[1]:    214623    256451    202606    284582    181950    366315    189765    122225     39180    166381    264267    348783     53501     53503     85054    316626 
dram[2]:    143219    116316    223864    293085    181950    181952    218451    174328    116270    365861    165668    236676     53501    484691    289035    483726 
dram[3]:    259431    175864    121523    370883    274686    259973    211603    168722    360411    163553    350728    354733    284233    304951    414714     85055 
dram[4]:    139552    211066    245507    311208    181950    181952    164752    137897    319939     47371    158833    221325    319723     53503    195785     84266 
dram[5]:    378079    230400    278513    425235    371032    349496     52027    276589    224627    314882    208923     52492     65817    340452    166076     81045 
dram[6]:    116313    283793    273383    150472    216813    265500    471995    142223    200769    269381     52496    190802    219418    423811    124260    249961 
dram[7]:    501586    116319    150474    150477    181955    324601    300073    238496    332921    475169    138663    250717    318448    352312    183513    345021 
dram[8]:    116313    116316    150470    150472    181950    181952    198108    148260    111542    363211    355492     52497     91581    269728    196013     85055 
dram[9]:    116317    270797    150474    150477    181955    182987    216657      1033    470278    412428     52488    337798     53506    362256    271990    290319 
dram[10]:    385956    161771    166208    355471    142763    181952    475088    277728    397761    242883    295487     52492    167028    182987    179655    312477 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  3.666667  6.666667  9.000000  9.333333  3.888889  5.125000  9.000000 16.000000 11.000000 11.333333 12.333333 
dram[2]:  3.833333  9.000000  3.125000  3.833333  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  3.857143  6.000000  8.500000  5.250000  3.833333  7.000000  9.000000  6.000000  5.333333 11.333333  7.400000  9.250000  8.750000 11.333333 12.000000 
dram[4]:  4.166667  3.833333  5.750000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  4.600000  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  9.250000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  4.222222  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  4.750000  5.250000  5.000000  7.250000  9.333333  6.166667  5.714286  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  3.666667  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  9.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  5.666667  4.857143  8.750000  9.500000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/686 = 7.013120
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      49441     66871     65324     60884     51543     46063     22968     26172     58152     51055     73601     69960     79951     75563     57689     61644
dram[1]:      58426     60494     66647     66237     51199     42658     24569     23495     61943     52297     65952     69883     84895     82431     62626     56680
dram[2]:      56184     66149     54559     56456     40332     44737     23255     25771     52225     50160     68318     64682     85466     74252     61941     62863
dram[3]:      57194     47400     72741     74708     47087     41747     25986     24513     55632     52047     71017     65621     76521     81589     62619     60194
dram[4]:      51426     55027     61656     67379     60213     56702     18730     21704     56725     59009     71509     72412     74924     83467     53994     58672
dram[5]:      64300     57902     57597     67576     49334     55015     21732     23386     55895     48125     62425     66786     75825     74814     60609     64540
dram[6]:      55572     56776     64424     78222     49952     59984     22443     21390     45922     54120     75196     72654     76328     79132     59213     59069
dram[7]:      55170     54731     63543     70214     58762     49050     22914     21951     58321     59755     68619     65720     71781     79342     59998     65455
dram[8]:      64267     57518     48659     52714     46629     62575     25156     22659     63237     60909     74965     74143     75239     72178     63556     67616
dram[9]:      61248     59757     69442     61960     48528     50842     24179     26464     61368     59219     77336     78072     80206     81157     64296     58695
dram[10]:      51655     58728     55941     67526     48740     46148     23466     28167     52665     51160     74019     68937     81819     76417     63645     66175
maximum mf latency per bank:
dram[0]:      46711     39161     39173     39163     46724     26331     18480     18488     49329     53664     36712     36685     36524     36511     33931     46711
dram[1]:      39698     48888     39134     47717     26301     38624     49315     18485     31343     40299     49316     36656     36524     36514     57029     33951
dram[2]:      54098     39161     41588     39163     26299     26300     37707     54074     48990     41013     41501     36695     36524     36514     33923     33920
dram[3]:      49214     39130     39134     39132     58978     39090     49756     18527     31343     31348     36721     36708     36524     38135     33961     35431
dram[4]:      51058     39157     45428     39163     26311     26309     51920     50210     48465     31327     36703     36677     36489     36482     57186     33920
dram[5]:      39171     49315     39134     41662     26316     26321     18528     43768     40844     31344     36711     36684     36524     46609     35351     33948
dram[6]:      39133     39132     39173     39163     38894     42579     42918     35431     45837     31337     36699     51162     36491     37583     33961     33951
dram[7]:      39171     39161     39134     39132     26313     26316     44118     46707     31339     31342     36709     44994     47892     36513     51831     33951
dram[8]:      39133     39130     48352     42122     26328     26334     20950     40651     31343     31349     36673     49045     36491     36482     33961     33951
dram[9]:      39171     49635     43823     39163     26326     56281     20657     18470     31341     31345     51819     36691     36524     36513     33961     55431
dram[10]:      39133     39130     45976     39132     30991     26331     26101     59634     45385     46711     36677     49316     36491     53574     33961     34627
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066324 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001629
n_activity=6591 dram_eff=0.511
bk0: 92a 2067744i bk1: 68a 2067861i bk2: 76a 2067914i bk3: 76a 2067800i bk4: 68a 2067950i bk5: 76a 2067852i bk6: 76a 2067949i bk7: 68a 2067865i bk8: 120a 2067815i bk9: 128a 2067544i bk10: 136a 2067760i bk11: 140a 2067556i bk12: 132a 2067792i bk13: 136a 2067589i bk14: 140a 2067758i bk15: 132a 2067627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000580239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066327 n_act=64 n_pre=48 n_req=433 n_rd=1656 n_write=19 bw_util=0.00162
n_activity=6668 dram_eff=0.5024
bk0: 80a 2067850i bk1: 76a 2067797i bk2: 72a 2067915i bk3: 76a 2067802i bk4: 68a 2067950i bk5: 84a 2067760i bk6: 72a 2067885i bk7: 68a 2067862i bk8: 108a 2067856i bk9: 132a 2067520i bk10: 152a 2067625i bk11: 140a 2067588i bk12: 128a 2067833i bk13: 132a 2067644i bk14: 132a 2067798i bk15: 136a 2067613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000588459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066268 n_act=69 n_pre=53 n_req=446 n_rd=1704 n_write=20 bw_util=0.001667
n_activity=6954 dram_eff=0.4958
bk0: 84a 2067811i bk1: 72a 2067856i bk2: 92a 2067746i bk3: 88a 2067711i bk4: 80a 2067852i bk5: 72a 2067849i bk6: 84a 2067822i bk7: 76a 2067861i bk8: 120a 2067781i bk9: 120a 2067624i bk10: 140a 2067736i bk11: 140a 2067560i bk12: 128a 2067842i bk13: 140a 2067587i bk14: 132a 2067808i bk15: 136a 2067602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587008
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066301 n_act=65 n_pre=49 n_req=442 n_rd=1676 n_write=23 bw_util=0.001643
n_activity=6741 dram_eff=0.5041
bk0: 80a 2067839i bk1: 92a 2067680i bk2: 72a 2067914i bk3: 68a 2067857i bk4: 76a 2067875i bk5: 84a 2067738i bk6: 80a 2067896i bk7: 68a 2067865i bk8: 116a 2067776i bk9: 124a 2067610i bk10: 132a 2067804i bk11: 140a 2067566i bk12: 140a 2067745i bk13: 136a 2067603i bk14: 132a 2067792i bk15: 136a 2067617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000604899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066316 n_act=62 n_pre=46 n_req=439 n_rd=1668 n_write=22 bw_util=0.001634
n_activity=6627 dram_eff=0.51
bk0: 88a 2067784i bk1: 84a 2067719i bk2: 84a 2067838i bk3: 72a 2067824i bk4: 64a 2067984i bk5: 68a 2067881i bk6: 88a 2067801i bk7: 76a 2067886i bk8: 112a 2067808i bk9: 112a 2067716i bk10: 136a 2067774i bk11: 132a 2067641i bk12: 136a 2067765i bk13: 128a 2067680i bk14: 148a 2067648i bk15: 140a 2067552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066284 n_act=65 n_pre=49 n_req=447 n_rd=1692 n_write=24 bw_util=0.001659
n_activity=6893 dram_eff=0.4979
bk0: 72a 2067905i bk1: 84a 2067760i bk2: 84a 2067827i bk3: 76a 2067820i bk4: 76a 2067881i bk5: 68a 2067868i bk6: 68a 2067960i bk7: 76a 2067879i bk8: 120a 2067769i bk9: 128a 2067575i bk10: 148a 2067641i bk11: 144a 2067595i bk12: 136a 2067775i bk13: 140a 2067562i bk14: 140a 2067722i bk15: 132a 2067629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000514962
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066288 n_act=65 n_pre=49 n_req=443 n_rd=1692 n_write=20 bw_util=0.001656
n_activity=6929 dram_eff=0.4942
bk0: 80a 2067920i bk1: 72a 2067836i bk2: 80a 2067845i bk3: 68a 2067869i bk4: 80a 2067867i bk5: 72a 2067854i bk6: 80a 2067897i bk7: 80a 2067792i bk8: 136a 2067630i bk9: 116a 2067673i bk10: 132a 2067787i bk11: 136a 2067607i bk12: 140a 2067734i bk13: 136a 2067597i bk14: 140a 2067737i bk15: 144a 2067530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000458389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066282 n_act=68 n_pre=52 n_req=443 n_rd=1692 n_write=20 bw_util=0.001656
n_activity=7018 dram_eff=0.4879
bk0: 76a 2067895i bk1: 80a 2067849i bk2: 76a 2067872i bk3: 72a 2067831i bk4: 68a 2067958i bk5: 72a 2067819i bk6: 76a 2067872i bk7: 88a 2067768i bk8: 112a 2067812i bk9: 108a 2067722i bk10: 148a 2067703i bk11: 152a 2067500i bk12: 148a 2067656i bk13: 136a 2067595i bk14: 144a 2067683i bk15: 136a 2067599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000467092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066367 n_act=53 n_pre=37 n_req=427 n_rd=1640 n_write=17 bw_util=0.001602
n_activity=6302 dram_eff=0.5259
bk0: 68a 2067952i bk1: 76a 2067861i bk2: 92a 2067820i bk3: 92a 2067828i bk4: 76a 2067817i bk5: 64a 2067889i bk6: 68a 2067943i bk7: 80a 2067783i bk8: 108a 2067857i bk9: 112a 2067723i bk10: 132a 2067807i bk11: 136a 2067639i bk12: 132a 2067795i bk13: 144a 2067526i bk14: 136a 2067769i bk15: 124a 2067663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046951
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066419 n_act=50 n_pre=34 n_req=411 n_rd=1600 n_write=11 bw_util=0.001558
n_activity=6005 dram_eff=0.5366
bk0: 72a 2067939i bk1: 72a 2067834i bk2: 72a 2067944i bk3: 76a 2067862i bk4: 72a 2067888i bk5: 72a 2067826i bk6: 76a 2067876i bk7: 64a 2067908i bk8: 112a 2067847i bk9: 116a 2067688i bk10: 132a 2067800i bk11: 132a 2067646i bk12: 132a 2067809i bk13: 132a 2067637i bk14: 128a 2067815i bk15: 140a 2067536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000397464
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2068114 n_nop=2066293 n_act=65 n_pre=49 n_req=444 n_rd=1684 n_write=23 bw_util=0.001651
n_activity=6915 dram_eff=0.4937
bk0: 88a 2067867i bk1: 76a 2067828i bk2: 80a 2067843i bk3: 72a 2067843i bk4: 72a 2067909i bk5: 80a 2067825i bk6: 80a 2067854i bk7: 72a 2067823i bk8: 128a 2067732i bk9: 128a 2067574i bk10: 136a 2067772i bk11: 140a 2067578i bk12: 132a 2067793i bk13: 140a 2067553i bk14: 132a 2067778i bk15: 128a 2067642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000492236

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 2369, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 51738
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12356
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 163
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102693
icnt_total_pkts_simt_to_mem=53038
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.00085
	minimum = 6
	maximum = 41
Network latency average = 7.96427
	minimum = 6
	maximum = 37
Slowest packet = 86435
Flit latency average = 7.68936
	minimum = 6
	maximum = 36
Slowest flit = 149463
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.050173
	minimum = 0.0408511 (at node 11)
	maximum = 0.0790071 (at node 44)
Accepted packet rate average = 0.050173
	minimum = 0.0408511 (at node 11)
	maximum = 0.0790071 (at node 44)
Injected flit rate average = 0.0752596
	minimum = 0.0431206 (at node 11)
	maximum = 0.131631 (at node 44)
Accepted flit rate average= 0.0752596
	minimum = 0.0570213 (at node 42)
	maximum = 0.10539 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87456 (6 samples)
	minimum = 6 (6 samples)
	maximum = 44.5 (6 samples)
Network latency average = 8.72675 (6 samples)
	minimum = 6 (6 samples)
	maximum = 41.3333 (6 samples)
Flit latency average = 8.78905 (6 samples)
	minimum = 6 (6 samples)
	maximum = 40.6667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0170755 (6 samples)
	minimum = 0.0140515 (6 samples)
	maximum = 0.0239084 (6 samples)
Accepted packet rate average = 0.0170755 (6 samples)
	minimum = 0.0140515 (6 samples)
	maximum = 0.0239084 (6 samples)
Injected flit rate average = 0.0256175 (6 samples)
	minimum = 0.0145283 (6 samples)
	maximum = 0.0425287 (6 samples)
Accepted flit rate average = 0.0256175 (6 samples)
	minimum = 0.0193501 (6 samples)
	maximum = 0.0337829 (6 samples)
Injected packet size average = 1.50025 (6 samples)
Accepted packet size average = 1.50025 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 46 sec (886 sec)
gpgpu_simulation_rate = 31894 (inst/sec)
gpgpu_simulation_rate = 2775 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1046794
gpu_sim_insn = 4995458
gpu_ipc =       4.7722
gpu_tot_sim_cycle = 3733374
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       8.9072
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 584
partiton_reqs_in_parallel = 23029468
partiton_reqs_in_parallel_total    = 24503116
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.7318
partiton_reqs_in_parallel_util = 23029468
partiton_reqs_in_parallel_util_total    = 24503116
gpu_sim_cycle_parition_util = 1046794
gpu_tot_sim_cycle_parition_util    = 1113778
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 15508
partiton_replys_in_parallel_total    = 51738
L2_BW  =       1.4042 GB/Sec
L2_BW_total  =       1.7073 GB/Sec
gpu_total_sim_rate=20314

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 618274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
775, 935, 774, 775, 774, 775, 1143, 775, 775, 775, 946, 775, 775, 775, 775, 775, 710, 881, 710, 710, 710, 710, 725, 710, 907, 710, 710, 710, 710, 740, 710, 710, 662, 662, 662, 662, 885, 662, 662, 677, 662, 662, 662, 662, 807, 662, 662, 833, 599, 848, 614, 614, 599, 599, 599, 692, 599, 599, 599, 599, 599, 599, 874, 599, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 4910
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:159687	W0_Idle:79702370	W0_Scoreboard:36664616	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 186217 
averagemflatency = 4960 
max_icnt2mem_latency = 185976 
max_icnt2sh_latency = 3733373 
mrq_lat_table:6000 	81 	469 	1016 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48826 	2074 	0 	1 	1300 	2604 	3902 	6551 	1483 	263 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	33454 	427 	35 	0 	17152 	0 	0 	1 	0 	1300 	2604 	3904 	6552 	1480 	263 	74 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	51653 	10944 	1153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	2804 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1011 	54 	4 	10 	44 	117 	185 	231 	134 	52 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    320890    297228    438403    344254    233814    357645    343061    317711    278234    450562    250094    412044    261059    362627    345434    444884 
dram[1]:    393417    256451    254982    293939    346465    366315    257035    426030    262759    376915    893020    348783    627296    658729    436237    316626 
dram[2]:    274058    530788    223864    320109    240936    181952    237684    250210    243597    365861    301822    277221    416468    484691    471906    483726 
dram[3]:    259431    225015    361069    370883    353964    309050    408637    359570    360411    193087    350728    450401    304824    375243    414714    336576 
dram[4]:    403302    266242    339740    311208    219025    238262    233579    268997    419758    375485    180277    373614    319723    234275    528747    550506 
dram[5]:    378079    277040    278513    425235    372227    657890    619618    276589    568311    314882    208923    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    409814    370000    216813    388291    471995    279273    327239    296352    239873    190802    361866    625468    379593    249961 
dram[7]:    501586    393169    150474    249208    346621    444284    426482    343726    335576    475169    312611    337626    419987    607782    470421    345021 
dram[8]:    365861    243934    386128    326084    322347    444264    202610    408381    328077    613061    355492    247904    237023    469858    267053    393216 
dram[9]:    345580    276532    242185    276315    181955    596203    225271    241635    470278    412428    257823    480411    397011    362256    437069    290319 
dram[10]:    385956    249945    231174    405769    292087    181952    475088    277728    397761    242883    295487    207343    284206    618852    179655    312477 
average row accesses per activate:
dram[0]:  2.866667  2.384615  2.916667  3.777778  2.928571  2.578947  2.611111  2.727273  5.100000  2.789474  3.388889  3.466667  4.000000  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.846154  2.846154  3.100000  2.916667  2.846154  3.333333  3.000000  3.642857  2.666667  4.700000  4.500000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.578947  4.250000  2.437500  2.588235  3.545455  3.083333  2.714286  2.916667  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  4.777778 
dram[3]:  2.777778  2.600000  3.400000  3.083333  2.500000  2.470588  2.916667  2.647059  3.571429  3.058824  4.600000  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  3.307692  2.785714  3.700000  3.000000  3.333333  3.200000  2.562500  2.875000  3.846154  3.750000  3.600000  3.846154  4.000000  8.400000  5.222222  4.888889 
dram[5]:  3.307692  2.333333  2.444444  4.444445  3.000000  4.428571  3.250000  3.222222  3.916667  2.850000  3.050000  4.083333  6.142857  3.285714  4.454545  4.166667 
dram[6]:  2.750000  3.444444  3.083333  2.900000  2.714286  2.818182  2.636364  2.714286  3.105263  3.176471  5.222222  3.250000  4.230769  6.125000  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.812500  3.100000  2.600000  3.416667  4.200000  4.400000  4.214286  3.600000  3.923077  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.300000  3.250000  4.333333  2.500000  3.500000  3.000000  2.846154  5.750000  3.727273  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.714286  2.642857  2.562500  3.500000  2.833333  3.875000  3.285714  4.000000  3.714286  5.333333  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  3.000000  2.263158  4.833333  2.928571  2.625000  2.611111  2.523809  3.176471  2.947368  4.181818  4.000000  6.250000  5.000000  3.642857  6.833333 
average row locality = 7597/2152 = 3.530205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:        10         3         6         8         8         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      33298     51398     41919     45140     27764     25561     17561     22002     46940     43857     51500     52936     66703     70960     49003     50063
dram[1]:      37145     46313     37709     44135     33663     26271     25899     24559     37077     45747     58553     60509     62074     73949     43524     41316
dram[2]:      36359     42149     38400     37677     37451     34296     24890     23591     32679     34955     46047     59208     72549     70029     59231     53286
dram[3]:      28835     39450     43691     38972     27682     34303     18794     17667     38942     37937     53497     49478     64959     61098     62073     51033
dram[4]:      37008     40253     41945     47061     42434     39785     19079      9194     37479     38103     56183     58323     56298     66654     47455     52274
dram[5]:      33621     40748     43909     39825     39508     32158     21081     30118     46147     34418     48045     56745     67417     53430     50485     49642
dram[6]:      34155     35568     41533     51109     40562     40172     26053     27214     33682     32040     56273     58703     55445     60455     46720     50982
dram[7]:      29633     30124     51816     42231     30291     34812     22940     17299     41327     39637     48922     53133     58324     71551     55133     59617
dram[8]:      42873     44978     38499     32555     35390     41881     20406     29638     39324     47374     55358     50056     61230     64044     43679     57749
dram[9]:      41430     49857     37024     34351     30293     30006     14386     16921     38425     50723     58423     62920     67472     60176     49678     50545
dram[10]:      39183     30037     33917     45300     24844     28994     18855     19595     44297     32275     57191     59967     61893     66787     47324     53612
maximum mf latency per bank:
dram[0]:     178360    106623    109232    141734    106622    150526    109228    114437    178454    166666    174760     83176    176191     93598    114437     91398
dram[1]:     137677    147944     90645     47717    179203     38624    166636    140145     81942     90991     49316    106622     36524     85783     88259     33951
dram[2]:     136252    120637     55429    147557    175721    156534    159561    186217    163082    123879    100186    184003     93597    172894     70246    111828
dram[3]:      77103    125263     93597     74988    108795    160850     57296    179282    162308    164325     36721     78030    183388     38135    184298    126172
dram[4]:     178238     97322     88388    106619    171049    163271    177518     50210     91316     47048    152319    177271    133191    115236     57186    114449
dram[5]:     114451     93598    173662    132009    179660     26321     85781    176153    173877    140287    175557    122252     83339    148837    109228     88388
dram[6]:      93581     39132     85796     90991    165025     83177     93597    177302     90990     88388    146076    161961    111843     92305     51831     93597
dram[7]:      39171     93569     39134     39132     93598     93596    167622    114438     33278     57333    109225    109099     85782     36513    167936     94391
dram[8]:      52204    127911    114065     42122     85783     83178    184364    180124     85794     85783    102590    129694    130046    155673     33961     89428
dram[9]:      85782     96158     85779     39163     94146     56281     25628     96530     34072    152761    179573    122873    181927     80673    175730    123520
dram[10]:     143867     78578     93597     85780     34055     92631    106622    123419    164592     46711     36677    168668    178225     85782    180654     34627
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008943 n_act=212 n_pre=196 n_req=708 n_rd=2396 n_write=109 bw_util=0.001249
n_activity=15003 dram_eff=0.3339
bk0: 136a 4011177i bk1: 112a 4011247i bk2: 116a 4011319i bk3: 116a 4011321i bk4: 132a 4011252i bk5: 144a 4011015i bk6: 156a 4011094i bk7: 108a 4011281i bk8: 172a 4011256i bk9: 172a 4010907i bk10: 200a 4010971i bk11: 188a 4010924i bk12: 168a 4011198i bk13: 156a 4011150i bk14: 168a 4011247i bk15: 152a 4011228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000653563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0957280, atomic=0 1 entries : 0x7f5cdcc1d850 :  mf: uid=1061418, sid00:w17, part=1, addr=0xc0957280, load , size=32, unknown  status = IN_PARTITION_DRAM (3733373), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4009087 n_act=184 n_pre=168 n_req=675 n_rd=2323 n_write=94 bw_util=0.001205
n_activity=13838 dram_eff=0.3493
bk0: 136a 4011259i bk1: 124a 4011188i bk2: 116a 4011290i bk3: 112a 4011319i bk4: 116a 4011319i bk5: 132a 4011224i bk6: 124a 4011263i bk7: 128a 4011182i bk8: 168a 4011147i bk9: 180a 4010931i bk10: 176a 4011257i bk11: 172a 4011121i bk12: 152a 4011392i bk13: 148a 4011258i bk14: 172a 4011243i bk15: 167a 4011092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000584019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008937 n_act=207 n_pre=191 n_req=700 n_rd=2428 n_write=93 bw_util=0.001257
n_activity=14973 dram_eff=0.3367
bk0: 156a 4011056i bk1: 124a 4011340i bk2: 132a 4011202i bk3: 144a 4011043i bk4: 124a 4011303i bk5: 128a 4011252i bk6: 128a 4011235i bk7: 124a 4011247i bk8: 188a 4011009i bk9: 192a 4010873i bk10: 200a 4010993i bk11: 176a 4011008i bk12: 148a 4011419i bk13: 164a 4011116i bk14: 140a 4011480i bk15: 160a 4011167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000617669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008935 n_act=206 n_pre=190 n_req=713 n_rd=2416 n_write=109 bw_util=0.001259
n_activity=15015 dram_eff=0.3363
bk0: 152a 4011082i bk1: 128a 4011143i bk2: 128a 4011373i bk3: 120a 4011217i bk4: 148a 4011111i bk5: 132a 4011067i bk6: 128a 4011310i bk7: 140a 4011043i bk8: 172a 4011141i bk9: 176a 4010927i bk10: 164a 4011279i bk11: 180a 4011060i bk12: 164a 4011289i bk13: 160a 4011159i bk14: 148a 4011406i bk15: 176a 4011049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000655806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4009070 n_act=187 n_pre=171 n_req=682 n_rd=2328 n_write=100 bw_util=0.00121
n_activity=13968 dram_eff=0.3477
bk0: 128a 4011234i bk1: 136a 4011161i bk2: 132a 4011340i bk3: 104a 4011324i bk4: 104a 4011435i bk5: 120a 4011326i bk6: 132a 4011198i bk7: 140a 4011099i bk8: 168a 4011181i bk9: 164a 4011107i bk10: 184a 4011097i bk11: 180a 4011007i bk12: 172a 4011161i bk13: 148a 4011262i bk14: 160a 4011296i bk15: 156a 4011158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000606203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008903 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.001271
n_activity=15361 dram_eff=0.3319
bk0: 140a 4011217i bk1: 136a 4011038i bk2: 140a 4011094i bk3: 128a 4011246i bk4: 124a 4011264i bk5: 104a 4011391i bk6: 96a 4011502i bk7: 108a 4011399i bk8: 164a 4011252i bk9: 188a 4010863i bk10: 212a 4010928i bk11: 180a 4011053i bk12: 156a 4011368i bk13: 216a 4010678i bk14: 172a 4011211i bk15: 176a 4011023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594737
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008994 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.001235
n_activity=14783 dram_eff=0.3352
bk0: 144a 4011164i bk1: 112a 4011346i bk2: 128a 4011312i bk3: 108a 4011341i bk4: 128a 4011263i bk5: 112a 4011307i bk6: 112a 4011379i bk7: 128a 4011181i bk8: 192a 4010976i bk9: 180a 4010925i bk10: 172a 4011275i bk11: 188a 4010933i bk12: 188a 4011122i bk13: 164a 4011126i bk14: 168a 4011244i bk15: 164a 4011099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000498024
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4009090 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.001205
n_activity=13921 dram_eff=0.3474
bk0: 136a 4011289i bk1: 136a 4011181i bk2: 92a 4011502i bk3: 104a 4011319i bk4: 144a 4011164i bk5: 108a 4011322i bk6: 132a 4011215i bk7: 136a 4011210i bk8: 148a 4011308i bk9: 148a 4011178i bk10: 204a 4011082i bk11: 192a 4010928i bk12: 172a 4011164i bk13: 144a 4011278i bk14: 172a 4011199i bk15: 156a 4011169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000511484
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4009137 n_act=175 n_pre=159 n_req=660 n_rd=2300 n_write=85 bw_util=0.001189
n_activity=13485 dram_eff=0.3537
bk0: 100a 4011478i bk1: 124a 4011303i bk2: 128a 4011308i bk3: 140a 4011296i bk4: 116a 4011277i bk5: 96a 4011401i bk6: 124a 4011316i bk7: 124a 4011224i bk8: 164a 4011333i bk9: 152a 4011181i bk10: 188a 4011130i bk11: 188a 4010963i bk12: 172a 4011204i bk13: 164a 4011069i bk14: 172a 4011232i bk15: 148a 4011184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000520457
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4009164 n_act=177 n_pre=161 n_req=653 n_rd=2268 n_write=86 bw_util=0.001174
n_activity=13461 dram_eff=0.3498
bk0: 104a 4011460i bk1: 96a 4011419i bk2: 132a 4011266i bk3: 128a 4011188i bk4: 136a 4011176i bk5: 120a 4011311i bk6: 112a 4011316i bk7: 108a 4011375i bk8: 164a 4011193i bk9: 148a 4011190i bk10: 184a 4011135i bk11: 176a 4011119i bk12: 160a 4011322i bk13: 164a 4011088i bk14: 168a 4011274i bk15: 168a 4011046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000497775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4011856 n_nop=4008909 n_act=213 n_pre=197 n_req=725 n_rd=2416 n_write=121 bw_util=0.001265
n_activity=15384 dram_eff=0.3298
bk0: 116a 4011445i bk1: 132a 4011153i bk2: 148a 4011111i bk3: 104a 4011433i bk4: 128a 4011258i bk5: 132a 4011136i bk6: 140a 4011081i bk7: 160a 4010881i bk8: 188a 4011045i bk9: 192a 4010845i bk10: 164a 4011243i bk11: 176a 4010991i bk12: 164a 4011280i bk13: 156a 4011145i bk14: 172a 4011167i bk15: 144a 4011259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00063761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12358
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.98968
	minimum = 6
	maximum = 27
Network latency average = 6.98746
	minimum = 6
	maximum = 23
Slowest packet = 114649
Flit latency average = 6.54542
	minimum = 6
	maximum = 22
Slowest flit = 172292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000296295
	minimum = 0.000157624 (at node 10)
	maximum = 0.000385463 (at node 5)
Accepted packet rate average = 0.000296295
	minimum = 0.000157624 (at node 10)
	maximum = 0.000385463 (at node 5)
Injected flit rate average = 0.000444864
	minimum = 0.000160968 (at node 10)
	maximum = 0.000726982 (at node 38)
Accepted flit rate average= 0.000444864
	minimum = 0.000311905 (at node 10)
	maximum = 0.000704533 (at node 5)
Injected packet length average = 1.50142
Accepted packet length average = 1.50142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.6053 (7 samples)
	minimum = 6 (7 samples)
	maximum = 42 (7 samples)
Network latency average = 8.47828 (7 samples)
	minimum = 6 (7 samples)
	maximum = 38.7143 (7 samples)
Flit latency average = 8.46853 (7 samples)
	minimum = 6 (7 samples)
	maximum = 38 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0146785 (7 samples)
	minimum = 0.0120666 (7 samples)
	maximum = 0.0205479 (7 samples)
Accepted packet rate average = 0.0146785 (7 samples)
	minimum = 0.0120666 (7 samples)
	maximum = 0.0205479 (7 samples)
Injected flit rate average = 0.0220214 (7 samples)
	minimum = 0.0124758 (7 samples)
	maximum = 0.036557 (7 samples)
Accepted flit rate average = 0.0220214 (7 samples)
	minimum = 0.0166304 (7 samples)
	maximum = 0.0290574 (7 samples)
Injected packet size average = 1.50025 (7 samples)
Accepted packet size average = 1.50025 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 17 sec (1637 sec)
gpgpu_simulation_rate = 20314 (inst/sec)
gpgpu_simulation_rate = 2280 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3949
gpu_sim_insn = 4456084
gpu_ipc =    1128.4082
gpu_tot_sim_cycle = 3959473
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =       9.5240
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 584
partiton_reqs_in_parallel = 86878
partiton_reqs_in_parallel_total    = 47532584
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0267
partiton_reqs_in_parallel_util = 86878
partiton_reqs_in_parallel_util_total    = 47532584
gpu_sim_cycle_parition_util = 3949
gpu_tot_sim_cycle_parition_util    = 2160572
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     281.5678 GB/Sec
L2_BW_total  =       1.8906 GB/Sec
gpu_total_sim_rate=22882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 704469
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
904, 1034, 888, 859, 873, 859, 1242, 859, 859, 859, 1045, 874, 859, 859, 859, 859, 845, 986, 815, 815, 815, 830, 830, 815, 1027, 830, 815, 830, 830, 845, 815, 830, 746, 761, 761, 746, 999, 746, 746, 761, 746, 746, 746, 746, 891, 761, 746, 947, 683, 932, 698, 698, 683, 698, 683, 776, 698, 683, 683, 683, 698, 683, 958, 683, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 6723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1714
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 123
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:177247	W0_Idle:79717049	W0_Scoreboard:36707726	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 186217 
averagemflatency = 4268 
max_icnt2mem_latency = 185976 
max_icnt2sh_latency = 3959472 
mrq_lat_table:6000 	81 	469 	1016 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	60481 	2150 	0 	1 	1300 	2604 	3902 	6551 	1483 	263 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	42329 	954 	241 	274 	18920 	58 	23 	1 	0 	1300 	2604 	3904 	6552 	1480 	263 	74 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59159 	11591 	1171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6364 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1019 	54 	4 	10 	44 	117 	185 	231 	134 	52 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    320890    297228    438403    344254    233814    357645    343061    317711    278234    450562    250094    412044    261059    362627    345434    444884 
dram[1]:    393417    256451    254982    293939    346465    366315    257035    426030    262759    376915    893020    348783    627296    658729    436237    316626 
dram[2]:    274058    530788    223864    320109    240936    181952    237684    250210    243597    365861    301822    277221    416468    484691    471906    483726 
dram[3]:    259431    225015    361069    370883    353964    309050    408637    359570    360411    193087    350728    450401    304824    375243    414714    336576 
dram[4]:    403302    266242    339740    311208    219025    238262    233579    268997    419758    375485    180277    373614    319723    234275    528747    550506 
dram[5]:    378079    277040    278513    425235    372227    657890    619618    276589    568311    314882    208923    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    409814    370000    216813    388291    471995    279273    327239    296352    239873    190802    361866    625468    379593    249961 
dram[7]:    501586    393169    150474    249208    346621    444284    426482    343726    335576    475169    312611    337626    419987    607782    470421    345021 
dram[8]:    365861    243934    386128    326084    322347    444264    202610    408381    328077    613061    355492    247904    237023    469858    267053    393216 
dram[9]:    345580    276532    242185    276315    181955    596203    225271    241635    470278    412428    257823    480411    397011    362256    437069    290319 
dram[10]:    385956    249945    231174    405769    292087    181952    475088    277728    397761    242883    295487    207343    284206    618852    179655    312477 
average row accesses per activate:
dram[0]:  2.866667  2.384615  2.916667  3.777778  2.928571  2.578947  2.611111  2.727273  5.100000  2.789474  3.388889  3.466667  4.000000  4.666667  4.272727  7.333333 
dram[1]:  3.076923  2.846154  2.846154  3.100000  2.916667  2.846154  3.333333  3.000000  3.642857  2.666667  4.700000  4.500000  7.333333  5.571429  5.300000  5.200000 
dram[2]:  2.578947  4.250000  2.437500  2.588235  3.545455  3.083333  2.714286  2.916667  2.894737  3.111111  3.222222  3.769231  6.666667  4.700000  7.400000  4.777778 
dram[3]:  2.777778  2.600000  3.400000  3.083333  2.500000  2.470588  2.916667  2.647059  3.571429  3.058824  4.600000  4.636364  5.222222  5.875000  5.714286  4.818182 
dram[4]:  3.307692  2.785714  3.700000  3.000000  3.333333  3.200000  2.562500  2.875000  3.846154  3.750000  3.600000  3.846154  4.000000  8.400000  5.222222  4.888889 
dram[5]:  3.307692  2.333333  2.444444  4.444445  3.000000  4.428571  3.250000  3.222222  3.916667  2.850000  3.050000  4.083333  6.142857  3.285714  4.454545  4.166667 
dram[6]:  2.750000  3.444444  3.083333  2.900000  2.714286  2.818182  2.636364  2.714286  3.105263  3.176471  5.222222  3.250000  4.230769  6.125000  4.900000  4.090909 
dram[7]:  3.250000  3.076923  3.714286  3.200000  2.812500  3.100000  2.600000  3.416667  4.200000  4.400000  4.214286  3.600000  3.923077  7.800000  4.636364  4.666667 
dram[8]:  3.375000  3.300000  3.250000  4.333333  2.500000  3.500000  3.000000  2.846154  5.750000  3.727273  3.400000  3.928571  4.333333  4.363636  5.200000  5.125000 
dram[9]:  3.625000  3.125000  2.714286  2.642857  2.562500  3.500000  2.833333  3.875000  3.285714  4.000000  3.714286  5.333333  5.875000  4.454545  5.666667  4.166667 
dram[10]:  4.125000  3.000000  2.263158  4.833333  2.928571  2.625000  2.611111  2.523809  3.176471  2.947368  4.181818  4.000000  6.250000  5.000000  3.642857  6.833333 
average row locality = 7597/2152 = 3.530205
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:        10         3         6         8         8         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1090
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      33344     51468     41984     45222     28020     25743     17840     22415     47162     44088     51705     53182     66932     71229     49229     50337
dram[1]:      37241     46357     37761     44235     33927     26603     26204     24865     37295     45997     58800     60775     62329     74217     43743     41521
dram[2]:      36413     42272     38454     37739     37689     34551     25202     23938     32901     35172     46266     59441     72840     70274     59509     53557
dram[3]:      28877     39506     43769     39003     27920     34530     19151     17934     39214     38174     53745     49729     65195     61346     62326     51227
dram[4]:      37048     40327     42016     47109     42780     40116     19344      9443     37724     38379     56394     58593     56528     66925     47698     52515
dram[5]:      33688     40796     43952     39878     39766     32481     21499     30516     46425     34635     48241     56977     67677     53597     50739     49868
dram[6]:      34234     35661     41604     51170     40858     40506     26418     27507     33875     32273     56544     58955     55624     60658     46985     51243
dram[7]:      29741     30213     51883     42281     30498     35131     23249     17592     41601     39885     49149     53371     58543     71813     55375     59904
dram[8]:      42982     45099     38533     32605     35664     42207     20764     29974     39615     47649     55600     50265     63873     64275     43907     58027
dram[9]:      41530     49925     37086     34427     30546     30296     14746     17315     38690     50997     58647     63177     67752     60438     49892     50735
dram[10]:      39260     30102     33990     45405     25081     29217     19114     19852     44533     32485     57457     60173     62121     67054     47533     53887
maximum mf latency per bank:
dram[0]:     178360    106623    109232    141734    106622    150526    109228    114437    178454    166666    174760     83176    176191     93598    114437     91398
dram[1]:     137677    147944     90645     47717    179203     38624    166636    140145     81942     90991     49316    106622     36524     85783     88259     33951
dram[2]:     136252    120637     55429    147557    175721    156534    159561    186217    163082    123879    100186    184003     93597    172894     70246    111828
dram[3]:      77103    125263     93597     74988    108795    160850     57296    179282    162308    164325     36721     78030    183388     38135    184298    126172
dram[4]:     178238     97322     88388    106619    171049    163271    177518     50210     91316     47048    152319    177271    133191    115236     57186    114449
dram[5]:     114451     93598    173662    132009    179660     26321     85781    176153    173877    140287    175557    122252     83339    148837    109228     88388
dram[6]:      93581     39132     85796     90991    165025     83177     93597    177302     90990     88388    146076    161961    111843     92305     51831     93597
dram[7]:      39171     93569     39134     39132     93598     93596    167622    114438     33278     57333    109225    109099     85782     36513    167936     94391
dram[8]:      52204    127911    114065     42122     85783     83178    184364    180124     85794     85783    102590    129694    130046    155673     33961     89428
dram[9]:      85782     96158     85779     39163     94146     56281     25628     96530     34072    152761    179573    122873    181927     80673    175730    123520
dram[10]:     143867     78578     93597     85780     34055     92631    106622    123419    164592     46711     36677    168668    178225     85782    180654     34627
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016274 n_act=212 n_pre=196 n_req=708 n_rd=2396 n_write=109 bw_util=0.001247
n_activity=15003 dram_eff=0.3339
bk0: 136a 4018508i bk1: 112a 4018578i bk2: 116a 4018650i bk3: 116a 4018652i bk4: 132a 4018583i bk5: 144a 4018346i bk6: 156a 4018425i bk7: 108a 4018612i bk8: 172a 4018587i bk9: 172a 4018238i bk10: 200a 4018302i bk11: 188a 4018255i bk12: 168a 4018529i bk13: 156a 4018481i bk14: 168a 4018578i bk15: 152a 4018559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000652371
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016417 n_act=184 n_pre=168 n_req=675 n_rd=2324 n_write=94 bw_util=0.001203
n_activity=13855 dram_eff=0.349
bk0: 136a 4018590i bk1: 124a 4018519i bk2: 116a 4018621i bk3: 112a 4018650i bk4: 116a 4018650i bk5: 132a 4018555i bk6: 124a 4018594i bk7: 128a 4018513i bk8: 168a 4018478i bk9: 180a 4018262i bk10: 176a 4018588i bk11: 172a 4018452i bk12: 152a 4018723i bk13: 148a 4018589i bk14: 172a 4018574i bk15: 168a 4018421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000582954
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016268 n_act=207 n_pre=191 n_req=700 n_rd=2428 n_write=93 bw_util=0.001254
n_activity=14973 dram_eff=0.3367
bk0: 156a 4018387i bk1: 124a 4018671i bk2: 132a 4018533i bk3: 144a 4018374i bk4: 124a 4018634i bk5: 128a 4018583i bk6: 128a 4018566i bk7: 124a 4018578i bk8: 188a 4018340i bk9: 192a 4018204i bk10: 200a 4018324i bk11: 176a 4018339i bk12: 148a 4018750i bk13: 164a 4018447i bk14: 140a 4018811i bk15: 160a 4018498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616543
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016266 n_act=206 n_pre=190 n_req=713 n_rd=2416 n_write=109 bw_util=0.001256
n_activity=15015 dram_eff=0.3363
bk0: 152a 4018413i bk1: 128a 4018474i bk2: 128a 4018704i bk3: 120a 4018548i bk4: 148a 4018442i bk5: 132a 4018398i bk6: 128a 4018641i bk7: 140a 4018374i bk8: 172a 4018472i bk9: 176a 4018258i bk10: 164a 4018610i bk11: 180a 4018391i bk12: 164a 4018620i bk13: 160a 4018490i bk14: 148a 4018737i bk15: 176a 4018380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00065461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016401 n_act=187 n_pre=171 n_req=682 n_rd=2328 n_write=100 bw_util=0.001208
n_activity=13968 dram_eff=0.3477
bk0: 128a 4018565i bk1: 136a 4018492i bk2: 132a 4018671i bk3: 104a 4018655i bk4: 104a 4018766i bk5: 120a 4018657i bk6: 132a 4018529i bk7: 140a 4018430i bk8: 168a 4018512i bk9: 164a 4018438i bk10: 184a 4018428i bk11: 180a 4018338i bk12: 172a 4018492i bk13: 148a 4018593i bk14: 160a 4018627i bk15: 156a 4018489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000605098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016234 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.001268
n_activity=15361 dram_eff=0.3319
bk0: 140a 4018548i bk1: 136a 4018369i bk2: 140a 4018425i bk3: 128a 4018577i bk4: 124a 4018595i bk5: 104a 4018722i bk6: 96a 4018833i bk7: 108a 4018730i bk8: 164a 4018583i bk9: 188a 4018194i bk10: 212a 4018259i bk11: 180a 4018384i bk12: 156a 4018699i bk13: 216a 4018009i bk14: 172a 4018542i bk15: 176a 4018354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000593652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016325 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.001233
n_activity=14783 dram_eff=0.3352
bk0: 144a 4018495i bk1: 112a 4018677i bk2: 128a 4018643i bk3: 108a 4018672i bk4: 128a 4018594i bk5: 112a 4018638i bk6: 112a 4018710i bk7: 128a 4018512i bk8: 192a 4018307i bk9: 180a 4018256i bk10: 172a 4018606i bk11: 188a 4018264i bk12: 188a 4018453i bk13: 164a 4018457i bk14: 168a 4018575i bk15: 164a 4018430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000497115
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016421 n_act=182 n_pre=166 n_req=675 n_rd=2324 n_write=94 bw_util=0.001203
n_activity=13921 dram_eff=0.3474
bk0: 136a 4018620i bk1: 136a 4018512i bk2: 92a 4018833i bk3: 104a 4018650i bk4: 144a 4018495i bk5: 108a 4018653i bk6: 132a 4018546i bk7: 136a 4018541i bk8: 148a 4018639i bk9: 148a 4018509i bk10: 204a 4018413i bk11: 192a 4018259i bk12: 172a 4018495i bk13: 144a 4018609i bk14: 172a 4018530i bk15: 156a 4018500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000510551
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016468 n_act=175 n_pre=159 n_req=660 n_rd=2300 n_write=85 bw_util=0.001187
n_activity=13485 dram_eff=0.3537
bk0: 100a 4018809i bk1: 124a 4018634i bk2: 128a 4018639i bk3: 140a 4018627i bk4: 116a 4018608i bk5: 96a 4018732i bk6: 124a 4018647i bk7: 124a 4018555i bk8: 164a 4018664i bk9: 152a 4018512i bk10: 188a 4018461i bk11: 188a 4018294i bk12: 172a 4018535i bk13: 164a 4018400i bk14: 172a 4018563i bk15: 148a 4018515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000519508
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016495 n_act=177 n_pre=161 n_req=653 n_rd=2268 n_write=86 bw_util=0.001171
n_activity=13461 dram_eff=0.3498
bk0: 104a 4018791i bk1: 96a 4018750i bk2: 132a 4018597i bk3: 128a 4018519i bk4: 136a 4018507i bk5: 120a 4018642i bk6: 112a 4018647i bk7: 108a 4018706i bk8: 164a 4018524i bk9: 148a 4018521i bk10: 184a 4018466i bk11: 176a 4018450i bk12: 160a 4018653i bk13: 164a 4018419i bk14: 168a 4018605i bk15: 168a 4018377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000496867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4019187 n_nop=4016240 n_act=213 n_pre=197 n_req=725 n_rd=2416 n_write=121 bw_util=0.001262
n_activity=15384 dram_eff=0.3298
bk0: 116a 4018776i bk1: 132a 4018484i bk2: 148a 4018442i bk3: 104a 4018764i bk4: 128a 4018589i bk5: 132a 4018467i bk6: 140a 4018412i bk7: 160a 4018212i bk8: 188a 4018376i bk9: 192a 4018176i bk10: 164a 4018574i bk11: 176a 4018322i bk12: 164a 4018611i bk13: 156a 4018476i bk14: 172a 4018498i bk15: 144a 4018590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000636447

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12358
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9393
	minimum = 6
	maximum = 267
Network latency average = 9.7103
	minimum = 6
	maximum = 211
Slowest packet = 137076
Flit latency average = 9.56275
	minimum = 6
	maximum = 210
Slowest flit = 206763
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0594276
	minimum = 0.047619 (at node 24)
	maximum = 0.176039 (at node 44)
Accepted packet rate average = 0.0594276
	minimum = 0.047619 (at node 24)
	maximum = 0.176039 (at node 44)
Injected flit rate average = 0.0891413
	minimum = 0.0607903 (at node 24)
	maximum = 0.223024 (at node 44)
Accepted flit rate average= 0.0891413
	minimum = 0.0739615 (at node 47)
	maximum = 0.305091 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89705 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.125 (8 samples)
Network latency average = 8.63228 (8 samples)
	minimum = 6 (8 samples)
	maximum = 60.25 (8 samples)
Flit latency average = 8.60531 (8 samples)
	minimum = 6 (8 samples)
	maximum = 59.5 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0202721 (8 samples)
	minimum = 0.0165107 (8 samples)
	maximum = 0.0399843 (8 samples)
Accepted packet rate average = 0.0202721 (8 samples)
	minimum = 0.0165107 (8 samples)
	maximum = 0.0399843 (8 samples)
Injected flit rate average = 0.0304114 (8 samples)
	minimum = 0.0185151 (8 samples)
	maximum = 0.0598654 (8 samples)
Accepted flit rate average = 0.0304114 (8 samples)
	minimum = 0.0237968 (8 samples)
	maximum = 0.0635617 (8 samples)
Injected packet size average = 1.50016 (8 samples)
Accepted packet size average = 1.50016 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 28 sec (1648 sec)
gpgpu_simulation_rate = 22882 (inst/sec)
gpgpu_simulation_rate = 2402 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2344246
gpu_sim_insn = 5111858
gpu_ipc =       2.1806
gpu_tot_sim_cycle = 6530941
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       6.5568
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 584
partiton_reqs_in_parallel = 51573412
partiton_reqs_in_parallel_total    = 47619462
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.1881
partiton_reqs_in_parallel_util = 51573412
partiton_reqs_in_parallel_util_total    = 47619462
gpu_sim_cycle_parition_util = 2344246
gpu_tot_sim_cycle_parition_util    = 2164521
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       1.9767 GB/Sec
L2_BW_total  =       1.8557 GB/Sec
gpu_total_sim_rate=12161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 869382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1294, 1149, 1003, 974, 1211, 974, 1357, 974, 974, 974, 1305, 1186, 1171, 974, 974, 1171, 1079, 1297, 930, 1179, 1075, 945, 945, 1101, 1142, 1116, 1231, 1209, 945, 1249, 1179, 945, 838, 1024, 853, 1009, 1091, 1072, 1035, 853, 838, 838, 838, 838, 1102, 998, 838, 1039, 1299, 1024, 790, 790, 775, 790, 775, 960, 790, 997, 775, 775, 909, 775, 1273, 919, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 7514
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2505
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 123
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:202412	W0_Idle:115676642	W0_Scoreboard:131464803	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 361924 
averagemflatency = 4646 
max_icnt2mem_latency = 361672 
max_icnt2sh_latency = 6530940 
mrq_lat_table:12950 	85 	471 	3813 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	104539 	5577 	0 	1 	1309 	2627 	3935 	6626 	1623 	521 	522 	417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	83816 	997 	241 	274 	24875 	58 	23 	1 	0 	1309 	2627 	3937 	6627 	1620 	521 	522 	417 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	96483 	11831 	1171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	10743 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3790 	73 	7 	11 	51 	131 	267 	532 	445 	193 	65 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    320890    297228    438403    344254    319934    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    293939    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    320109    240936    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    309050    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    339740    311208    326491    278459    297536    348450    419758    375485    209268    373614    541122    234275    528747    550506 
dram[5]:    378079    342381    310336    425235    372227    657890    619618    333837    568311    314882    256967    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    279202    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    265245 
dram[7]:    501586    393169    340479    272237    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    345021 
dram[8]:    365861    451237    386128    326084    412554    444264    202610    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    242185    293122    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    260816    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  2.020000  2.121951  1.980000  2.562500  2.302325  2.061224  2.127660  2.044445  2.409091  2.017544  2.296296  2.565217  2.538461  2.585366  2.787879  2.722222 
dram[1]:  2.146342  2.000000  2.256410  2.289474  1.956522  2.047619  2.538461  2.086957  2.224490  2.255319  2.690476  2.875000  3.233333  2.594594  2.916667  3.096774 
dram[2]:  2.019608  2.562500  2.000000  2.066667  2.300000  1.980000  1.962264  2.142857  2.311111  2.312500  2.511111  2.227273  2.648649  2.764706  2.857143  2.714286 
dram[3]:  1.943396  1.951220  2.078947  2.000000  1.980392  2.166667  2.268293  2.289474  2.511628  2.196429  2.391304  2.439024  2.702703  2.604651  2.634146  2.771429 
dram[4]:  2.232558  2.270270  2.085106  2.125000  2.078947  2.043478  2.136364  2.212766  2.365854  2.255814  2.479167  2.361702  2.838710  3.233333  2.641026  2.555556 
dram[5]:  2.300000  2.266667  1.960000  2.696970  2.040000  2.452381  2.080000  1.976190  2.274510  2.066667  2.360000  2.463415  2.968750  2.488372  2.659091  3.117647 
dram[6]:  2.190476  2.093023  2.295455  2.138889  2.136364  2.019231  2.090909  2.192308  2.211539  2.240741  2.441860  2.291667  2.897436  3.241379  2.878049  2.648649 
dram[7]:  2.200000  2.255814  2.222222  1.936170  2.016667  2.102564  2.205128  2.722222  2.472222  2.500000  2.446809  2.413043  2.666667  3.225806  2.488372  2.410256 
dram[8]:  1.882353  2.292683  2.022727  2.411765  1.933333  2.173913  2.170213  2.261905  2.500000  1.966102  2.571429  3.000000  2.666667  2.564103  3.000000  3.322581 
dram[9]:  2.095238  2.065217  2.000000  2.000000  2.102041  2.285714  2.270270  2.457143  2.058824  2.272727  2.525000  3.281250  2.967742  2.710526  2.944444  2.763158 
dram[10]:  2.933333  2.139535  2.025641  2.146342  2.200000  2.122449  2.220000  2.217391  2.255319  2.125000  2.641026  2.488889  2.909091  2.764706  2.571429  2.852941 
average row locality = 17367/7410 = 2.343725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        25        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4456
bank skew: 34/15 = 2.27
chip skew: 435/372 = 1.17
average mf latency per bank:
dram[0]:      32309     20545     28779     29161     26008     22667     19992     16529     35823     29265     36747     35007     48569     36575     36057     43908
dram[1]:      24143     33335     29316     31180     34341     25298     17073     25976     27223     32301     33284     36756     51458     45566     27484     34080
dram[2]:      31806     23627     35234     42576     30901     39509     24457     27927     36709     29511     38397     38655     50527     59110     53065     37590
dram[3]:      28709     32300     44849     48092     25335     28209     22409     13759     28964     37074     29729     47256     53347     43278     36488     53300
dram[4]:      33016     29973     39477     37927     31928     30435     26683      6902     33959     36660     41954     48520     49271     38588     51053     41229
dram[5]:      23489     28110     38901     32259     35686     13011     19202     22570     35461     33599     36159     33661     50252     47966     38672     29624
dram[6]:      32322     28180     26661     44585     25683     31767     19726     23915     33366     23847     44693     44680     34054     47717     41401     31502
dram[7]:      28661     23779     35721     36387     36271     30688     27266     22041     26529     30946     44817     39442     40492     43731     49154     51403
dram[8]:      31225     37110     43716     28034     31916     32023     17203     27357     31361     39775     42135     29519     46484     50409     34321     35868
dram[9]:      20821     32553     35979     36057     20012     25393     11181     19080     26497     34673     42282     35286     51942     46739     40235     39208
dram[10]:      16100     29734     43222     35187     25544     30154     18178     20171     40131     36396     34007     38993     48538     45440     44212     39307
maximum mf latency per bank:
dram[0]:     346277    106623    317626    354088    333256    333256    304601    333256    346278    322830    309824    296785    296784    270737    283771    320244
dram[1]:     312415    328057    315020    244673    315023    333257    239473    301997    341070    361910    328060    213136    359293    356700    286375    335861
dram[2]:     304613    265539    317608    338454    262908    343675    328047    338479    309799    320231    317628    257704    351492    356713    348883    307207
dram[3]:     268142    299380    333238    346266    286381    262909    278552    179356    346282    325442    247291    359303    338479    333251    278564    301997
dram[4]:     346272    356702    351492    354094    320244    354110    341070    179562    320227    348882    328045    341072    354097    291591    351482    312430
dram[5]:     302009    312416    346295    354110    265525    262912    333272    346294    348883    296787    268146    275960    330634    343673    354097    197797
dram[6]:     312404    309825    281157    320223    231659    356712    309807    348886    320231    325443    328044    348887    296783    299386    301995    294179
dram[7]:     315036    307203    312415    335872    346295    275947    359320    309794    252502    325430    325421    328047    341080    359304    307208    312416
dram[8]:     288968    343664    351486    359306    338467    275934    304602    328047    325441    361924    359306    216032    269887    338481    267638    255105
dram[9]:     184594    338464    312417    348893    304614    338467    278552    294180    320231    361909    307207    200200    328029    322832    309812    315021
dram[10]:     143867    328060    343678    348894    262935    346290    278563    307204    317609    346281    234280    361908    286365    288966    304588    320233
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365536 n_act=708 n_pre=692 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001235
n_activity=42508 dram_eff=0.2433
bk0: 296a 8370170i bk1: 252a 8370412i bk2: 288a 8370196i bk3: 244a 8370647i bk4: 280a 8370381i bk5: 288a 8370181i bk6: 288a 8370271i bk7: 268a 8370270i bk8: 320a 8370292i bk9: 332a 8369795i bk10: 360a 8369882i bk11: 352a 8369922i bk12: 292a 8370402i bk13: 312a 8370149i bk14: 276a 8370606i bk15: 288a 8370368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000922229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365894 n_act=640 n_pre=624 n_req=1538 n_rd=4548 n_write=401 bw_util=0.001182
n_activity=39496 dram_eff=0.2506
bk0: 256a 8370500i bk1: 272a 8370274i bk2: 256a 8370532i bk3: 256a 8370489i bk4: 272a 8370341i bk5: 260a 8370407i bk6: 288a 8370415i bk7: 280a 8370232i bk8: 324a 8370131i bk9: 324a 8370018i bk10: 340a 8370229i bk11: 288a 8370474i bk12: 280a 8370671i bk13: 288a 8370383i bk14: 292a 8370495i bk15: 272a 8370483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000837065
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc09a9b80, atomic=0 1 entries : 0x7f5cd43199d0 :  mf: uid=1474623, sid16:w37, part=2, addr=0xc09a9bc0, load , size=32, unknown  status = IN_PARTITION_DRAM (6530940), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365719 n_act=673 n_pre=657 n_req=1544 n_rd=4686 n_write=372 bw_util=0.001208
n_activity=41154 dram_eff=0.2458
bk0: 304a 8370174i bk1: 248a 8370665i bk2: 268a 8370439i bk3: 292a 8370268i bk4: 268a 8370437i bk5: 300a 8370134i bk6: 300a 8370053i bk7: 272a 8370337i bk8: 324a 8370247i bk9: 336a 8369975i bk10: 344a 8370167i bk11: 308a 8370150i bk12: 292a 8370491i bk13: 282a 8370438i bk14: 256a 8370869i bk15: 292a 8370432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000810788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365576 n_act=694 n_pre=678 n_req=1589 n_rd=4760 n_write=399 bw_util=0.001232
n_activity=42268 dram_eff=0.2441
bk0: 304a 8370088i bk1: 244a 8370464i bk2: 256a 8370620i bk3: 264a 8370403i bk4: 300a 8370140i bk5: 308a 8370108i bk6: 276a 8370423i bk7: 252a 8370484i bk8: 316a 8370276i bk9: 372a 8369719i bk10: 328a 8370176i bk11: 316a 8370210i bk12: 300a 8370477i bk13: 320a 8370099i bk14: 308a 8370331i bk15: 296a 8370380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000837662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365806 n_act=657 n_pre=641 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001195
n_activity=40252 dram_eff=0.2486
bk0: 288a 8370373i bk1: 256a 8370503i bk2: 300a 8370268i bk3: 272a 8370438i bk4: 236a 8370641i bk5: 292a 8370260i bk6: 272a 8370372i bk7: 288a 8370182i bk8: 292a 8370418i bk9: 300a 8370225i bk10: 368a 8370067i bk11: 340a 8369968i bk12: 260a 8370698i bk13: 280a 8370500i bk14: 304a 8370423i bk15: 272a 8370403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365501 n_act=692 n_pre=676 n_req=1626 n_rd=4816 n_write=422 bw_util=0.001251
n_activity=42449 dram_eff=0.2468
bk0: 268a 8370457i bk1: 296a 8370198i bk2: 292a 8370205i bk3: 264a 8370567i bk4: 304a 8370187i bk5: 276a 8370286i bk6: 300a 8370177i bk7: 256a 8370439i bk8: 352a 8370008i bk9: 292a 8370212i bk10: 360a 8370010i bk11: 316a 8370196i bk12: 280a 8370615i bk13: 316a 8370113i bk14: 336a 8370157i bk15: 308a 8370328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000848293
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365430 n_act=700 n_pre=684 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001264
n_activity=42769 dram_eff=0.2475
bk0: 276a 8370423i bk1: 272a 8370361i bk2: 288a 8370325i bk3: 244a 8370615i bk4: 276a 8370409i bk5: 304a 8370024i bk6: 276a 8370368i bk7: 332a 8369938i bk8: 340a 8370010i bk9: 356a 8369783i bk10: 332a 8370242i bk11: 344a 8369959i bk12: 328a 8370284i bk13: 276a 8370536i bk14: 340a 8370228i bk15: 288a 8370336i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000837065
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365752 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001208
n_activity=40495 dram_eff=0.2497
bk0: 232a 8370708i bk1: 284a 8370293i bk2: 244a 8370667i bk3: 268a 8370246i bk4: 352a 8369790i bk5: 252a 8370455i bk6: 264a 8370512i bk7: 284a 8370453i bk8: 276a 8370588i bk9: 316a 8370226i bk10: 356a 8370120i bk11: 340a 8370005i bk12: 300a 8370385i bk13: 288a 8370450i bk14: 312a 8370276i bk15: 296a 8370309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000792632
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365701 n_act=667 n_pre=651 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001215
n_activity=41326 dram_eff=0.2462
bk0: 292a 8370203i bk1: 284a 8370344i bk2: 268a 8370421i bk3: 248a 8370625i bk4: 268a 8370412i bk5: 284a 8370192i bk6: 296a 8370233i bk7: 288a 8370343i bk8: 304a 8370427i bk9: 348a 8369738i bk10: 324a 8370278i bk11: 316a 8370267i bk12: 284a 8370557i bk13: 292a 8370273i bk14: 292a 8370540i bk15: 292a 8370414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000827271
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365802 n_act=656 n_pre=640 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001197
n_activity=40408 dram_eff=0.2479
bk0: 264a 8370474i bk1: 284a 8370236i bk2: 280a 8370305i bk3: 288a 8370181i bk4: 292a 8370166i bk5: 276a 8370325i bk6: 244a 8370587i bk7: 252a 8370578i bk8: 328a 8370133i bk9: 304a 8370168i bk10: 312a 8370383i bk11: 312a 8370389i bk12: 272a 8370688i bk13: 296a 8370307i bk14: 300a 8370488i bk15: 296a 8370284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000841604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8372107 n_nop=8365716 n_act=666 n_pre=650 n_req=1580 n_rd=4660 n_write=415 bw_util=0.001212
n_activity=41086 dram_eff=0.247
bk0: 248a 8370746i bk1: 276a 8370335i bk2: 252a 8370611i bk3: 268a 8370437i bk4: 280a 8370355i bk5: 288a 8370150i bk6: 328a 8370092i bk7: 288a 8370156i bk8: 328a 8370194i bk9: 356a 8369743i bk10: 312a 8370389i bk11: 336a 8370015i bk12: 280a 8370580i bk13: 272a 8370421i bk14: 268a 8370619i bk15: 280a 8370418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000834437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12359
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83621
	minimum = 6
	maximum = 25
Network latency average = 6.83539
	minimum = 6
	maximum = 23
Slowest packet = 201410
Flit latency average = 6.33119
	minimum = 6
	maximum = 22
Slowest flit = 302744
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00041709
	minimum = 0.00026725 (at node 14)
	maximum = 0.0005072 (at node 40)
Accepted packet rate average = 0.00041709
	minimum = 0.00026725 (at node 14)
	maximum = 0.0005072 (at node 40)
Injected flit rate average = 0.000628492
	minimum = 0.000323772 (at node 14)
	maximum = 0.00091522 (at node 35)
Accepted flit rate average= 0.000628492
	minimum = 0.000479685 (at node 14)
	maximum = 0.000845261 (at node 21)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.66807 (9 samples)
	minimum = 6 (9 samples)
	maximum = 65.1111 (9 samples)
Network latency average = 8.43263 (9 samples)
	minimum = 6 (9 samples)
	maximum = 56.1111 (9 samples)
Flit latency average = 8.35263 (9 samples)
	minimum = 6 (9 samples)
	maximum = 55.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.018066 (9 samples)
	minimum = 0.0147059 (9 samples)
	maximum = 0.0355979 (9 samples)
Accepted packet rate average = 0.018066 (9 samples)
	minimum = 0.0147059 (9 samples)
	maximum = 0.0355979 (9 samples)
Injected flit rate average = 0.0271022 (9 samples)
	minimum = 0.0164939 (9 samples)
	maximum = 0.0533154 (9 samples)
Accepted flit rate average = 0.0271022 (9 samples)
	minimum = 0.021206 (9 samples)
	maximum = 0.0565932 (9 samples)
Injected packet size average = 1.50018 (9 samples)
Accepted packet size average = 1.50018 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 41 sec (3521 sec)
gpgpu_simulation_rate = 12161 (inst/sec)
gpgpu_simulation_rate = 1854 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7859
gpu_sim_insn = 4498644
gpu_ipc =     572.4194
gpu_tot_sim_cycle = 6760950
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       6.9991
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 584
partiton_reqs_in_parallel = 172898
partiton_reqs_in_parallel_total    = 99192874
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.6970
partiton_reqs_in_parallel_util = 172898
partiton_reqs_in_parallel_util_total    = 99192874
gpu_sim_cycle_parition_util = 7859
gpu_tot_sim_cycle_parition_util    = 4508767
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     285.8716 GB/Sec
L2_BW_total  =       2.1249 GB/Sec
gpu_total_sim_rate=13352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 970542
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1444, 1284, 1138, 1124, 1376, 1094, 1507, 1139, 1109, 1079, 1470, 1336, 1291, 1139, 1139, 1336, 1244, 1402, 1080, 1314, 1225, 1095, 1095, 1251, 1292, 1236, 1336, 1344, 1095, 1354, 1329, 1110, 973, 1174, 958, 1144, 1241, 1192, 1170, 988, 973, 958, 958, 988, 1237, 1178, 988, 1159, 1419, 1144, 940, 910, 925, 940, 925, 1110, 940, 1117, 910, 895, 1044, 880, 1408, 1024, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 125474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119651
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 937
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:390269	W0_Idle:115712203	W0_Scoreboard:131510879	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 24 
maxdqlatency = 0 
maxmflatency = 361924 
averagemflatency = 3955 
max_icnt2mem_latency = 361672 
max_icnt2sh_latency = 6760949 
mrq_lat_table:12950 	85 	471 	3813 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	126501 	7196 	85 	38 	1309 	2627 	3935 	6626 	1623 	521 	522 	417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	88051 	1897 	1828 	5582 	34699 	1754 	79 	72 	25 	1309 	2627 	3937 	6627 	1620 	521 	522 	417 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	103729 	12750 	1177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	26275 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3806 	73 	7 	11 	51 	131 	267 	532 	445 	193 	65 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    320890    297228    438403    344254    319934    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    293939    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    320109    240936    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    309050    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    339740    311208    326491    278459    297536    348450    419758    375485    209268    373614    541122    234275    528747    550506 
dram[5]:    378079    342381    310336    425235    372227    657890    619618    333837    568311    314882    256967    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    279202    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    265245 
dram[7]:    501586    393169    340479    272237    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    345021 
dram[8]:    365861    451237    386128    326084    412554    444264    202610    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    242185    293122    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    260816    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  2.020000  2.121951  1.980000  2.562500  2.302325  2.061224  2.127660  2.044445  2.409091  2.017544  2.296296  2.565217  2.538461  2.585366  2.787879  2.722222 
dram[1]:  2.146342  2.000000  2.256410  2.289474  1.956522  2.047619  2.538461  2.086957  2.224490  2.255319  2.690476  2.875000  3.233333  2.594594  2.916667  3.096774 
dram[2]:  2.019608  2.562500  2.000000  2.066667  2.300000  1.980000  1.962264  2.142857  2.311111  2.312500  2.511111  2.227273  2.648649  2.764706  2.857143  2.714286 
dram[3]:  1.943396  1.951220  2.078947  2.000000  1.980392  2.166667  2.268293  2.289474  2.511628  2.196429  2.391304  2.439024  2.702703  2.604651  2.634146  2.771429 
dram[4]:  2.232558  2.270270  2.085106  2.125000  2.078947  2.043478  2.136364  2.212766  2.365854  2.255814  2.479167  2.361702  2.838710  3.233333  2.641026  2.555556 
dram[5]:  2.300000  2.266667  1.960000  2.696970  2.040000  2.452381  2.080000  1.976190  2.274510  2.066667  2.360000  2.463415  2.968750  2.488372  2.659091  3.117647 
dram[6]:  2.190476  2.093023  2.295455  2.138889  2.136364  2.019231  2.090909  2.192308  2.211539  2.240741  2.441860  2.291667  2.897436  3.241379  2.878049  2.648649 
dram[7]:  2.200000  2.255814  2.222222  1.936170  2.016667  2.102564  2.205128  2.722222  2.472222  2.500000  2.446809  2.413043  2.666667  3.225806  2.488372  2.410256 
dram[8]:  1.882353  2.292683  2.022727  2.411765  1.933333  2.173913  2.170213  2.261905  2.500000  1.966102  2.571429  3.000000  2.666667  2.564103  3.000000  3.322581 
dram[9]:  2.095238  2.065217  2.000000  2.000000  2.102041  2.285714  2.270270  2.457143  2.058824  2.272727  2.525000  3.281250  2.967742  2.710526  2.944444  2.763158 
dram[10]:  2.933333  2.139535  2.025641  2.146342  2.200000  2.122449  2.220000  2.217391  2.255319  2.125000  2.641026  2.488889  2.909091  2.764706  2.571429  2.852941 
average row locality = 17367/7410 = 2.343725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        24        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        27        20        21        20        25        24        29        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        28        33        29 
dram[6]:        23        22        29        16        25        29        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        19        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        23        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4456
bank skew: 34/15 = 2.27
chip skew: 435/372 = 1.17
average mf latency per bank:
dram[0]:      32434     20693     28883     29306     26201     22874     20213     16767     36062     29488     36977     35231     48800     36786     36310     44162
dram[1]:      24286     33506     29466     31316     34547     25493     17302     26198     27463     32570     33530     37061     51699     45806     27702     34331
dram[2]:      31931     23773     35358     42711     31104     39724     24661     28177     36975     29755     38650     38922     50764     59347     53330     37839
dram[3]:      28816     32447     44976     48244     25507     28375     22653     13986     29222     37320     29966     47555     53576     43480     36681     53540
dram[4]:      33143     30084     39583     38051     32172     30643     26892      7124     34263     36952     42189     48793     49517     38802     51260     41470
dram[5]:      23618     28252     39011     32407     35887     13192     19410     22835     35678     33868     36383     33960     50506     48154     38835     29833
dram[6]:      32481     28334     26766     44729     25881     31943     19960     24126     33613     24053     44930     44930     34254     47952     41578     31729
dram[7]:      28837     23925     35881     36508     36430     30904     27519     22268     26853     31213     45053     39696     40737     43964     49392     51660
dram[8]:      31382     37234     43869     28193     32142     32224     17467     27637     31696     40072     42475     29833     55343     50699     34593     36089
dram[9]:      20952     32711     36117     36174     20201     25600     11513     19403     26775     34964     42577     35556     52217     46982     40454     39433
dram[10]:      16244     29872     43387     35340     25748     30354     18371     20392     40388     36651     34284     39242     48749     45688     44476     39533
maximum mf latency per bank:
dram[0]:     346277    106623    317626    354088    333256    333256    304601    333256    346278    322830    309824    296785    296784    270737    283771    320244
dram[1]:     312415    328057    315020    244673    315023    333257    239473    301997    341070    361910    328060    213136    359293    356700    286375    335861
dram[2]:     304613    265539    317608    338454    262908    343675    328047    338479    309799    320231    317628    257704    351492    356713    348883    307207
dram[3]:     268142    299380    333238    346266    286381    262909    278552    179356    346282    325442    247291    359303    338479    333251    278564    301997
dram[4]:     346272    356702    351492    354094    320244    354110    341070    179562    320227    348882    328045    341072    354097    291591    351482    312430
dram[5]:     302009    312416    346295    354110    265525    262912    333272    346294    348883    296787    268146    275960    330634    343673    354097    197797
dram[6]:     312404    309825    281157    320223    231659    356712    309807    348886    320231    325443    328044    348887    296783    299386    301995    294179
dram[7]:     315036    307203    312415    335872    346295    275947    359320    309794    252502    325430    325421    328047    341080    359304    307208    312416
dram[8]:     288968    343664    351486    359306    338467    275934    304602    328047    325441    361924    359306    216032    269887    338481    267638    255105
dram[9]:     184594    338464    312417    348893    304614    338467    278552    294180    320231    361909    307207    200200    328029    322832    309812    315021
dram[10]:     143867    328060    343678    348894    262935    346290    278563    307204    317609    346281    234280    361908    286365    288966    304588    320233
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380128 n_act=708 n_pre=692 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001233
n_activity=42508 dram_eff=0.2433
bk0: 296a 8384762i bk1: 252a 8385004i bk2: 288a 8384788i bk3: 244a 8385239i bk4: 280a 8384973i bk5: 288a 8384773i bk6: 288a 8384863i bk7: 268a 8384862i bk8: 320a 8384884i bk9: 332a 8384387i bk10: 360a 8384474i bk11: 352a 8384514i bk12: 292a 8384994i bk13: 312a 8384741i bk14: 276a 8385198i bk15: 288a 8384960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000920624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380486 n_act=640 n_pre=624 n_req=1538 n_rd=4548 n_write=401 bw_util=0.00118
n_activity=39496 dram_eff=0.2506
bk0: 256a 8385092i bk1: 272a 8384866i bk2: 256a 8385124i bk3: 256a 8385081i bk4: 272a 8384933i bk5: 260a 8384999i bk6: 288a 8385007i bk7: 280a 8384824i bk8: 324a 8384723i bk9: 324a 8384610i bk10: 340a 8384821i bk11: 288a 8385066i bk12: 280a 8385263i bk13: 288a 8384975i bk14: 292a 8385087i bk15: 272a 8385075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000835609
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380309 n_act=673 n_pre=657 n_req=1544 n_rd=4688 n_write=372 bw_util=0.001207
n_activity=41172 dram_eff=0.2458
bk0: 304a 8384766i bk1: 248a 8385257i bk2: 268a 8385031i bk3: 292a 8384860i bk4: 268a 8385029i bk5: 300a 8384726i bk6: 300a 8384645i bk7: 272a 8384929i bk8: 324a 8384839i bk9: 336a 8384567i bk10: 344a 8384759i bk11: 308a 8384742i bk12: 292a 8385083i bk13: 284a 8385027i bk14: 256a 8385461i bk15: 292a 8385024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000809377
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380168 n_act=694 n_pre=678 n_req=1589 n_rd=4760 n_write=399 bw_util=0.00123
n_activity=42268 dram_eff=0.2441
bk0: 304a 8384680i bk1: 244a 8385056i bk2: 256a 8385212i bk3: 264a 8384995i bk4: 300a 8384732i bk5: 308a 8384700i bk6: 276a 8385015i bk7: 252a 8385076i bk8: 316a 8384868i bk9: 372a 8384311i bk10: 328a 8384768i bk11: 316a 8384802i bk12: 300a 8385069i bk13: 320a 8384691i bk14: 308a 8384923i bk15: 296a 8384972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000836205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380398 n_act=657 n_pre=641 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001193
n_activity=40252 dram_eff=0.2486
bk0: 288a 8384965i bk1: 256a 8385095i bk2: 300a 8384860i bk3: 272a 8385030i bk4: 236a 8385233i bk5: 292a 8384852i bk6: 272a 8384964i bk7: 288a 8384774i bk8: 292a 8385010i bk9: 300a 8384817i bk10: 368a 8384659i bk11: 340a 8384560i bk12: 260a 8385290i bk13: 280a 8385092i bk14: 304a 8385015i bk15: 272a 8384995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000801746
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380093 n_act=692 n_pre=676 n_req=1626 n_rd=4816 n_write=422 bw_util=0.001249
n_activity=42449 dram_eff=0.2468
bk0: 268a 8385049i bk1: 296a 8384790i bk2: 292a 8384797i bk3: 264a 8385159i bk4: 304a 8384779i bk5: 276a 8384878i bk6: 300a 8384769i bk7: 256a 8385031i bk8: 352a 8384600i bk9: 292a 8384804i bk10: 360a 8384602i bk11: 316a 8384788i bk12: 280a 8385207i bk13: 316a 8384705i bk14: 336a 8384749i bk15: 308a 8384920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000846817
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380022 n_act=700 n_pre=684 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001262
n_activity=42769 dram_eff=0.2475
bk0: 276a 8385015i bk1: 272a 8384953i bk2: 288a 8384917i bk3: 244a 8385207i bk4: 276a 8385001i bk5: 304a 8384616i bk6: 276a 8384960i bk7: 332a 8384530i bk8: 340a 8384602i bk9: 356a 8384375i bk10: 332a 8384834i bk11: 344a 8384551i bk12: 328a 8384876i bk13: 276a 8385128i bk14: 340a 8384820i bk15: 288a 8384928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000835609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380344 n_act=658 n_pre=642 n_req=1557 n_rd=4664 n_write=391 bw_util=0.001205
n_activity=40495 dram_eff=0.2497
bk0: 232a 8385300i bk1: 284a 8384885i bk2: 244a 8385259i bk3: 268a 8384838i bk4: 352a 8384382i bk5: 252a 8385047i bk6: 264a 8385104i bk7: 284a 8385045i bk8: 276a 8385180i bk9: 316a 8384818i bk10: 356a 8384712i bk11: 340a 8384597i bk12: 300a 8384977i bk13: 288a 8385042i bk14: 312a 8384868i bk15: 296a 8384901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000791253
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380293 n_act=667 n_pre=651 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001213
n_activity=41326 dram_eff=0.2462
bk0: 292a 8384795i bk1: 284a 8384936i bk2: 268a 8385013i bk3: 248a 8385217i bk4: 268a 8385004i bk5: 284a 8384784i bk6: 296a 8384825i bk7: 288a 8384935i bk8: 304a 8385019i bk9: 348a 8384330i bk10: 324a 8384870i bk11: 316a 8384859i bk12: 284a 8385149i bk13: 292a 8384865i bk14: 292a 8385132i bk15: 292a 8385006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000825831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380394 n_act=656 n_pre=640 n_req=1559 n_rd=4600 n_write=409 bw_util=0.001195
n_activity=40408 dram_eff=0.2479
bk0: 264a 8385066i bk1: 284a 8384828i bk2: 280a 8384897i bk3: 288a 8384773i bk4: 292a 8384758i bk5: 276a 8384917i bk6: 244a 8385179i bk7: 252a 8385170i bk8: 328a 8384725i bk9: 304a 8384760i bk10: 312a 8384975i bk11: 312a 8384981i bk12: 272a 8385280i bk13: 296a 8384899i bk14: 300a 8385080i bk15: 296a 8384876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00084014
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8386699 n_nop=8380308 n_act=666 n_pre=650 n_req=1580 n_rd=4660 n_write=415 bw_util=0.00121
n_activity=41086 dram_eff=0.247
bk0: 248a 8385338i bk1: 276a 8384927i bk2: 252a 8385203i bk3: 268a 8385029i bk4: 280a 8384947i bk5: 288a 8384742i bk6: 328a 8384684i bk7: 288a 8384748i bk8: 328a 8384786i bk9: 356a 8384335i bk10: 312a 8384981i bk11: 336a 8384607i bk12: 280a 8385172i bk13: 272a 8385013i bk14: 268a 8385211i bk15: 280a 8385010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000832986

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 558, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12359
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.165
	minimum = 6
	maximum = 586
Network latency average = 35.7161
	minimum = 6
	maximum = 359
Slowest packet = 258525
Flit latency average = 40.6428
	minimum = 6
	maximum = 358
Slowest flit = 413552
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0603245
	minimum = 0.0486098 (at node 7)
	maximum = 0.304702 (at node 44)
Accepted packet rate average = 0.0603245
	minimum = 0.0486098 (at node 7)
	maximum = 0.304702 (at node 44)
Injected flit rate average = 0.0904867
	minimum = 0.0797862 (at node 34)
	maximum = 0.328307 (at node 44)
Accepted flit rate average= 0.0904867
	minimum = 0.0659159 (at node 7)
	maximum = 0.585799 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2178 (10 samples)
	minimum = 6 (10 samples)
	maximum = 117.2 (10 samples)
Network latency average = 11.161 (10 samples)
	minimum = 6 (10 samples)
	maximum = 86.4 (10 samples)
Flit latency average = 11.5816 (10 samples)
	minimum = 6 (10 samples)
	maximum = 85.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0222919 (10 samples)
	minimum = 0.0180963 (10 samples)
	maximum = 0.0625083 (10 samples)
Accepted packet rate average = 0.0222919 (10 samples)
	minimum = 0.0180963 (10 samples)
	maximum = 0.0625083 (10 samples)
Injected flit rate average = 0.0334407 (10 samples)
	minimum = 0.0228231 (10 samples)
	maximum = 0.0808145 (10 samples)
Accepted flit rate average = 0.0334407 (10 samples)
	minimum = 0.025677 (10 samples)
	maximum = 0.109514 (10 samples)
Injected packet size average = 1.50013 (10 samples)
Accepted packet size average = 1.50013 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 4 sec (3544 sec)
gpgpu_simulation_rate = 13352 (inst/sec)
gpgpu_simulation_rate = 1907 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1954745
gpu_sim_insn = 5750033
gpu_ipc =       2.9416
gpu_tot_sim_cycle = 8942917
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       5.9344
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 925
partiton_reqs_in_parallel = 43004390
partiton_reqs_in_parallel_total    = 99365772
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      15.9199
partiton_reqs_in_parallel_util = 43004390
partiton_reqs_in_parallel_util_total    = 99365772
gpu_sim_cycle_parition_util = 1954745
gpu_tot_sim_cycle_parition_util    = 4516626
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      10.6048 GB/Sec
L2_BW_total  =       3.9244 GB/Sec
gpu_total_sim_rate=10072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1397207
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2435, 2015, 1476, 1578, 1974, 1366, 1912, 1424, 1513, 1628, 2239, 1622, 1866, 2039, 1748, 1957, 1649, 2304, 1604, 1624, 2097, 1381, 1801, 1697, 1801, 1496, 1882, 2049, 1407, 2164, 1589, 2128, 1262, 1655, 1548, 1877, 1790, 1518, 1537, 1789, 1470, 1759, 1168, 1276, 1759, 1661, 2143, 1251, 2164, 1615, 1307, 1747, 1203, 1176, 1593, 1529, 1321, 1380, 1370, 1299, 1753, 972, 1872, 1639, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 155511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 937
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:420560	W0_Idle:142079679	W0_Scoreboard:213697224	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 307 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 3035 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 8942879 
mrq_lat_table:26977 	329 	758 	7222 	1017 	241 	57 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335129 	14448 	101 	38 	1360 	2709 	4062 	6849 	1877 	970 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	291940 	6442 	1914 	5582 	42074 	1755 	79 	72 	25 	1360 	2709 	4064 	6850 	1874 	970 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	254109 	20275 	1465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	11627 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6885 	74 	13 	16 	76 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        16        16        16        16        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        18        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.920792  1.871560  1.875000  2.197802  2.127660  1.935185  1.960396  1.990385  2.048544  1.919643  1.954128  2.063636  2.047619  2.076923  2.095745  2.318182 
dram[1]:  1.933962  1.930435  1.870000  2.119565  2.235955  2.028846  2.250000  2.123711  1.928571  2.072072  2.202020  2.400000  2.441558  2.168421  2.458823  2.367816 
dram[2]:  1.918919  2.050000  1.989011  2.000000  2.125000  1.981481  1.953704  2.215054  1.990385  1.936000  1.990476  2.036697  2.191011  2.204082  2.228261  2.150538 
dram[3]:  1.811024  1.907217  2.000000  1.951456  1.981818  2.031915  2.089109  2.030928  2.070796  2.145631  2.035088  1.973214  2.341177  2.163043  2.345679  2.587500 
dram[4]:  1.960396  2.011765  2.000000  2.097826  1.969388  1.953704  2.009709  2.155555  2.010309  2.102041  2.081633  2.058824  2.150000  2.186813  2.242105  2.275510 
dram[5]:  1.979592  2.163043  2.000000  2.382022  2.193877  2.159575  1.959184  2.050505  1.991453  2.027778  2.137255  1.945946  2.326087  2.210000  2.525000  2.483516 
dram[6]:  1.981651  1.940678  2.068627  2.047619  2.000000  1.851485  2.083333  2.108911  1.991304  1.965812  2.127273  2.000000  2.518518  2.311828  2.180851  2.130000 
dram[7]:  1.843137  2.041237  1.958763  2.060000  2.028846  2.000000  2.115789  2.390805  2.145631  2.084906  2.197917  2.043860  2.157895  2.260000  2.171717  2.164835 
dram[8]:  1.800000  2.115789  1.945455  2.076923  2.037037  1.889908  2.142857  1.892857  2.122642  1.814516  2.114286  2.225806  2.095238  2.018868  2.247312  2.506494 
dram[9]:  2.010638  1.903846  2.000000  1.892473  1.903509  2.170000  2.212121  2.153061  1.942857  1.936364  2.125000  2.306818  2.372340  2.045455  2.441860  2.361702 
dram[10]:  2.235294  1.948454  1.958333  2.104167  1.970874  2.021505  1.961905  2.168317  1.904348  1.927928  2.166667  2.110000  2.309524  2.086539  2.208333  2.279070 
average row locality = 36635/17597 = 2.081889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       151       144       149       150       153       147       154       154       154       157       166       157       158       144       153 
dram[1]:       154       166       141       147       149       160       139       154       158       164       159       158       138       152       156       149 
dram[2]:       162       155       139       157       152       164       158       157       150       174       156       166       143       160       155       152 
dram[3]:       174       139       165       150       167       142       161       141       167       165       171       160       148       146       140       157 
dram[4]:       150       129       146       150       141       159       155       145       142       150       151       154       160       148       159       167 
dram[5]:       148       153       149       160       161       151       143       153       170       159       161       154       155       166       151       169 
dram[6]:       169       170       159       161       138       138       170       163       166       167       171       164       151       159       150       158 
dram[7]:       142       148       141       156       160       159       152       156       162       165       158       169       152       167       159       148 
dram[8]:       151       154       164       144       167       155       156       159       168       164       161       151       160       156       155       142 
dram[9]:       146       149       147       132       161       164       162       155       146       156       162       152       163       164       159       161 
dram[10]:       145       144       141       152       149       139       156       163       162       159       152       156       145       157       156       146 
total reads: 27237
bank skew: 174/129 = 1.35
chip skew: 2554/2406 = 1.06
number of total write accesses:
dram[0]:        50        53        51        51        50        56        51        53        57        61        56        61        58        58        53        51 
dram[1]:        51        56        46        48        50        51        50        52        58        66        59        58        50        54        53        57 
dram[2]:        51        50        42        53        52        50        53        49        57        68        53        56        52        56        50        48 
dram[3]:        56        46        49        51        51        49        50        56        67        56        61        61        51        53        50        50 
dram[4]:        48        42        46        43        52        52        52        49        53        56        53        56        55        51        54        56 
dram[5]:        46        46        49        52        54        52        49        50        63        60        57        62        59        55        51        57 
dram[6]:        47        59        52        54        52        49        55        50        63        63        63        60        53        56        55        55 
dram[7]:        46        50        49        50        51        55        49        52        59        56        53        64        53        59        56        49 
dram[8]:        47        47        50        45        53        51        54        53        57        61        61        56        60        58        54        51 
dram[9]:        43        49        47        44        56        53        57        56        58        57        59        51        60        61        51        61 
dram[10]:        45        45        47        50        54        49        50        56        57        55        56        55        49        60        56        50 
total reads: 9398
bank skew: 68/42 = 1.62
chip skew: 886/818 = 1.08
average mf latency per bank:
dram[0]:      28261     35571     27065     28032     17454     26448     26052     22901     32517     26593     28779     38407     38395     37648     34307     36580
dram[1]:      30624     27229     29708     31938     23285     22051     20852     28723     31546     23291     34197     31215     38516     31390     22506     30483
dram[2]:      35645     27378     32952     30445     26539     37684     31732     30986     31069     25785     33846     33190     34578     44818     33352     29259
dram[3]:      36889     29894     35392     26885     22879     25786     29595     20631     26667     33159     31442     37382     40796     36482     31930     41904
dram[4]:      34061     33596     29726     26826     26981     25358     25487     19420     34025     24480     40829     40586     45106     27475     35141     36041
dram[5]:      27900     32795     36454     21061     27169     16565     21107     19015     28706     27889     29799     29563     35889     35609     31440     25793
dram[6]:      35445     23870     28891     29279     17113     28125     21958     26324     31194     26858     30587     29378     34106     33642     36758     31242
dram[7]:      32596     26676     24743     32574     33029     22112     20058     28917     22083     32888     38208     28069     35861     38032     40057     34497
dram[8]:      30673     38348     37016     23662     29754     27005     20386     26825     29449     32266     30207     33161     41909     36430     30282     29535
dram[9]:      40415     28603     30263     39309     22881     23242     17486     30260     26730     31494     31545     34028     36505     34474     41715     31753
dram[10]:      37394     33124     34578     33297     17834     30931     34725     32003     33487     36526     33150     30245     34236     29871     33204     35650
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002212 n_act=1638 n_pre=1622 n_req=3305 n_rd=9740 n_write=1161 bw_util=0.001814
n_activity=80966 dram_eff=0.2693
bk0: 576a 12012188i bk1: 604a 12011718i bk2: 576a 12011892i bk3: 596a 12011945i bk4: 600a 12012098i bk5: 612a 12011749i bk6: 588a 12012116i bk7: 616a 12011853i bk8: 616a 12011844i bk9: 616a 12011477i bk10: 628a 12011698i bk11: 664a 12011285i bk12: 628a 12011687i bk13: 632a 12011600i bk14: 576a 12012352i bk15: 612a 12012200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0015171
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002371 n_act=1543 n_pre=1527 n_req=3303 n_rd=9776 n_write=1156 bw_util=0.00182
n_activity=77691 dram_eff=0.2814
bk0: 616a 12011980i bk1: 664a 12011413i bk2: 564a 12011737i bk3: 588a 12011602i bk4: 596a 12012278i bk5: 640a 12011495i bk6: 556a 12012763i bk7: 616a 12011887i bk8: 632a 12011564i bk9: 656a 12010891i bk10: 636a 12011457i bk11: 632a 12011847i bk12: 552a 12012324i bk13: 608a 12011795i bk14: 624a 12012225i bk15: 596a 12011919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00173846
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002040 n_act=1627 n_pre=1611 n_req=3340 n_rd=10000 n_write=1095 bw_util=0.001847
n_activity=81632 dram_eff=0.2718
bk0: 648a 12011751i bk1: 620a 12011781i bk2: 556a 12012531i bk3: 628a 12011609i bk4: 608a 12012071i bk5: 656a 12011629i bk6: 632a 12011846i bk7: 628a 12011923i bk8: 600a 12011958i bk9: 696a 12010930i bk10: 624a 12011754i bk11: 664a 12011221i bk12: 572a 12012268i bk13: 640a 12011920i bk14: 620a 12012256i bk15: 608a 12011910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00146076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002052 n_act=1616 n_pre=1600 n_req=3350 n_rd=9972 n_write=1133 bw_util=0.001848
n_activity=81727 dram_eff=0.2718
bk0: 696a 12011228i bk1: 556a 12012052i bk2: 660a 12011788i bk3: 600a 12011536i bk4: 668a 12011214i bk5: 568a 12012285i bk6: 644a 12011887i bk7: 564a 12012024i bk8: 668a 12011181i bk9: 660a 12011380i bk10: 684a 12011308i bk11: 640a 12011274i bk12: 592a 12012310i bk13: 584a 12012103i bk14: 560a 12012773i bk15: 628a 12012198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00156412
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002648 n_act=1552 n_pre=1536 n_req=3224 n_rd=9624 n_write=1013 bw_util=0.00177
n_activity=78522 dram_eff=0.2709
bk0: 600a 12012082i bk1: 516a 12012623i bk2: 584a 12012275i bk3: 600a 12012193i bk4: 564a 12012287i bk5: 636a 12011750i bk6: 620a 12011865i bk7: 580a 12012363i bk8: 568a 12012214i bk9: 600a 12011993i bk10: 604a 12012244i bk11: 616a 12011778i bk12: 640a 12011824i bk13: 592a 12012112i bk14: 636a 12012087i bk15: 668a 12011499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00143404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002109 n_act=1568 n_pre=1552 n_req=3365 n_rd=10012 n_write=1132 bw_util=0.001855
n_activity=79326 dram_eff=0.281
bk0: 592a 12011963i bk1: 612a 12012030i bk2: 596a 12011876i bk3: 640a 12011707i bk4: 644a 12011611i bk5: 604a 12011669i bk6: 572a 12012111i bk7: 612a 12011628i bk8: 680a 12011100i bk9: 636a 12011154i bk10: 644a 12011192i bk11: 616a 12010431i bk12: 620a 12011674i bk13: 664a 12011275i bk14: 604a 12012355i bk15: 676a 12011745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00206335
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12001662 n_act=1661 n_pre=1645 n_req=3440 n_rd=10216 n_write=1189 bw_util=0.001898
n_activity=83096 dram_eff=0.2745
bk0: 676a 12011824i bk1: 680a 12010942i bk2: 636a 12011569i bk3: 644a 12011293i bk4: 552a 12012281i bk5: 552a 12012186i bk6: 680a 12010988i bk7: 652a 12011790i bk8: 664a 12010843i bk9: 668a 12010594i bk10: 684a 12010998i bk11: 656a 12010995i bk12: 604a 12012495i bk13: 636a 12011954i bk14: 600a 12012090i bk15: 632a 12011898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00219775
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002103 n_act=1593 n_pre=1577 n_req=3345 n_rd=9976 n_write=1124 bw_util=0.001847
n_activity=79625 dram_eff=0.2788
bk0: 568a 12012100i bk1: 592a 12011972i bk2: 564a 12012233i bk3: 624a 12011521i bk4: 640a 12011681i bk5: 636a 12011189i bk6: 608a 12012020i bk7: 624a 12012078i bk8: 648a 12011493i bk9: 660a 12011461i bk10: 632a 12011905i bk11: 676a 12010572i bk12: 608a 12011877i bk13: 668a 12011158i bk14: 636a 12011720i bk15: 592a 12012168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00175003
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12001958 n_act=1642 n_pre=1626 n_req=3365 n_rd=10028 n_write=1119 bw_util=0.001855
n_activity=81931 dram_eff=0.2721
bk0: 604a 12011494i bk1: 616a 12011902i bk2: 656a 12011226i bk3: 576a 12011992i bk4: 668a 12011445i bk5: 620a 12011499i bk6: 624a 12011980i bk7: 636a 12011485i bk8: 672a 12011626i bk9: 656a 12011005i bk10: 644a 12011337i bk11: 604a 12011607i bk12: 640a 12011477i bk13: 624a 12011206i bk14: 620a 12012002i bk15: 568a 12012216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00168162
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002169 n_act=1590 n_pre=1574 n_req=3342 n_rd=9916 n_write=1124 bw_util=0.001837
n_activity=79589 dram_eff=0.2774
bk0: 584a 12012080i bk1: 596a 12011838i bk2: 588a 12012118i bk3: 528a 12012440i bk4: 644a 12011335i bk5: 656a 12011644i bk6: 648a 12011647i bk7: 620a 12011562i bk8: 584a 12011928i bk9: 624a 12011433i bk10: 648a 12011517i bk11: 608a 12011758i bk12: 652a 12011641i bk13: 656a 12011154i bk14: 636a 12012300i bk15: 644a 12011891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00158342
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12016373 n_nop=12002500 n_act=1568 n_pre=1552 n_req=3256 n_rd=9688 n_write=1065 bw_util=0.00179
n_activity=79756 dram_eff=0.2696
bk0: 580a 12012620i bk1: 576a 12012362i bk2: 564a 12012369i bk3: 608a 12012063i bk4: 596a 12011944i bk5: 556a 12012298i bk6: 624a 12012049i bk7: 652a 12011721i bk8: 648a 12011412i bk9: 636a 12011635i bk10: 608a 12012073i bk11: 624a 12011891i bk12: 580a 12012198i bk13: 628a 12011238i bk14: 624a 12011801i bk15: 584a 12012231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00141465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1197, Miss_rate = 0.073, Pending_hits = 622, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1238, Miss_rate = 0.075, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1194, Miss_rate = 0.073, Pending_hits = 575, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1250, Miss_rate = 0.076, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1215, Miss_rate = 0.074, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1285, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1293, Miss_rate = 0.076, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1204, Miss_rate = 0.073, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 598, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1238, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1265, Miss_rate = 0.075, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1274, Miss_rate = 0.076, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1280, Miss_rate = 0.076, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1226, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1268, Miss_rate = 0.076, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1282, Miss_rate = 0.058, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1225, Miss_rate = 0.075, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1246, Miss_rate = 0.075, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1233, Miss_rate = 0.076, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1206, Miss_rate = 0.074, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1216, Miss_rate = 0.073, Pending_hits = 583, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27237
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 12902
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85828
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.64861
	minimum = 6
	maximum = 58
Network latency average = 7.61441
	minimum = 6
	maximum = 46
Slowest packet = 316323
Flit latency average = 7.08829
	minimum = 6
	maximum = 46
Slowest flit = 489769
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223767
	minimum = 0.00168513 (at node 20)
	maximum = 0.0026694 (at node 34)
Accepted packet rate average = 0.00223767
	minimum = 0.00168513 (at node 20)
	maximum = 0.0026694 (at node 34)
Injected flit rate average = 0.0034754
	minimum = 0.00214529 (at node 20)
	maximum = 0.00496791 (at node 34)
Accepted flit rate average= 0.0034754
	minimum = 0.00303902 (at node 20)
	maximum = 0.00395474 (at node 18)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6206 (11 samples)
	minimum = 6 (11 samples)
	maximum = 111.818 (11 samples)
Network latency average = 10.8386 (11 samples)
	minimum = 6 (11 samples)
	maximum = 82.7273 (11 samples)
Flit latency average = 11.1732 (11 samples)
	minimum = 6 (11 samples)
	maximum = 82 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0204688 (11 samples)
	minimum = 0.0166043 (11 samples)
	maximum = 0.0570684 (11 samples)
Accepted packet rate average = 0.0204688 (11 samples)
	minimum = 0.0166043 (11 samples)
	maximum = 0.0570684 (11 samples)
Injected flit rate average = 0.0307165 (11 samples)
	minimum = 0.0209433 (11 samples)
	maximum = 0.0739194 (11 samples)
Accepted flit rate average = 0.0307165 (11 samples)
	minimum = 0.023619 (11 samples)
	maximum = 0.0999175 (11 samples)
Injected packet size average = 1.50065 (11 samples)
Accepted packet size average = 1.50065 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 49 sec (5269 sec)
gpgpu_simulation_rate = 10072 (inst/sec)
gpgpu_simulation_rate = 1697 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14600
gpu_sim_insn = 4715414
gpu_ipc =     322.9736
gpu_tot_sim_cycle = 9179667
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       6.2950
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 136
gpu_stall_icnt2sh    = 1099
partiton_reqs_in_parallel = 321064
partiton_reqs_in_parallel_total    = 142370162
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      15.5443
partiton_reqs_in_parallel_util = 321064
partiton_reqs_in_parallel_util_total    = 142370162
gpu_sim_cycle_parition_util = 14600
gpu_tot_sim_cycle_parition_util    = 6471371
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     257.9878 GB/Sec
L2_BW_total  =       4.2335 GB/Sec
gpu_total_sim_rate=10874

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1518412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2615, 2195, 1656, 1758, 2139, 1546, 2092, 1589, 1678, 1793, 2419, 1772, 2046, 2219, 1928, 2137, 1829, 2484, 1769, 1789, 2262, 1561, 1981, 1862, 1981, 1676, 2047, 2229, 1587, 2344, 1769, 2308, 1406, 1799, 1692, 2021, 1934, 1662, 1681, 1933, 1614, 1903, 1312, 1420, 1903, 1805, 2287, 1395, 2308, 1759, 1451, 1876, 1347, 1320, 1737, 1673, 1465, 1509, 1514, 1443, 1897, 1116, 2016, 1783, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 451867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 445731
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1250
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:916658	W0_Idle:142155766	W0_Scoreboard:213754148	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 307 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 2761 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 9179666 
mrq_lat_table:27615 	342 	800 	7435 	1148 	359 	212 	60 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	370344 	18900 	149 	62 	1360 	2709 	4062 	6849 	1877 	970 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	295487 	7729 	3354 	13448 	63556 	5616 	292 	97 	43 	1360 	2709 	4064 	6850 	1874 	970 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261449 	21094 	1477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	43195 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6914 	75 	13 	16 	76 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        25        16        16        21        16        16        16        17 
dram[2]:        16        16         9        16        16        16        16        18        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        22        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        18        20        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        13        15        17        16        16        16        16        16        88        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.920792  1.881818  1.875000  2.197802  2.127660  1.935185  1.960396  1.990385  2.165049  2.053571  2.063636  2.261261  2.122642  2.190476  2.105263  2.325843 
dram[1]:  1.933962  1.930435  1.861386  2.119565  2.235955  2.019048  2.250000  2.112245  2.122807  2.288288  2.370000  2.569892  2.448718  2.234694  2.465116  2.397727 
dram[2]:  1.918919  2.039604  1.989011  2.000000  2.125000  1.972477  1.953704  2.215054  2.182692  2.126984  2.150943  2.137931  2.314607  2.333333  2.260870  2.150538 
dram[3]:  1.811024  1.907217  2.000000  1.961165  1.981818  2.031915  2.089109  2.030928  2.313044  2.240385  2.218488  2.168142  2.435294  2.242105  2.341463  2.587500 
dram[4]:  1.960396  2.011765  2.000000  2.097826  1.969388  1.953704  2.009709  2.142857  2.171717  2.255102  2.190000  2.274510  2.250000  2.282609  2.239583  2.303030 
dram[5]:  1.979592  2.163043  2.000000  2.382022  2.181818  2.147368  1.949495  2.050505  2.169492  2.118182  2.300971  2.198198  2.473118  2.297030  2.518518  2.505495 
dram[6]:  1.990909  1.949580  2.068627  2.047619  2.000000  1.843137  2.083333  2.108911  2.127119  2.109244  2.342342  2.201754  2.580247  2.442105  2.166667  2.158416 
dram[7]:  1.843137  2.030612  1.958763  2.060000  2.028846  2.000000  2.115789  2.375000  2.259615  2.192661  2.322917  2.271930  2.239583  2.405941  2.170000  2.163043 
dram[8]:  1.800000  2.125000  1.945455  2.076923  2.027273  1.889908  2.131313  1.892857  2.283019  1.913386  2.263636  2.347368  3.009174  2.130841  2.276596  2.506494 
dram[9]:  2.010638  1.905660  1.989796  1.892473  1.895652  2.158416  2.212121  2.153061  2.142857  2.081081  2.257143  2.438202  2.505263  2.135135  2.448276  2.368421 
dram[10]:  2.220930  1.938776  1.958333  2.104167  1.961538  2.021505  1.961905  2.168317  2.060345  2.090090  2.313131  2.257426  2.376471  2.152381  2.216495  2.272727 
average row locality = 37978/17733 = 2.141657
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       144       152       144       149       150       153       147       154       158       159       162       175       161       163       145       154 
dram[1]:       154       166       141       147       149       160       139       154       167       172       166       166       139       156       157       151 
dram[2]:       162       155       139       157       152       164       158       157       157       183       163       175       147       165       156       152 
dram[3]:       174       139       165       150       167       142       161       141       177       169       182       169       151       150       141       157 
dram[4]:       150       129       146       150       141       159       155       145       148       155       156       162       164       152       160       169 
dram[5]:       148       153       149       160       161       151       143       153       178       164       168       165       161       170       152       170 
dram[6]:       170       171       159       161       138       138       170       163       173       174       181       174       153       165       151       160 
dram[7]:       142       148       141       156       160       159       152       156       167       171       163       179       156       173       160       149 
dram[8]:       151       155       164       144       167       155       156       159       174       170       171       157       167       161       157       142 
dram[9]:       146       150       147       132       161       164       162       155       153       162       168       157       168       168       160       162 
dram[10]:       145       144       141       152       149       139       156       163       169       165       159       163       148       160       157       147 
total reads: 27673
bank skew: 183/129 = 1.42
chip skew: 2601/2441 = 1.07
number of total write accesses:
dram[0]:        50        55        51        51        50        56        51        53        65        71        65        76        64        67        55        53 
dram[1]:        51        56        47        48        50        52        50        53        75        82        71        73        52        63        55        60 
dram[2]:        51        51        42        53        52        51        53        49        70        85        65        73        59        66        52        48 
dram[3]:        56        46        49        52        51        49        50        56        89        64        82        76        56        63        51        50 
dram[4]:        48        42        46        43        52        52        52        50        67        66        63        70        61        58        55        59 
dram[5]:        46        46        49        52        55        53        50        50        78        69        69        79        69        62        52        58 
dram[6]:        49        61        52        54        52        50        55        50        78        77        79        77        56        67        57        58 
dram[7]:        46        51        49        50        51        55        49        53        68        68        60        80        59        70        57        50 
dram[8]:        47        49        50        45        56        51        55        53        68        73        78        66       161        67        57        51 
dram[9]:        43        52        48        44        57        54        57        56        72        69        69        60        70        69        53        63 
dram[10]:        46        46        47        50        55        49        50        56        70        67        70        65        54        66        58        53 
total reads: 10305
bank skew: 161/42 = 3.83
chip skew: 1027/884 = 1.16
average mf latency per bank:
dram[0]:      28385     35178     27202     28157     17610     26601     26233     23071     30967     25052     27217     34929     36852     35522     33974     36225
dram[1]:      30748     27346     29680     32069     23453     22098     21039     28753     28344     21270     31660     28416     38103     29700     22353     29930
dram[2]:      35769     27375     33078     30558     26688     37661     31902     31163     28528     23456     31230     29904     32916     42075     33043     29443
dram[3]:      36996     30037     35506     26878     23025     25952     29763     20817     23636     31642     27813     33916     39404     34268     31786     42078
dram[4]:      34187     33743     29851     26955     27146     25513     25662     19504     31073     23019     38240     36939     43281     26232     34976     35410
dram[5]:      28031     32925     36577     21178     27190     16639     21174     19195     26309     26410     27609     26371     33555     34084     31309     25724
dram[6]:      35077     23673     29000     29397     17278     28143     22118     26495     28640     24794     27716     26418     33471     31341     36407     30705
dram[7]:      32744     26685     24870     32691     33184     22259     20251     28956     20971     30610     36393     25452     34387     35543     39864     34345
dram[8]:      30855     37933     37160     23811     29521     27181     20500     27024     27616     30100     27179     31045     33816     34383     29779     29748
dram[9]:      40566     28175     30239     39458     22928     23291     17664     30449     24453     29258     29624     32052     34372     32889     41303     31493
dram[10]:      37337     33084     34728     33432     17921     31106     34914     32168     30891     33895     30321     28199     33065     28843     32910     35114
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12029104 n_act=1645 n_pre=1629 n_req=3403 n_rd=9880 n_write=1224 bw_util=0.001844
n_activity=82250 dram_eff=0.27
bk0: 576a 12039294i bk1: 608a 12038786i bk2: 576a 12038998i bk3: 596a 12039053i bk4: 600a 12039207i bk5: 612a 12038858i bk6: 588a 12039225i bk7: 616a 12038963i bk8: 632a 12038798i bk9: 636a 12038385i bk10: 648a 12038629i bk11: 700a 12038146i bk12: 644a 12038702i bk13: 652a 12038580i bk14: 580a 12039411i bk15: 616a 12039258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00166513
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12029193 n_act=1558 n_pre=1542 n_req=3422 n_rd=9936 n_write=1253 bw_util=0.001858
n_activity=79298 dram_eff=0.2822
bk0: 616a 12039085i bk1: 664a 12038522i bk2: 564a 12038796i bk3: 588a 12038709i bk4: 596a 12039388i bk5: 640a 12038575i bk6: 556a 12039874i bk7: 616a 12038966i bk8: 668a 12038255i bk9: 688a 12037669i bk10: 664a 12038314i bk11: 664a 12038659i bk12: 556a 12039381i bk13: 624a 12038713i bk14: 628a 12039280i bk15: 604a 12038968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00237664
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028862 n_act=1639 n_pre=1623 n_req=3462 n_rd=10168 n_write=1190 bw_util=0.001886
n_activity=83222 dram_eff=0.273
bk0: 648a 12038858i bk1: 620a 12038862i bk2: 556a 12039637i bk3: 628a 12038717i bk4: 608a 12039179i bk5: 656a 12038707i bk6: 632a 12038958i bk7: 628a 12039036i bk8: 628a 12038776i bk9: 732a 12037666i bk10: 652a 12038645i bk11: 700a 12037908i bk12: 588a 12039285i bk13: 660a 12038875i bk14: 624a 12039329i bk15: 608a 12039015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00192594
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028866 n_act=1629 n_pre=1613 n_req=3475 n_rd=10140 n_write=1234 bw_util=0.001889
n_activity=83439 dram_eff=0.2726
bk0: 696a 12038335i bk1: 556a 12039159i bk2: 660a 12038896i bk3: 600a 12038641i bk4: 668a 12038326i bk5: 568a 12039397i bk6: 644a 12038999i bk7: 564a 12039136i bk8: 708a 12037866i bk9: 676a 12038282i bk10: 728a 12038010i bk11: 676a 12038085i bk12: 604a 12039350i bk13: 600a 12039001i bk14: 564a 12039839i bk15: 628a 12039302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00217985
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12029523 n_act=1560 n_pre=1544 n_req=3325 n_rd=9764 n_write=1091 bw_util=0.001803
n_activity=79849 dram_eff=0.2719
bk0: 600a 12039188i bk1: 516a 12039732i bk2: 584a 12039384i bk3: 600a 12039302i bk4: 564a 12039396i bk5: 636a 12038862i bk6: 620a 12038978i bk7: 580a 12039446i bk8: 592a 12039022i bk9: 620a 12038898i bk10: 624a 12039178i bk11: 648a 12038676i bk12: 656a 12038851i bk13: 608a 12039106i bk14: 640a 12039157i bk15: 676a 12038527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.001702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028939 n_act=1578 n_pre=1562 n_req=3483 n_rd=10184 n_write=1219 bw_util=0.001894
n_activity=80807 dram_eff=0.2822
bk0: 592a 12039073i bk1: 612a 12039140i bk2: 596a 12038987i bk3: 640a 12038818i bk4: 644a 12038690i bk5: 604a 12038752i bk6: 572a 12039192i bk7: 612a 12038738i bk8: 712a 12037866i bk9: 656a 12038019i bk10: 672a 12038073i bk11: 660a 12037263i bk12: 644a 12038642i bk13: 680a 12038257i bk14: 608a 12039412i bk15: 680a 12038834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00247337
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028447 n_act=1677 n_pre=1661 n_req=3573 n_rd=10404 n_write=1293 bw_util=0.001942
n_activity=84833 dram_eff=0.2758
bk0: 680a 12038867i bk1: 684a 12037977i bk2: 636a 12038675i bk3: 644a 12038402i bk4: 552a 12039390i bk5: 552a 12039264i bk6: 680a 12038099i bk7: 652a 12038907i bk8: 692a 12037582i bk9: 696a 12037363i bk10: 724a 12037787i bk11: 696a 12037740i bk12: 612a 12039539i bk13: 660a 12038885i bk14: 604a 12039129i bk15: 640a 12038938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.00262175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028966 n_act=1603 n_pre=1587 n_req=3448 n_rd=10128 n_write=1198 bw_util=0.001881
n_activity=80978 dram_eff=0.2797
bk0: 568a 12039206i bk1: 592a 12039029i bk2: 564a 12039338i bk3: 624a 12038626i bk4: 640a 12038789i bk5: 636a 12038299i bk6: 608a 12039131i bk7: 624a 12039161i bk8: 668a 12038369i bk9: 684a 12038284i bk10: 652a 12038897i bk11: 716a 12037432i bk12: 624a 12038887i bk13: 692a 12038105i bk14: 640a 12038790i bk15: 596a 12039225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00198556
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12028659 n_act=1662 n_pre=1646 n_req=3577 n_rd=10200 n_write=1315 bw_util=0.001912
n_activity=83961 dram_eff=0.2743
bk0: 604a 12038599i bk1: 620a 12038960i bk2: 656a 12038334i bk3: 576a 12039102i bk4: 668a 12038488i bk5: 620a 12038610i bk6: 624a 12039057i bk7: 636a 12038596i bk8: 696a 12038329i bk9: 680a 12037654i bk10: 684a 12038116i bk11: 628a 12038505i bk12: 668a 12038074i bk13: 644a 12038138i bk14: 628a 12039049i bk15: 568a 12039319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.00223864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12029025 n_act=1602 n_pre=1586 n_req=3451 n_rd=10060 n_write=1209 bw_util=0.001871
n_activity=80929 dram_eff=0.2785
bk0: 584a 12039188i bk1: 600a 12038870i bk2: 588a 12039188i bk3: 528a 12039546i bk4: 644a 12038408i bk5: 656a 12038724i bk6: 648a 12038754i bk7: 620a 12038671i bk8: 612a 12038742i bk9: 648a 12038254i bk10: 672a 12038450i bk11: 628a 12038713i bk12: 672a 12038631i bk13: 672a 12038099i bk14: 640a 12039360i bk15: 648a 12038961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.00200797
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12043482 n_nop=12029360 n_act=1581 n_pre=1565 n_req=3359 n_rd=9828 n_write=1148 bw_util=0.001823
n_activity=81093 dram_eff=0.2707
bk0: 580a 12039679i bk1: 576a 12039427i bk2: 564a 12039474i bk3: 608a 12039171i bk4: 596a 12039022i bk5: 556a 12039404i bk6: 624a 12039158i bk7: 652a 12038832i bk8: 676a 12038216i bk9: 660a 12038498i bk10: 636a 12038880i bk11: 652a 12038797i bk12: 592a 12039215i bk13: 640a 12038246i bk14: 628a 12038873i bk15: 588a 12039246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00177673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1211, Miss_rate = 0.068, Pending_hits = 633, Reservation_fails = 0
L2_cache_bank[1]: Access = 17956, Miss = 1259, Miss_rate = 0.070, Pending_hits = 599, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1212, Miss_rate = 0.068, Pending_hits = 589, Reservation_fails = 3
L2_cache_bank[3]: Access = 17995, Miss = 1272, Miss_rate = 0.071, Pending_hits = 604, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1234, Miss_rate = 0.069, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1308, Miss_rate = 0.071, Pending_hits = 605, Reservation_fails = 1
L2_cache_bank[6]: Access = 18466, Miss = 1318, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 5
L2_cache_bank[7]: Access = 17880, Miss = 1217, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1220, Miss_rate = 0.068, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[9]: Access = 17963, Miss = 1221, Miss_rate = 0.068, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1260, Miss_rate = 0.069, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1286, Miss_rate = 0.070, Pending_hits = 607, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1295, Miss_rate = 0.071, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[13]: Access = 18389, Miss = 1306, Miss_rate = 0.071, Pending_hits = 610, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1241, Miss_rate = 0.069, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1291, Miss_rate = 0.071, Pending_hits = 593, Reservation_fails = 2
L2_cache_bank[16]: Access = 31380, Miss = 1307, Miss_rate = 0.042, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1243, Miss_rate = 0.070, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1265, Miss_rate = 0.070, Pending_hits = 597, Reservation_fails = 0
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 587, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1224, Miss_rate = 0.069, Pending_hits = 585, Reservation_fails = 1
L2_cache_bank[21]: Access = 18074, Miss = 1233, Miss_rate = 0.068, Pending_hits = 596, Reservation_fails = 1
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27673
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 13321
L2_total_cache_reservation_fails = 17
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252406
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12737
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116541
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.3979
	minimum = 6
	maximum = 833
Network latency average = 43.9581
	minimum = 6
	maximum = 584
Slowest packet = 743560
Flit latency average = 52.5338
	minimum = 6
	maximum = 583
Slowest flit = 1141036
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0544407
	minimum = 0.0428796 (at node 8)
	maximum = 0.319508 (at node 44)
Accepted packet rate average = 0.0544407
	minimum = 0.0428796 (at node 8)
	maximum = 0.319508 (at node 44)
Injected flit rate average = 0.0816611
	minimum = 0.0617508 (at node 46)
	maximum = 0.332215 (at node 44)
Accepted flit rate average= 0.0816611
	minimum = 0.0516474 (at node 8)
	maximum = 0.62631 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2687 (12 samples)
	minimum = 6 (12 samples)
	maximum = 171.917 (12 samples)
Network latency average = 13.5985 (12 samples)
	minimum = 6 (12 samples)
	maximum = 124.5 (12 samples)
Flit latency average = 14.6199 (12 samples)
	minimum = 6 (12 samples)
	maximum = 123.75 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0232998 (12 samples)
	minimum = 0.0187939 (12 samples)
	maximum = 0.0789384 (12 samples)
Accepted packet rate average = 0.0232998 (12 samples)
	minimum = 0.0187939 (12 samples)
	maximum = 0.0789384 (12 samples)
Injected flit rate average = 0.0349619 (12 samples)
	minimum = 0.0243439 (12 samples)
	maximum = 0.095444 (12 samples)
Accepted flit rate average = 0.0349619 (12 samples)
	minimum = 0.0259547 (12 samples)
	maximum = 0.143784 (12 samples)
Injected packet size average = 1.50053 (12 samples)
Accepted packet size average = 1.50053 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 34 sec (5314 sec)
gpgpu_simulation_rate = 10874 (inst/sec)
gpgpu_simulation_rate = 1727 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 128471
gpu_sim_insn = 8878634
gpu_ipc =      69.1100
gpu_tot_sim_cycle = 9535360
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       6.9913
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 530871
gpu_stall_icnt2sh    = 1932744
partiton_reqs_in_parallel = 2295627
partiton_reqs_in_parallel_total    = 142691226
partiton_level_parallism =      17.8688
partiton_level_parallism_total  =      15.2052
partiton_reqs_in_parallel_util = 2295627
partiton_reqs_in_parallel_util_total    = 142691226
gpu_sim_cycle_parition_util = 128470
gpu_tot_sim_cycle_parition_util    = 6485971
partiton_level_parallism_util =      17.8690
partiton_level_parallism_util_total  =      21.9197
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =     636.7374 GB/Sec
L2_BW_total  =      12.6545 GB/Sec
gpu_total_sim_rate=11505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2424153
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3803, 3528, 2943, 2901, 3384, 2555, 3308, 2857, 2936, 2942, 3412, 2956, 3425, 3604, 3138, 3287, 2933, 3808, 2861, 2936, 3423, 2547, 3071, 2872, 3377, 3056, 3453, 3446, 2891, 3611, 2741, 3510, 2820, 3123, 2937, 3276, 3005, 2753, 2695, 2944, 2931, 3119, 2590, 2704, 2898, 3103, 3620, 2661, 3527, 2461, 2414, 2840, 2308, 2265, 2633, 2406, 2478, 2473, 2177, 2337, 3011, 2256, 2998, 2850, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 3044288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3027286
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12116
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4372554	W0_Idle:142209901	W0_Scoreboard:215660114	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1326 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 1060 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 9535322 
mrq_lat_table:69484 	1682 	2050 	14105 	6716 	2426 	1817 	2336 	2589 	1183 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1047397 	187363 	10515 	4206 	2659 	3380 	4962 	6992 	1877 	970 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	333614 	34426 	398709 	215050 	140633 	115123 	7410 	3219 	1853 	2399 	3289 	4936 	6983 	1874 	970 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	351383 	177813 	325764 	18267 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	316901 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7116 	123 	20 	16 	76 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        24        16        16        16        16 
dram[1]:        16        16        16        16        16        13        17        16        25        25        19        21        16        16        16        17 
dram[2]:        16        16        12        16        16        16        16        18        21        26        19        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        22        24        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        23        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        19        29        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        18        20        26        19        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        27        16        17        16        16 
dram[8]:        16        16        16        16        13        15        17        16        18        16        16        16        88        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        22        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        20        17        17        16        16        16        16 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.820988  1.819018  1.877133  1.974265  2.045283  1.934579  1.957237  1.950820  1.938356  1.932308  1.943662  1.927152  1.897361  1.895442  1.927711  1.950000 
dram[1]:  1.869048  1.822289  1.822742  1.996364  2.199187  1.921429  2.099617  2.148699  2.061856  1.961039  2.007246  1.976109  1.876190  1.973684  1.896024  2.000000 
dram[2]:  1.775510  1.846154  1.822917  1.893333  1.992701  1.890323  2.040591  2.045614  1.953795  2.050179  1.942446  1.927492  1.987055  1.924855  2.024306  1.821023 
dram[3]:  1.795252  1.789831  1.891447  1.841924  1.951515  2.010381  2.038869  2.159851  2.009709  2.000000  1.889590  1.943038  1.872832  1.886957  1.876106  1.984520 
dram[4]:  1.857143  1.837500  1.858086  1.909722  1.902027  1.922297  2.083969  2.218391  2.082437  2.052632  1.918567  1.907643  1.858407  1.822857  1.923077  1.956386 
dram[5]:  1.853583  1.862745  1.775974  1.968750  1.976431  1.950178  1.975610  2.139785  2.032362  1.954704  1.888514  1.889241  2.015625  1.917889  2.051194  1.994253 
dram[6]:  1.827795  1.806970  1.903846  1.927586  1.954704  1.866449  2.032680  2.122378  2.009615  1.934783  2.099010  1.968966  1.976431  1.993958  1.900901  1.900602 
dram[7]:  1.747508  1.812121  1.893688  1.921986  2.049822  1.937107  2.091575  2.182509  2.131086  1.936306  1.863777  1.968354  1.926686  2.123377  1.987988  1.928125 
dram[8]:  1.740854  1.821958  1.838006  1.953737  2.050360  1.880000  2.193416  2.064847  2.020618  1.888889  1.967742  1.961938  2.204268  1.890532  1.862385  2.018987 
dram[9]:  1.817610  1.866044  1.864112  1.831372  2.006969  1.973154  2.102837  2.082759  1.952381  2.000000  1.970588  1.940351  1.950464  1.834734  1.926254  2.048077 
dram[10]:  1.982818  1.753582  1.857627  2.061776  2.025926  2.036232  2.096654  2.102837  1.979730  1.911315  1.969283  1.925373  2.023891  1.895385  2.022508  1.921687 
average row locality = 104405/53628 = 1.946837
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       423       423       409       413       403       452       431       431       403       440       401       408       455       484       438       459 
dram[1]:       449       444       409       413       409       403       402       422       425       413       396       414       413       427       443       451 
dram[2]:       440       415       397       431       416       436       420       433       410       416       399       448       428       471       422       449 
dram[3]:       445       397       437       403       461       425       423       421       431       389       430       427       453       448       441       450 
dram[4]:       451       420       413       423       411       427       399       413       407       397       422       424       441       439       447       448 
dram[5]:       435       422       417       424       434       407       417       433       439       399       399       415       447       456       429       479 
dram[6]:       454       480       437       418       405       412       453       452       431       433       445       422       428       459       444       447 
dram[7]:       392       427       430       409       431       453       417       423       413       432       421       434       460       448       467       432 
dram[8]:       422       446       437       420       420       410       399       444       422       404       427       401       448       447       440       441 
dram[9]:       428       434       401       367       424       436       437       438       379       412       428       401       445       448       458       439 
dram[10]:       425       440       406       421       414       408       421       439       407       440       412       375       416       435       437       448 
total reads: 75208
bank skew: 484/367 = 1.32
chip skew: 7020/6733 = 1.04
number of total write accesses:
dram[0]:       167       170       141       124       139       169       164       164       163       188       151       174       192       223       202       204 
dram[1]:       179       161       136       136       132       135       146       156       175       191       158       165       178       173       177       197 
dram[2]:       169       161       128       137       130       150       133       150       182       156       141       190       186       195       161       192 
dram[3]:       160       131       138       133       183       156       154       160       190       149       169       187       195       203       195       191 
dram[4]:       173       168       150       127       152       142       147       166       174       149       167       175       189       199       178       180 
dram[5]:       160       148       130       143       153       141       150       164       189       162       160       182       198       198       172       215 
dram[6]:       151       194       157       141       156       161       169       155       196       190       191       149       159       201       189       184 
dram[7]:       134       171       140       133       145       163       154       151       156       176       181       188       197       206       195       185 
dram[8]:       149       168       153       129       150       154       134       161       166       157       183       166       275       192       169       197 
dram[9]:       150       165       134       100       152       152       156       166       154       174       175       152       185       207       195       200 
dram[10]:       152       172       142       113       133       154       143       154       179       185       165       141       177       181       192       190 
total reads: 29197
bank skew: 275/100 = 2.75
chip skew: 2743/2561 = 1.07
average mf latency per bank:
dram[0]:      11295     14289     11650     12653      8940     11164     11068     10403     14410     11339     13716     17200     14853     13176     12319     12953
dram[1]:      11901     11918     12294     13453     10979     11006      9717     12543     13601     10996     15936     14051     14203     12704      9406     11455
dram[2]:      14383     11713     13514     13286     12348     15974     14529     13313     13220     13276     15563     13685     12761     16244     13603     10888
dram[3]:      16003     12689     15255     12328      9932     10855     13192      9534     12208     16030     14580     15795     14328     12964     11381     15269
dram[4]:      12797     11911     12287     11702     11832     11840     12227      9016     13785     11687     16576     16709     17248     10445     13813     14659
dram[5]:      11150     13491     15385     10069     12358      8700      9610      8836     12836     13219     14053     13021     13700     13772     12480     10095
dram[6]:      14725      9957     12320     13480      8143     11658     10241     11832     13554     12194     13379     14135     13840     12904     13698     12368
dram[7]:      13818     10866     10479     14572     14457      9902      9440     12973     10954     14220     15646     12742     13041     14960     14740     12871
dram[8]:      12703     14537     15391     10371     13874     12120     10606     11701     13551     15429     13222     14421     16844     14067     12214     10604
dram[9]:      15278     11460     13191     17349     10878     10804      8725     12974     12759     13802     13848     14941     14769     13580     15035     12682
dram[10]:      14405     12208     14018     14768      9098     12712     15199     14112     14722     14687     14379     14866     13077     12319     12961     12761
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12238470 n_act=5000 n_pre=4984 n_req=9608 n_rd=27492 n_write=6086 bw_util=0.005468
n_activity=189430 dram_eff=0.3545
bk0: 1692a 12262104i bk1: 1692a 12260929i bk2: 1636a 12262581i bk3: 1652a 12262974i bk4: 1612a 12263091i bk5: 1808a 12260848i bk6: 1724a 12262745i bk7: 1724a 12262193i bk8: 1612a 12263464i bk9: 1760a 12260785i bk10: 1604a 12263953i bk11: 1632a 12262582i bk12: 1820a 12259834i bk13: 1936a 12258271i bk14: 1752a 12259561i bk15: 1836a 12258884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0402836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239884 n_act=4736 n_pre=4720 n_req=9328 n_rd=26932 n_write=5760 bw_util=0.005324
n_activity=184521 dram_eff=0.3543
bk0: 1796a 12260926i bk1: 1776a 12261788i bk2: 1636a 12264207i bk3: 1652a 12263571i bk4: 1636a 12264732i bk5: 1612a 12263537i bk6: 1608a 12263818i bk7: 1688a 12262823i bk8: 1700a 12262955i bk9: 1652a 12260939i bk10: 1584a 12266511i bk11: 1656a 12263247i bk12: 1652a 12262993i bk13: 1708a 12263520i bk14: 1772a 12260864i bk15: 1804a 12260330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0346219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239347 n_act=4869 n_pre=4853 n_req=9392 n_rd=27324 n_write=5639 bw_util=0.005368
n_activity=187577 dram_eff=0.3515
bk0: 1760a 12260805i bk1: 1660a 12262423i bk2: 1588a 12263327i bk3: 1724a 12262908i bk4: 1664a 12264161i bk5: 1744a 12260879i bk6: 1680a 12263103i bk7: 1732a 12262283i bk8: 1640a 12262984i bk9: 1664a 12262295i bk10: 1596a 12263423i bk11: 1792a 12261208i bk12: 1712a 12261878i bk13: 1884a 12260828i bk14: 1688a 12261354i bk15: 1796a 12259434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0384583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12238594 n_act=4962 n_pre=4946 n_req=9575 n_rd=27524 n_write=6006 bw_util=0.00546
n_activity=192796 dram_eff=0.3478
bk0: 1780a 12261083i bk1: 1588a 12263612i bk2: 1748a 12263586i bk3: 1612a 12262997i bk4: 1844a 12259886i bk5: 1700a 12262095i bk6: 1692a 12263380i bk7: 1684a 12262383i bk8: 1724a 12262752i bk9: 1556a 12265259i bk10: 1720a 12264345i bk11: 1708a 12263029i bk12: 1812a 12260163i bk13: 1792a 12260517i bk14: 1764a 12260006i bk15: 1800a 12260209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0381624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239354 n_act=4863 n_pre=4847 n_req=9418 n_rd=27128 n_write=5840 bw_util=0.005368
n_activity=187206 dram_eff=0.3522
bk0: 1804a 12260819i bk1: 1680a 12261464i bk2: 1652a 12262801i bk3: 1692a 12263867i bk4: 1644a 12261740i bk5: 1708a 12262620i bk6: 1596a 12264262i bk7: 1652a 12262393i bk8: 1628a 12262219i bk9: 1588a 12265070i bk10: 1688a 12264624i bk11: 1696a 12263451i bk12: 1764a 12260930i bk13: 1756a 12259949i bk14: 1788a 12261794i bk15: 1792a 12259707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0402416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12238978 n_act=4877 n_pre=4861 n_req=9517 n_rd=27408 n_write=5908 bw_util=0.005425
n_activity=188568 dram_eff=0.3534
bk0: 1740a 12261869i bk1: 1688a 12263079i bk2: 1668a 12264311i bk3: 1696a 12263538i bk4: 1736a 12262968i bk5: 1628a 12262613i bk6: 1668a 12262831i bk7: 1732a 12261979i bk8: 1756a 12261872i bk9: 1596a 12263851i bk10: 1596a 12264155i bk11: 1660a 12261305i bk12: 1788a 12262665i bk13: 1824a 12260200i bk14: 1716a 12261804i bk15: 1916a 12259546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0345323
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12237841 n_act=5012 n_pre=4996 n_req=9763 n_rd=28080 n_write=6103 bw_util=0.005566
n_activity=191887 dram_eff=0.3563
bk0: 1816a 12262524i bk1: 1920a 12260314i bk2: 1748a 12261935i bk3: 1672a 12263065i bk4: 1620a 12263501i bk5: 1648a 12261837i bk6: 1812a 12261248i bk7: 1808a 12261489i bk8: 1724a 12260817i bk9: 1732a 12260474i bk10: 1780a 12262371i bk11: 1688a 12263246i bk12: 1712a 12262654i bk13: 1836a 12260950i bk14: 1776a 12261629i bk15: 1788a 12260807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0378244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12238754 n_act=4871 n_pre=4855 n_req=9564 n_rd=27556 n_write=5996 bw_util=0.005464
n_activity=187417 dram_eff=0.358
bk0: 1568a 12262771i bk1: 1708a 12261923i bk2: 1720a 12262772i bk3: 1636a 12262759i bk4: 1724a 12261734i bk5: 1812a 12259582i bk6: 1668a 12262454i bk7: 1692a 12262780i bk8: 1652a 12262189i bk9: 1728a 12260776i bk10: 1684a 12261176i bk11: 1736a 12260049i bk12: 1840a 12259706i bk13: 1792a 12259567i bk14: 1868a 12259020i bk15: 1728a 12259742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404682
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239108 n_act=4877 n_pre=4861 n_req=9531 n_rd=27312 n_write=5874 bw_util=0.005404
n_activity=190769 dram_eff=0.3479
bk0: 1688a 12262475i bk1: 1784a 12261940i bk2: 1748a 12261354i bk3: 1680a 12265214i bk4: 1680a 12263073i bk5: 1640a 12262759i bk6: 1596a 12264515i bk7: 1776a 12262292i bk8: 1688a 12262298i bk9: 1616a 12263315i bk10: 1708a 12262550i bk11: 1604a 12263367i bk12: 1792a 12262178i bk13: 1788a 12260360i bk14: 1760a 12261481i bk15: 1764a 12260215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0338855
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239526 n_act=4826 n_pre=4810 n_req=9392 n_rd=27100 n_write=5770 bw_util=0.005353
n_activity=187319 dram_eff=0.351
bk0: 1712a 12262997i bk1: 1736a 12262169i bk2: 1604a 12264788i bk3: 1468a 12265789i bk4: 1696a 12262225i bk5: 1744a 12263032i bk6: 1748a 12261999i bk7: 1752a 12261718i bk8: 1516a 12263165i bk9: 1648a 12262578i bk10: 1712a 12262213i bk11: 1604a 12262694i bk12: 1780a 12261317i bk13: 1792a 12260492i bk14: 1832a 12261005i bk15: 1756a 12261198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0380873
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12282032 n_nop=12239898 n_act=4736 n_pre=4720 n_req=9317 n_rd=26976 n_write=5702 bw_util=0.005321
n_activity=186180 dram_eff=0.351
bk0: 1700a 12263103i bk1: 1760a 12260646i bk2: 1624a 12264259i bk3: 1684a 12264496i bk4: 1656a 12264205i bk5: 1632a 12263173i bk6: 1684a 12262972i bk7: 1756a 12262249i bk8: 1628a 12261816i bk9: 1760a 12262367i bk10: 1648a 12263853i bk11: 1500a 12267988i bk12: 1664a 12261514i bk13: 1740a 12260922i bk14: 1748a 12259776i bk15: 1792a 12259809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0397013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3363, Miss_rate = 0.059, Pending_hits = 733, Reservation_fails = 2
L2_cache_bank[1]: Access = 57563, Miss = 3510, Miss_rate = 0.061, Pending_hits = 690, Reservation_fails = 2
L2_cache_bank[2]: Access = 56961, Miss = 3346, Miss_rate = 0.059, Pending_hits = 694, Reservation_fails = 4
L2_cache_bank[3]: Access = 57114, Miss = 3387, Miss_rate = 0.059, Pending_hits = 701, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3332, Miss_rate = 0.059, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3499, Miss_rate = 0.061, Pending_hits = 713, Reservation_fails = 6
L2_cache_bank[6]: Access = 57935, Miss = 3521, Miss_rate = 0.061, Pending_hits = 720, Reservation_fails = 6
L2_cache_bank[7]: Access = 57130, Miss = 3360, Miss_rate = 0.059, Pending_hits = 693, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3391, Miss_rate = 0.059, Pending_hits = 705, Reservation_fails = 2
L2_cache_bank[9]: Access = 57604, Miss = 3391, Miss_rate = 0.059, Pending_hits = 705, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3417, Miss_rate = 0.059, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[11]: Access = 57727, Miss = 3435, Miss_rate = 0.060, Pending_hits = 700, Reservation_fails = 2
L2_cache_bank[12]: Access = 57590, Miss = 3497, Miss_rate = 0.061, Pending_hits = 723, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3523, Miss_rate = 0.061, Pending_hits = 711, Reservation_fails = 2
L2_cache_bank[14]: Access = 57323, Miss = 3431, Miss_rate = 0.060, Pending_hits = 684, Reservation_fails = 4
L2_cache_bank[15]: Access = 57214, Miss = 3458, Miss_rate = 0.060, Pending_hits = 684, Reservation_fails = 3
L2_cache_bank[16]: Access = 70240, Miss = 3415, Miss_rate = 0.049, Pending_hits = 794, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3413, Miss_rate = 0.060, Pending_hits = 685, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3400, Miss_rate = 0.060, Pending_hits = 704, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3375, Miss_rate = 0.060, Pending_hits = 670, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3338, Miss_rate = 0.059, Pending_hits = 674, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3406, Miss_rate = 0.060, Pending_hits = 688, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75208
L2_total_cache_miss_rate = 0.0591
L2_total_cache_pending_hits = 15447
L2_total_cache_reservation_fails = 48
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 800166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16702
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.3144
	minimum = 6
	maximum = 1104
Network latency average = 35.034
	minimum = 6
	maximum = 950
Slowest packet = 831218
Flit latency average = 29.7353
	minimum = 6
	maximum = 950
Slowest flit = 1294398
Fragmentation average = 0.0605413
	minimum = 0
	maximum = 459
Injected packet rate average = 0.134357
	minimum = 0.111781 (at node 17)
	maximum = 0.154375 (at node 41)
Accepted packet rate average = 0.134357
	minimum = 0.111781 (at node 17)
	maximum = 0.154375 (at node 41)
Injected flit rate average = 0.226455
	minimum = 0.147326 (at node 17)
	maximum = 0.320359 (at node 37)
Accepted flit rate average= 0.226455
	minimum = 0.198832 (at node 46)
	maximum = 0.264544 (at node 13)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6568 (13 samples)
	minimum = 6 (13 samples)
	maximum = 243.615 (13 samples)
Network latency average = 15.2474 (13 samples)
	minimum = 6 (13 samples)
	maximum = 188 (13 samples)
Flit latency average = 15.7826 (13 samples)
	minimum = 6 (13 samples)
	maximum = 187.308 (13 samples)
Fragmentation average = 0.00465702 (13 samples)
	minimum = 0 (13 samples)
	maximum = 35.3077 (13 samples)
Injected packet rate average = 0.0318426 (13 samples)
	minimum = 0.0259468 (13 samples)
	maximum = 0.0847412 (13 samples)
Accepted packet rate average = 0.0318426 (13 samples)
	minimum = 0.0259468 (13 samples)
	maximum = 0.0847412 (13 samples)
Injected flit rate average = 0.0496921 (13 samples)
	minimum = 0.0338041 (13 samples)
	maximum = 0.112745 (13 samples)
Accepted flit rate average = 0.0496921 (13 samples)
	minimum = 0.039253 (13 samples)
	maximum = 0.153073 (13 samples)
Injected packet size average = 1.56056 (13 samples)
Accepted packet size average = 1.56056 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 36 min, 34 sec (5794 sec)
gpgpu_simulation_rate = 11505 (inst/sec)
gpgpu_simulation_rate = 1645 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15118
gpu_sim_insn = 5472444
gpu_ipc =     361.9820
gpu_tot_sim_cycle = 9772628
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       7.3816
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 531034
gpu_stall_icnt2sh    = 1932976
partiton_reqs_in_parallel = 332433
partiton_reqs_in_parallel_total    = 144986853
partiton_level_parallism =      21.9892
partiton_level_parallism_total  =      14.8700
partiton_reqs_in_parallel_util = 332433
partiton_reqs_in_parallel_util_total    = 144986853
gpu_sim_cycle_parition_util = 15118
gpu_tot_sim_cycle_parition_util    = 6614441
partiton_level_parallism_util =      21.9892
partiton_level_parallism_util_total  =      21.9199
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     256.1450 GB/Sec
L2_BW_total  =      12.7435 GB/Sec
gpu_total_sim_rate=12339

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2546753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3983, 3708, 3123, 3081, 3564, 2735, 3488, 3037, 3116, 3122, 3592, 3136, 3605, 3784, 3318, 3467, 3113, 3988, 3041, 3116, 3603, 2727, 3251, 3052, 3557, 3236, 3633, 3626, 3071, 3791, 2921, 3690, 3000, 3303, 3117, 3456, 3185, 2933, 2875, 3124, 3111, 3299, 2770, 2884, 3078, 3283, 3800, 2841, 3671, 2605, 2558, 2984, 2452, 2409, 2777, 2550, 2622, 2617, 2321, 2481, 3155, 2400, 3142, 2994, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 3351844
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3334739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 12219
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4888144	W0_Idle:142287630	W0_Scoreboard:215720039	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1326 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 1033 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 9772627 
mrq_lat_table:72629 	1730 	2275 	14825 	7005 	2579 	2033 	2533 	2602 	1183 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1081724 	193835 	10559 	4218 	2659 	3380 	4962 	6992 	1877 	970 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	337051 	35880 	400097 	222999 	163031 	119100 	7644 	3229 	1861 	2399 	3289 	4936 	6983 	1874 	970 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	358629 	178728 	325774 	18267 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	349585 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7146 	124 	20 	16 	76 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        30        27        16        24        16        16        35        16 
dram[1]:        16        16        16        16        16        13        17        16        30        30        19        21        16        16        21        17 
dram[2]:        16        16        12        16        16        16        16        18        30        26        43        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        30        16        43        45        16        16        16        16 
dram[4]:        33        16        16        16        16        16        16        16        18        30        16        23        28        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        19        31        16        16        28        16 
dram[6]:        16        16        16        16        16        16        17        16        30        20        26        19        40        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        30        16        38        27        16        17        30        16 
dram[8]:        40        16        16        16        13        15        17        16        30        30        42        16        96        36        16        16 
dram[9]:        30        16        16        16        15        15        16        16        32        27        16        46        16        31        41        16 
dram[10]:        16        16        16        16        17        16        16        16        20        32        17        17        16        36        16        25 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.956923  1.951070  1.902027  2.003623  2.045283  1.934579  1.950980  1.950820  2.023649  2.009119  2.091228  2.045902  2.023392  2.021390  2.044776  2.079179 
dram[1]:  1.985163  1.948949  1.866667  2.060932  2.199187  1.921429  2.095420  2.144444  2.156996  2.048387  2.158845  2.119048  2.009494  2.111475  2.012121  2.135385 
dram[2]:  1.877907  1.949206  1.848276  1.946844  1.992701  1.893548  2.040441  2.045455  2.049180  2.150000  2.085714  2.054217  2.116129  2.046109  2.166090  1.940510 
dram[3]:  1.931953  1.929054  1.931148  1.931507  1.945783  2.006896  2.035211  2.151292  2.100000  2.103704  2.018809  2.075472  1.988539  2.017341  2.000000  2.120370 
dram[4]:  1.967552  1.950156  1.891803  1.928814  1.902027  1.922297  2.087786  2.218391  2.182143  2.148699  2.048701  2.031746  1.968023  1.934473  2.042683  2.083851 
dram[5]:  1.972050  1.996743  1.815534  2.013841  1.976431  1.946808  1.975610  2.131673  2.122581  2.052083  2.040404  2.003125  2.137072  2.038012  2.177852  2.108882 
dram[6]:  1.951807  1.922460  1.942308  1.962329  1.954704  1.863636  2.029316  2.122378  2.095541  2.021672  2.230263  2.109966  2.103333  2.126506  2.023952  2.027027 
dram[7]:  1.874172  1.924471  1.915033  1.933099  2.046099  1.940252  2.091575  2.173585  2.230483  2.025397  1.987730  2.094637  2.023256  2.239482  2.091716  2.046729 
dram[8]:  1.851964  1.929204  1.885093  1.986014  2.050360  1.883333  2.193416  2.068259  2.112245  1.979933  2.092949  2.100000  2.609091  2.008798  1.975758  2.148265 
dram[9]:  1.938081  1.981481  1.899654  1.878431  2.006969  1.973154  2.098940  2.082759  2.061818  2.090909  2.104234  2.090592  2.076687  1.941989  2.049708  2.178914 
dram[10]:  2.113014  1.874644  1.875000  2.102662  2.022140  2.036232  2.092592  2.098592  2.084175  1.996970  2.115646  2.085502  2.156463  2.015244  2.166667  2.032836 
average row locality = 109411/53902 = 2.029813
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       439       439       413       418       403       452       431       431       413       450       417       424       471       500       454       475 
dram[1]:       464       459       414       420       409       403       402       422       435       423       412       430       429       443       459       467 
dram[2]:       453       429       400       436       416       436       420       433       420       426       415       464       444       487       438       465 
dram[3]:       461       412       442       411       461       425       423       421       441       399       446       443       469       464       457       466 
dram[4]:       466       434       417       428       411       427       399       413       417       407       438       440       457       455       463       464 
dram[5]:       450       437       421       428       434       407       417       433       449       409       415       431       463       472       445       495 
dram[6]:       470       496       441       422       405       412       453       452       441       443       461       438       444       475       460       463 
dram[7]:       407       441       435       411       431       453       417       423       423       442       437       450       476       464       483       448 
dram[8]:       437       460       443       425       420       410       399       444       432       414       443       417       465       463       456       457 
dram[9]:       444       449       405       371       424       436       437       438       390       423       444       417       461       464       474       455 
dram[10]:       439       455       408       427       414       408       421       439       418       451       428       391       432       451       453       464 
total reads: 76919
bank skew: 500/371 = 1.35
chip skew: 7176/6891 = 1.04
number of total write accesses:
dram[0]:       197       199       150       135       139       169       166       164       186       211       179       200       221       256       231       234 
dram[1]:       205       190       146       155       132       135       147       157       197       212       186       193       206       201       205       227 
dram[2]:       193       185       136       150       130       151       135       152       205       176       169       218       212       223       188       220 
dram[3]:       192       159       147       153       185       157       155       162       210       169       198       217       225       234       223       221 
dram[4]:       201       192       160       141       152       142       148       166       194       171       193       200       220       224       207       207 
dram[5]:       185       176       140       154       153       142       150       166       209       182       191       210       223       225       204       241 
dram[6]:       178       223       165       151       156       162       170       155       217       210       217       176       187       231       216       212 
dram[7]:       159       196       151       138       146       164       154       153       177       196       211       214       220       228       224       209 
dram[8]:       176       194       164       143       150       155       134       162       189       178       210       192       396       222       196       224 
dram[9]:       182       193       144       108       152       152       157       166       177       198       202       183       216       239       227       227 
dram[10]:       178       203       147       126       134       154       144       157       201       208       194       170       202       210       223       217 
total reads: 32492
bank skew: 396/108 = 3.67
chip skew: 3085/2843 = 1.09
average mf latency per bank:
dram[0]:      10523     13328     11433     12341      9001     11216     11091     10465     13698     10846     12787     16122     13945     12376     11568     12169
dram[1]:      11214     11154     12014     12892     11042     11069      9765     12585     12990     10536     14847     13137     13282     11900      8844     10755
dram[2]:      13603     11033     13283     12923     12407     16003     14543     13331     12599     12695     14477     12875     12005     15294     12733     10247
dram[3]:      14873     11784     14937     11761      9954     10893     13233      9565     11719     15269     13640     14775     13438     12150     10702     14304
dram[4]:      12014     11233     12032     11356     11891     11898     12273      9081     13188     11126     15553     15717     16112      9875     12945     13778
dram[5]:      10492     12591     15048      9856     12416      8745      9674      8868     12326     12631     13046     12203     12942     12982     11621      9574
dram[6]:      13792      9377     12122     13201      8202     11696     10283     11893     12991     11709     12623     13228     12941     12126     12887     11622
dram[7]:      12895     10248     10238     14434     14493      9938      9509     12994     10474     13630     14621     12016     12374     14200     13863     12151
dram[8]:      11892     13699     15012     10074     13942     12164     10694     11754     12928     14718     12448     13522     16399     13194     11485     10002
dram[9]:      14159     10744     12904     16973     10938     10864      8779     13042     12088     13110     13008     13858     13809     12714     14066     11940
dram[10]:      13522     11401     13890     14308      9149     12774     15240     14106     14024     14008     13422     13763     12295     11542     12118     12014
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12265496 n_act=5029 n_pre=5013 n_req=10067 n_rd=28120 n_write=6445 bw_util=0.005616
n_activity=194801 dram_eff=0.3549
bk0: 1756a 12289704i bk1: 1756a 12288533i bk2: 1652a 12290474i bk3: 1672a 12290800i bk4: 1612a 12291157i bk5: 1808a 12288919i bk6: 1724a 12290737i bk7: 1724a 12290266i bk8: 1652a 12290970i bk9: 1800a 12288248i bk10: 1668a 12291451i bk11: 1696a 12290052i bk12: 1884a 12287439i bk13: 2000a 12285811i bk14: 1816a 12287078i bk15: 1900a 12286453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0411748
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266934 n_act=4757 n_pre=4741 n_req=9785 n_rd=27564 n_write=6107 bw_util=0.00547
n_activity=189861 dram_eff=0.3547
bk0: 1856a 12288499i bk1: 1836a 12289326i bk2: 1656a 12292129i bk3: 1680a 12291319i bk4: 1636a 12292794i bk5: 1612a 12291605i bk6: 1608a 12291859i bk7: 1688a 12290859i bk8: 1740a 12290509i bk9: 1692a 12288477i bk10: 1648a 12294112i bk11: 1720a 12290820i bk12: 1716a 12290596i bk13: 1772a 12291107i bk14: 1836a 12288461i bk15: 1868a 12287932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0356283
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266449 n_act=4888 n_pre=4872 n_req=9825 n_rd=27928 n_write=5966 bw_util=0.005507
n_activity=192814 dram_eff=0.3516
bk0: 1812a 12288485i bk1: 1716a 12290023i bk2: 1600a 12291264i bk3: 1744a 12290801i bk4: 1664a 12292228i bk5: 1744a 12288941i bk6: 1680a 12291134i bk7: 1732a 12290320i bk8: 1680a 12290562i bk9: 1704a 12289924i bk10: 1660a 12290944i bk11: 1856a 12288740i bk12: 1776a 12289531i bk13: 1948a 12288466i bk14: 1752a 12288963i bk15: 1860a 12287011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394034
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12265620 n_act=4984 n_pre=4968 n_req=10048 n_rd=28164 n_write=6367 bw_util=0.00561
n_activity=198258 dram_eff=0.3483
bk0: 1844a 12288595i bk1: 1648a 12291187i bk2: 1768a 12291485i bk3: 1644a 12290742i bk4: 1844a 12287891i bk5: 1700a 12290132i bk6: 1692a 12291406i bk7: 1684a 12290383i bk8: 1764a 12290388i bk9: 1596a 12292881i bk10: 1784a 12291820i bk11: 1772a 12290461i bk12: 1876a 12287770i bk13: 1856a 12288133i bk14: 1828a 12287654i bk15: 1864a 12287729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0390668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266421 n_act=4892 n_pre=4876 n_req=9854 n_rd=27744 n_write=6170 bw_util=0.00551
n_activity=192640 dram_eff=0.3521
bk0: 1864a 12288361i bk1: 1736a 12289106i bk2: 1668a 12290700i bk3: 1712a 12291610i bk4: 1644a 12289802i bk5: 1708a 12290685i bk6: 1596a 12292324i bk7: 1652a 12290462i bk8: 1668a 12289859i bk9: 1628a 12292568i bk10: 1752a 12292158i bk11: 1760a 12290987i bk12: 1828a 12288389i bk13: 1820a 12287542i bk14: 1852a 12289333i bk15: 1856a 12287337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0410767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266067 n_act=4899 n_pre=4883 n_req=9957 n_rd=28024 n_write=6230 bw_util=0.005565
n_activity=193808 dram_eff=0.3535
bk0: 1800a 12289507i bk1: 1748a 12290740i bk2: 1684a 12292193i bk3: 1712a 12291460i bk4: 1736a 12291037i bk5: 1628a 12290639i bk6: 1668a 12290902i bk7: 1732a 12289982i bk8: 1796a 12289512i bk9: 1636a 12291470i bk10: 1660a 12291636i bk11: 1724a 12288733i bk12: 1852a 12290308i bk13: 1888a 12287849i bk14: 1780a 12289273i bk15: 1980a 12287161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0354031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12264950 n_act=5029 n_pre=5013 n_req=10202 n_rd=28704 n_write=6407 bw_util=0.005704
n_activity=197248 dram_eff=0.356
bk0: 1880a 12290138i bk1: 1984a 12287884i bk2: 1764a 12289903i bk3: 1688a 12290955i bk4: 1620a 12291570i bk5: 1648a 12289872i bk6: 1812a 12289291i bk7: 1808a 12289559i bk8: 1764a 12288427i bk9: 1772a 12288115i bk10: 1844a 12289965i bk11: 1752a 12290863i bk12: 1776a 12290207i bk13: 1900a 12288571i bk14: 1840a 12289224i bk15: 1852a 12288442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12265849 n_act=4900 n_pre=4884 n_req=9981 n_rd=28164 n_write=6306 bw_util=0.0056
n_activity=192775 dram_eff=0.3576
bk0: 1628a 12290469i bk1: 1764a 12289601i bk2: 1740a 12290564i bk3: 1644a 12290728i bk4: 1724a 12289761i bk5: 1812a 12287638i bk6: 1668a 12290520i bk7: 1692a 12290779i bk8: 1692a 12289798i bk9: 1768a 12288408i bk10: 1748a 12288720i bk11: 1800a 12287663i bk12: 1904a 12287329i bk13: 1856a 12287206i bk14: 1932a 12286624i bk15: 1792a 12287388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0412732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266050 n_act=4905 n_pre=4889 n_req=10070 n_rd=27940 n_write=6319 bw_util=0.005566
n_activity=196611 dram_eff=0.3485
bk0: 1748a 12290162i bk1: 1840a 12289600i bk2: 1772a 12289249i bk3: 1700a 12292976i bk4: 1680a 12291136i bk5: 1640a 12290820i bk6: 1596a 12292586i bk7: 1776a 12290358i bk8: 1728a 12289653i bk9: 1656a 12290678i bk10: 1772a 12290220i bk11: 1668a 12290967i bk12: 1860a 12289581i bk13: 1852a 12287903i bk14: 1824a 12289093i bk15: 1828a 12287816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0356439
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266542 n_act=4858 n_pre=4842 n_req=9855 n_rd=27728 n_write=6133 bw_util=0.005501
n_activity=193070 dram_eff=0.3508
bk0: 1776a 12290499i bk1: 1796a 12289726i bk2: 1620a 12292690i bk3: 1484a 12293745i bk4: 1696a 12290291i bk5: 1744a 12291101i bk6: 1748a 12290039i bk7: 1752a 12289793i bk8: 1560a 12290715i bk9: 1692a 12290058i bk10: 1776a 12289771i bk11: 1668a 12290186i bk12: 1844a 12288902i bk13: 1856a 12287990i bk14: 1896a 12288542i bk15: 1820a 12288844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0391621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12310103 n_nop=12266957 n_act=4762 n_pre=4746 n_req=9767 n_rd=27596 n_write=6042 bw_util=0.005465
n_activity=191748 dram_eff=0.3509
bk0: 1756a 12290745i bk1: 1820a 12288246i bk2: 1632a 12292244i bk3: 1708a 12292286i bk4: 1656a 12292238i bk5: 1632a 12291240i bk6: 1684a 12291007i bk7: 1756a 12290240i bk8: 1672a 12289405i bk9: 1804a 12289870i bk10: 1712a 12291430i bk11: 1564a 12295582i bk12: 1728a 12289142i bk13: 1804a 12288507i bk14: 1812a 12287384i bk15: 1856a 12287354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0407071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3441, Miss_rate = 0.059, Pending_hits = 796, Reservation_fails = 4
L2_cache_bank[1]: Access = 59051, Miss = 3589, Miss_rate = 0.061, Pending_hits = 753, Reservation_fails = 8
L2_cache_bank[2]: Access = 58449, Miss = 3424, Miss_rate = 0.059, Pending_hits = 752, Reservation_fails = 5
L2_cache_bank[3]: Access = 58602, Miss = 3467, Miss_rate = 0.059, Pending_hits = 768, Reservation_fails = 2
L2_cache_bank[4]: Access = 58273, Miss = 3406, Miss_rate = 0.058, Pending_hits = 744, Reservation_fails = 7
L2_cache_bank[5]: Access = 59175, Miss = 3576, Miss_rate = 0.060, Pending_hits = 773, Reservation_fails = 8
L2_cache_bank[6]: Access = 59423, Miss = 3600, Miss_rate = 0.061, Pending_hits = 784, Reservation_fails = 11
L2_cache_bank[7]: Access = 58618, Miss = 3441, Miss_rate = 0.059, Pending_hits = 766, Reservation_fails = 3
L2_cache_bank[8]: Access = 58906, Miss = 3468, Miss_rate = 0.059, Pending_hits = 765, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3468, Miss_rate = 0.059, Pending_hits = 757, Reservation_fails = 4
L2_cache_bank[10]: Access = 59066, Miss = 3494, Miss_rate = 0.059, Pending_hits = 750, Reservation_fails = 2
L2_cache_bank[11]: Access = 59215, Miss = 3512, Miss_rate = 0.059, Pending_hits = 758, Reservation_fails = 5
L2_cache_bank[12]: Access = 59078, Miss = 3575, Miss_rate = 0.061, Pending_hits = 779, Reservation_fails = 2
L2_cache_bank[13]: Access = 59542, Miss = 3601, Miss_rate = 0.060, Pending_hits = 775, Reservation_fails = 4
L2_cache_bank[14]: Access = 58810, Miss = 3509, Miss_rate = 0.060, Pending_hits = 735, Reservation_fails = 8
L2_cache_bank[15]: Access = 58698, Miss = 3532, Miss_rate = 0.060, Pending_hits = 731, Reservation_fails = 4
L2_cache_bank[16]: Access = 79893, Miss = 3495, Miss_rate = 0.044, Pending_hits = 941, Reservation_fails = 5
L2_cache_bank[17]: Access = 58355, Miss = 3490, Miss_rate = 0.060, Pending_hits = 742, Reservation_fails = 6
L2_cache_bank[18]: Access = 58348, Miss = 3479, Miss_rate = 0.060, Pending_hits = 770, Reservation_fails = 3
L2_cache_bank[19]: Access = 58074, Miss = 3453, Miss_rate = 0.059, Pending_hits = 734, Reservation_fails = 8
L2_cache_bank[20]: Access = 58145, Miss = 3413, Miss_rate = 0.059, Pending_hits = 735, Reservation_fails = 7
L2_cache_bank[21]: Access = 58642, Miss = 3486, Miss_rate = 0.059, Pending_hits = 752, Reservation_fails = 6
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76919
L2_total_cache_miss_rate = 0.0585
L2_total_cache_pending_hits = 16860
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 808337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411719
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.1939
	minimum = 6
	maximum = 885
Network latency average = 44.3654
	minimum = 6
	maximum = 631
Slowest packet = 2549070
Flit latency average = 52.9612
	minimum = 6
	maximum = 630
Slowest flit = 4170125
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540517
	minimum = 0.0396904 (at node 18)
	maximum = 0.319276 (at node 44)
Accepted packet rate average = 0.0540517
	minimum = 0.0396904 (at node 18)
	maximum = 0.319276 (at node 44)
Injected flit rate average = 0.0810776
	minimum = 0.0609909 (at node 45)
	maximum = 0.331547 (at node 44)
Accepted flit rate average= 0.0810776
	minimum = 0.0476285 (at node 18)
	maximum = 0.626282 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9095 (14 samples)
	minimum = 6 (14 samples)
	maximum = 289.429 (14 samples)
Network latency average = 17.3273 (14 samples)
	minimum = 6 (14 samples)
	maximum = 219.643 (14 samples)
Flit latency average = 18.4382 (14 samples)
	minimum = 6 (14 samples)
	maximum = 218.929 (14 samples)
Fragmentation average = 0.00432438 (14 samples)
	minimum = 0 (14 samples)
	maximum = 32.7857 (14 samples)
Injected packet rate average = 0.033429 (14 samples)
	minimum = 0.0269285 (14 samples)
	maximum = 0.101494 (14 samples)
Accepted packet rate average = 0.033429 (14 samples)
	minimum = 0.0269285 (14 samples)
	maximum = 0.101494 (14 samples)
Injected flit rate average = 0.0519339 (14 samples)
	minimum = 0.035746 (14 samples)
	maximum = 0.128374 (14 samples)
Accepted flit rate average = 0.0519339 (14 samples)
	minimum = 0.0398512 (14 samples)
	maximum = 0.186873 (14 samples)
Injected packet size average = 1.55356 (14 samples)
Accepted packet size average = 1.55356 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 26 sec (5846 sec)
gpgpu_simulation_rate = 12339 (inst/sec)
gpgpu_simulation_rate = 1671 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 304873
gpu_sim_insn = 17757560
gpu_ipc =      58.2458
gpu_tot_sim_cycle = 10304723
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       8.7236
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 2320032
gpu_stall_icnt2sh    = 7491626
partiton_reqs_in_parallel = 4918208
partiton_reqs_in_parallel_total    = 145319286
partiton_level_parallism =      16.1320
partiton_level_parallism_total  =      14.5795
partiton_reqs_in_parallel_util = 4918208
partiton_reqs_in_parallel_util_total    = 145319286
gpu_sim_cycle_parition_util = 304502
gpu_tot_sim_cycle_parition_util    = 6629559
partiton_level_parallism_util =      16.1516
partiton_level_parallism_util_total  =      21.6666
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     612.6032 GB/Sec
L2_BW_total  =      30.2098 GB/Sec
gpu_total_sim_rate=12537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3620310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5477, 5057, 4469, 4350, 5019, 4209, 4892, 4544, 4419, 4414, 4844, 4575, 4996, 5128, 4725, 4957, 4513, 5430, 4465, 4438, 5077, 4151, 4690, 4414, 4968, 4639, 4993, 5118, 4445, 5263, 4359, 5241, 4121, 4427, 4283, 4540, 4291, 4077, 3872, 4298, 4249, 4344, 3897, 3981, 4164, 4434, 4925, 3989, 4793, 3740, 3730, 4112, 3537, 3458, 3862, 3663, 3688, 3773, 3292, 3575, 4254, 3585, 4392, 4090, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 10961358
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10921764
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34708
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16312209	W0_Idle:142443456	W0_Scoreboard:219082291	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 670 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 10304684 
mrq_lat_table:152698 	3257 	3612 	26235 	16028 	4460 	3549 	4964 	5311 	2271 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2465949 	743928 	17631 	9482 	6426 	8746 	11818 	11027 	5613 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	356198 	82176 	1238105 	742240 	345613 	433527 	29776 	6005 	5032 	5470 	8594 	11531 	10949 	5571 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	518378 	573743 	1075805 	77295 	1326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	955002 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7228 	557 	77 	51 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        16        16        16        16        16        16        30        27        44        37        45        49        35        46 
dram[1]:        41        44        16        21        16        16        17        16        30        30        44        44        44        44        22        46 
dram[2]:        37        35        14        18        16        16        16        18        30        30        43        44        42        44        43        44 
dram[3]:        48        43        16        28        17        16        16        16        30        30        43        45        32        47        44        46 
dram[4]:        33        38        16        16        16        16        16        16        30        30        42        41        28        41        33        43 
dram[5]:        40        43        16        16        16        16        16        16        30        30        47        31        41        43        28        42 
dram[6]:        43        45        16        16        16        16        17        16        30        30        42        43        40        46        43        44 
dram[7]:        40        39        16        16        16        16        16        16        30        30        38        42        25        38        30        40 
dram[8]:        40        39        17        16        15        15        17        16        30        30        42        42        96        36        32        43 
dram[9]:        30        26        16        16        15        16        16        16        32        27        43        46        32        31        41        43 
dram[10]:        40        45        16        16        17        16        16        16        33        32        45        45        41        36        47        25 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.689564  1.703252  1.689864  1.718944  1.831325  1.713720  1.763610  1.748261  1.762115  1.815906  1.788976  1.774381  1.727050  1.750869  1.789072  1.764777 
dram[1]:  1.715425  1.666235  1.711480  1.794913  1.873065  1.720524  1.736999  1.787482  1.897799  1.779830  1.783133  1.800586  1.744186  1.803665  1.793149  1.808132 
dram[2]:  1.664499  1.702156  1.648766  1.706056  1.750733  1.739191  1.782675  1.769774  1.767341  1.812214  1.773643  1.832586  1.781167  1.795122  1.808482  1.708585 
dram[3]:  1.694181  1.659864  1.701449  1.700000  1.792666  1.790300  1.795287  1.823708  1.797784  1.796102  1.821023  1.871450  1.773990  1.753883  1.739827  1.830287 
dram[4]:  1.701800  1.662585  1.705882  1.687675  1.703081  1.722300  1.822884  1.847662  1.816839  1.837672  1.777452  1.788219  1.718899  1.691667  1.752224  1.761845 
dram[5]:  1.708502  1.671070  1.661912  1.768889  1.760997  1.727931  1.723077  1.796687  1.829480  1.784161  1.741573  1.714876  1.841545  1.795396  1.789607  1.792978 
dram[6]:  1.691406  1.680503  1.696581  1.729769  1.778280  1.735955  1.800558  1.789182  1.846970  1.769014  1.830484  1.790087  1.779507  1.800000  1.731051  1.759651 
dram[7]:  1.670904  1.697011  1.732374  1.704204  1.777778  1.780029  1.805766  1.817906  1.863777  1.789394  1.731608  1.790765  1.745498  1.838292  1.740072  1.774903 
dram[8]:  1.639410  1.700262  1.693906  1.753467  1.787923  1.715481  1.786787  1.781923  1.787743  1.741405  1.791356  1.746009  2.027062  1.808707  1.755102  1.803321 
dram[9]:  1.774567  1.784091  1.684672  1.705281  1.735252  1.734195  1.734353  1.772532  1.802164  1.827893  1.800582  1.786164  1.760300  1.714793  1.799496  1.802548 
dram[10]:  1.753191  1.685714  1.684211  1.763578  1.810606  1.772660  1.764192  1.791966  1.799383  1.799708  1.809816  1.760671  1.809399  1.733496  1.805737  1.730576 
average row locality = 222451/126270 = 1.761709
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       909       898       843       849       880       929       891       898       848       870       823       855       980      1016       959       995 
dram[1]:       921       928       846       850       886       870       854       883       865       867       842       866       930       953       952       978 
dram[2]:       919       898       851       870       883       906       873       910       854       855       838       879       930      1008       930       972 
dram[3]:       916       887       887       874       908       895       882       875       892       846       895       875       973       991       961       964 
dram[4]:       940       885       850       892       878       892       852       874       855       848       866       883       977       965       960       979 
dram[5]:       912       906       870       877       877       872       885       880       882       820       860       871       952       972       973      1010 
dram[6]:       937       954       881       880       854       879       929       930       860       873       900       876       952       977       966       968 
dram[7]:       865       902       893       855       889       901       869       880       859       853       881       875       992       973       995       947 
dram[8]:       891       929       887       865       883       880       866       904       861       842       864       846       964       955       962       967 
dram[9]:       895       908       849       785       880       890       903       897       822       861       872       821       967       981       980       970 
dram[10]:       895       923       848       853       880       874       893       910       830       875       849       823       950       969       948       956 
total reads: 158414
bank skew: 1016/785 = 1.29
chip skew: 14616/14276 = 1.02
number of total write accesses:
dram[0]:       370       359       274       258       336       370       340       359       352       363       313       364       431       495       449       468 
dram[1]:       369       360       287       279       324       312       315       345       342       386       342       362       420       425       409       445 
dram[2]:       361       365       285       285       311       341       300       343       369       332       306       347       413       464       392       441 
dram[3]:       336       333       287       333       363       360       337       325       406       352       387       377       432       477       450       438 
dram[4]:       384       337       281       313       338       336       311       351       375       352       348       392       460       456       419       434 
dram[5]:       354       359       295       317       324       322       347       313       384       329       380       374       431       432       439       471 
dram[6]:       362       382       310       317       325       357       362       360       359       383       385       352       420       436       450       445 
dram[7]:       318       347       311       280       311       329       321       318       345       328       390       366       462       448       451       425 
dram[8]:       332       370       336       273       331       350       324       338       335       323       338       357       609       416       414       445 
dram[9]:       333       348       305       216       326       317       344       342       344       371       365       315       443       468       447       445 
dram[10]:       341       375       272       251       315       319       319       339       336       356       331       332       436       449       437       425 
total reads: 64037
bank skew: 609/216 = 2.82
chip skew: 6005/5633 = 1.07
average mf latency per bank:
dram[0]:       9147     10721      9884     10268      8019      9438      9783      9390     10753      9677     10813     12215      9804      8977      8478      8789
dram[1]:       9613      9574     10035     10865      9070      9417      9327     10445     10889      9262     11707     10594      9211      8462      7323      8210
dram[2]:      10862      9481     10376     10706     10059     11622     11591     10734     10318     10454     11612     11044      8831     10185      9284      7835
dram[3]:      11799      9624     11551      9293      9065      9075     10823      9416      9535     11375     10765     11671      9471      8628      8097      9805
dram[4]:       9784      9653     10260      9287      9849      9669     10535      8909     10484      9387     12021     11567     10516      7698      9418      9485
dram[5]:       9131      9992     11343      8656     10386      8428      9027      9298     10211     10737     10271     10153      9393      9449      8270      7613
dram[6]:      10629      8876     10130     10348      8423      9553      9347     10059     10982      9948     10366     10533      8828      8946      9140      8705
dram[7]:      10324      9435      8933     11093     11239      9175      9235     10894      9349     11449     11290     10351      8715      9836      9906      9146
dram[8]:      10205     10927     11186      9247     10771      9827      9444     10277     10875     11811     10821     10911     11608      9644      8694      7897
dram[9]:      11335      9452     10013     12623      9415      9427      8611     10845      9979     10566     10680     11340      9555      9163      9890      8634
dram[10]:      10596      9548     10852     11337      8373     10265     11755     11162     11575     11538     11092     10814      8685      8400      8790      8876
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12781225 n_act=11618 n_pre=11602 n_req=20344 n_rd=57772 n_write=13989 bw_util=0.01115
n_activity=416733 dram_eff=0.3444
bk0: 3636a 12832815i bk1: 3592a 12833441i bk2: 3372a 12836650i bk3: 3396a 12837588i bk4: 3520a 12834918i bk5: 3716a 12831724i bk6: 3564a 12835869i bk7: 3592a 12832691i bk8: 3392a 12837425i bk9: 3480a 12834172i bk10: 3292a 12838639i bk11: 3420a 12835324i bk12: 3920a 12828563i bk13: 4064a 12826551i bk14: 3836a 12828125i bk15: 3980a 12826203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0733277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12782873 n_act=11279 n_pre=11263 n_req=20013 n_rd=57164 n_write=13627 bw_util=0.011
n_activity=409454 dram_eff=0.3458
bk0: 3684a 12832578i bk1: 3712a 12832365i bk2: 3384a 12836958i bk3: 3400a 12838349i bk4: 3544a 12835483i bk5: 3480a 12834847i bk6: 3416a 12834856i bk7: 3532a 12834395i bk8: 3460a 12837140i bk9: 3468a 12832894i bk10: 3368a 12839593i bk11: 3464a 12836364i bk12: 3720a 12831245i bk13: 3812a 12832494i bk14: 3808a 12830097i bk15: 3912a 12829142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0698879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12782432 n_act=11435 n_pre=11419 n_req=20031 n_rd=57504 n_write=13416 bw_util=0.01102
n_activity=413384 dram_eff=0.3431
bk0: 3676a 12832391i bk1: 3592a 12833570i bk2: 3404a 12835606i bk3: 3480a 12835801i bk4: 3532a 12834982i bk5: 3624a 12831962i bk6: 3492a 12835981i bk7: 3640a 12833078i bk8: 3416a 12834092i bk9: 3420a 12835450i bk10: 3352a 12837420i bk11: 3516a 12836750i bk12: 3720a 12832525i bk13: 4032a 12829799i bk14: 3720a 12832439i bk15: 3888a 12827172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0715615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12780708 n_act=11589 n_pre=11573 n_req=20514 n_rd=58084 n_write=14252 bw_util=0.01124
n_activity=417950 dram_eff=0.3461
bk0: 3664a 12834649i bk1: 3548a 12834615i bk2: 3548a 12836474i bk3: 3496a 12834462i bk4: 3632a 12831659i bk5: 3580a 12833478i bk6: 3528a 12834691i bk7: 3500a 12835381i bk8: 3568a 12833395i bk9: 3384a 12837310i bk10: 3580a 12834942i bk11: 3500a 12835852i bk12: 3892a 12828425i bk13: 3964a 12827804i bk14: 3844a 12828775i bk15: 3856a 12829736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0730268
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12781412 n_act=11609 n_pre=11593 n_req=20283 n_rd=57584 n_write=14008 bw_util=0.01112
n_activity=415936 dram_eff=0.3442
bk0: 3760a 12832176i bk1: 3540a 12834336i bk2: 3400a 12838282i bk3: 3568a 12834523i bk4: 3512a 12832915i bk5: 3568a 12832843i bk6: 3408a 12836064i bk7: 3496a 12833591i bk8: 3420a 12834160i bk9: 3392a 12836230i bk10: 3464a 12837218i bk11: 3532a 12834869i bk12: 3908a 12829436i bk13: 3860a 12827687i bk14: 3840a 12831577i bk15: 3916a 12828461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0722839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12781488 n_act=11548 n_pre=11532 n_req=20290 n_rd=57676 n_write=13962 bw_util=0.01113
n_activity=416428 dram_eff=0.3441
bk0: 3648a 12832522i bk1: 3624a 12835068i bk2: 3480a 12836588i bk3: 3508a 12835929i bk4: 3508a 12834840i bk5: 3488a 12833630i bk6: 3540a 12832903i bk7: 3520a 12834454i bk8: 3528a 12834213i bk9: 3280a 12838368i bk10: 3440a 12834719i bk11: 3484a 12833291i bk12: 3808a 12832576i bk13: 3888a 12829695i bk14: 3892a 12829678i bk15: 4040a 12827974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0682985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12780051 n_act=11705 n_pre=11689 n_req=20621 n_rd=58464 n_write=14297 bw_util=0.0113
n_activity=421348 dram_eff=0.3454
bk0: 3748a 12832584i bk1: 3816a 12831379i bk2: 3524a 12834003i bk3: 3520a 12834466i bk4: 3416a 12834067i bk5: 3516a 12832090i bk6: 3716a 12830966i bk7: 3720a 12830730i bk8: 3440a 12832942i bk9: 3492a 12832148i bk10: 3600a 12833980i bk11: 3504a 12833650i bk12: 3808a 12830441i bk13: 3908a 12830059i bk14: 3864a 12830177i bk15: 3872a 12828422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0789585
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12781918 n_act=11432 n_pre=11416 n_req=20179 n_rd=57716 n_write=13724 bw_util=0.0111
n_activity=414479 dram_eff=0.3447
bk0: 3460a 12835738i bk1: 3608a 12834461i bk2: 3572a 12834977i bk3: 3420a 12835972i bk4: 3556a 12833536i bk5: 3604a 12832281i bk6: 3476a 12834051i bk7: 3520a 12834073i bk8: 3436a 12833991i bk9: 3412a 12836293i bk10: 3524a 12834074i bk11: 3500a 12833598i bk12: 3968a 12826781i bk13: 3892a 12828403i bk14: 3980a 12827878i bk15: 3788a 12830136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0742678
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12782084 n_act=11439 n_pre=11423 n_req=20257 n_rd=57464 n_write=13796 bw_util=0.01107
n_activity=419692 dram_eff=0.3396
bk0: 3564a 12834424i bk1: 3716a 12834341i bk2: 3548a 12832630i bk3: 3460a 12838033i bk4: 3532a 12833833i bk5: 3520a 12832876i bk6: 3464a 12836007i bk7: 3616a 12833299i bk8: 3444a 12834179i bk9: 3368a 12835347i bk10: 3456a 12836527i bk11: 3384a 12836446i bk12: 3856a 12831808i bk13: 3820a 12831581i bk14: 3848a 12831108i bk15: 3868a 12828119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0696063
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12782852 n_act=11345 n_pre=11329 n_req=20010 n_rd=57124 n_write=13556 bw_util=0.01098
n_activity=411443 dram_eff=0.3436
bk0: 3580a 12836463i bk1: 3632a 12834612i bk2: 3396a 12838492i bk3: 3140a 12841690i bk4: 3520a 12834066i bk5: 3560a 12834780i bk6: 3612a 12832693i bk7: 3588a 12833197i bk8: 3288a 12834819i bk9: 3444a 12835020i bk10: 3488a 12833979i bk11: 3284a 12837276i bk12: 3868a 12829545i bk13: 3924a 12829161i bk14: 3920a 12828480i bk15: 3880a 12829867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0740859
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12876206 n_nop=12783197 n_act=11272 n_pre=11256 n_req=19909 n_rd=57104 n_write=13377 bw_util=0.01095
n_activity=409292 dram_eff=0.3444
bk0: 3580a 12833947i bk1: 3692a 12830580i bk2: 3392a 12837802i bk3: 3412a 12838494i bk4: 3520a 12836010i bk5: 3496a 12835069i bk6: 3572a 12834346i bk7: 3640a 12832793i bk8: 3320a 12836012i bk9: 3500a 12834906i bk10: 3396a 12837498i bk11: 3292a 12839882i bk12: 3800a 12829778i bk13: 3876a 12828986i bk14: 3792a 12828333i bk15: 3824a 12828979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0753209

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7133, Miss_rate = 0.048, Pending_hits = 928, Reservation_fails = 7
L2_cache_bank[1]: Access = 148856, Miss = 7310, Miss_rate = 0.049, Pending_hits = 865, Reservation_fails = 9
L2_cache_bank[2]: Access = 147823, Miss = 7096, Miss_rate = 0.048, Pending_hits = 882, Reservation_fails = 10
L2_cache_bank[3]: Access = 148284, Miss = 7195, Miss_rate = 0.049, Pending_hits = 891, Reservation_fails = 6
L2_cache_bank[4]: Access = 147672, Miss = 7078, Miss_rate = 0.048, Pending_hits = 866, Reservation_fails = 8
L2_cache_bank[5]: Access = 148430, Miss = 7298, Miss_rate = 0.049, Pending_hits = 890, Reservation_fails = 9
L2_cache_bank[6]: Access = 149351, Miss = 7314, Miss_rate = 0.049, Pending_hits = 932, Reservation_fails = 14
L2_cache_bank[7]: Access = 148038, Miss = 7207, Miss_rate = 0.049, Pending_hits = 892, Reservation_fails = 7
L2_cache_bank[8]: Access = 148602, Miss = 7178, Miss_rate = 0.048, Pending_hits = 888, Reservation_fails = 8
L2_cache_bank[9]: Access = 148850, Miss = 7218, Miss_rate = 0.048, Pending_hits = 881, Reservation_fails = 6
L2_cache_bank[10]: Access = 148576, Miss = 7211, Miss_rate = 0.049, Pending_hits = 870, Reservation_fails = 5
L2_cache_bank[11]: Access = 148852, Miss = 7208, Miss_rate = 0.048, Pending_hits = 883, Reservation_fails = 6
L2_cache_bank[12]: Access = 148563, Miss = 7279, Miss_rate = 0.049, Pending_hits = 912, Reservation_fails = 5
L2_cache_bank[13]: Access = 149723, Miss = 7337, Miss_rate = 0.049, Pending_hits = 902, Reservation_fails = 5
L2_cache_bank[14]: Access = 148753, Miss = 7243, Miss_rate = 0.049, Pending_hits = 868, Reservation_fails = 10
L2_cache_bank[15]: Access = 148540, Miss = 7186, Miss_rate = 0.048, Pending_hits = 858, Reservation_fails = 7
L2_cache_bank[16]: Access = 169949, Miss = 7178, Miss_rate = 0.042, Pending_hits = 1060, Reservation_fails = 7
L2_cache_bank[17]: Access = 148545, Miss = 7188, Miss_rate = 0.048, Pending_hits = 875, Reservation_fails = 10
L2_cache_bank[18]: Access = 147151, Miss = 7168, Miss_rate = 0.049, Pending_hits = 892, Reservation_fails = 4
L2_cache_bank[19]: Access = 147135, Miss = 7113, Miss_rate = 0.048, Pending_hits = 852, Reservation_fails = 12
L2_cache_bank[20]: Access = 147085, Miss = 7093, Miss_rate = 0.048, Pending_hits = 861, Reservation_fails = 8
L2_cache_bank[21]: Access = 148069, Miss = 7183, Miss_rate = 0.049, Pending_hits = 864, Reservation_fails = 9
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 158414
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 19612
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2103336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1002913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 172
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 72.6832
	minimum = 6
	maximum = 1608
Network latency average = 39.5926
	minimum = 6
	maximum = 1302
Slowest packet = 2637013
Flit latency average = 31.9057
	minimum = 6
	maximum = 1301
Slowest flit = 4299595
Fragmentation average = 0.0774187
	minimum = 0
	maximum = 492
Injected packet rate average = 0.129263
	minimum = 0.1099 (at node 8)
	maximum = 0.147915 (at node 45)
Accepted packet rate average = 0.129263
	minimum = 0.1099 (at node 8)
	maximum = 0.147915 (at node 45)
Injected flit rate average = 0.23062
	minimum = 0.143393 (at node 8)
	maximum = 0.335711 (at node 45)
Accepted flit rate average= 0.23062
	minimum = 0.190024 (at node 46)
	maximum = 0.272008 (at node 26)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.961 (15 samples)
	minimum = 6 (15 samples)
	maximum = 377.333 (15 samples)
Network latency average = 18.8116 (15 samples)
	minimum = 6 (15 samples)
	maximum = 291.8 (15 samples)
Flit latency average = 19.336 (15 samples)
	minimum = 6 (15 samples)
	maximum = 291.067 (15 samples)
Fragmentation average = 0.00919734 (15 samples)
	minimum = 0 (15 samples)
	maximum = 63.4 (15 samples)
Injected packet rate average = 0.0398179 (15 samples)
	minimum = 0.0324599 (15 samples)
	maximum = 0.104588 (15 samples)
Accepted packet rate average = 0.0398179 (15 samples)
	minimum = 0.0324599 (15 samples)
	maximum = 0.104588 (15 samples)
Injected flit rate average = 0.0638463 (15 samples)
	minimum = 0.0429225 (15 samples)
	maximum = 0.142196 (15 samples)
Accepted flit rate average = 0.0638463 (15 samples)
	minimum = 0.0498627 (15 samples)
	maximum = 0.192549 (15 samples)
Injected packet size average = 1.60346 (15 samples)
Accepted packet size average = 1.60346 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 59 min, 30 sec (7170 sec)
gpgpu_simulation_rate = 12537 (inst/sec)
gpgpu_simulation_rate = 1437 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15135
gpu_sim_insn = 5617924
gpu_ipc =     371.1876
gpu_tot_sim_cycle = 10542008
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       9.0602
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 2320173
gpu_stall_icnt2sh    = 7491817
partiton_reqs_in_parallel = 332829
partiton_reqs_in_parallel_total    = 150237494
partiton_level_parallism =      21.9907
partiton_level_parallism_total  =      14.2829
partiton_reqs_in_parallel_util = 332829
partiton_reqs_in_parallel_util_total    = 150237494
gpu_sim_cycle_parition_util = 15135
gpu_tot_sim_cycle_parition_util    = 6934061
partiton_level_parallism_util =      21.9907
partiton_level_parallism_util_total  =      21.6673
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.8573 GB/Sec
L2_BW_total  =      29.8971 GB/Sec
gpu_total_sim_rate=13223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742910
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5657, 5237, 4649, 4530, 5199, 4389, 5072, 4724, 4599, 4594, 5024, 4755, 5176, 5308, 4905, 5137, 4693, 5610, 4645, 4618, 5257, 4331, 4870, 4594, 5148, 4819, 5173, 5298, 4625, 5443, 4539, 5421, 4301, 4607, 4463, 4720, 4471, 4257, 4052, 4478, 4429, 4524, 4077, 4161, 4344, 4614, 5105, 4169, 4937, 3884, 3874, 4256, 3681, 3602, 4006, 3807, 3832, 3917, 3436, 3719, 4398, 3729, 4536, 4234, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 11267878
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11228260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 34732
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16827799	W0_Idle:142521815	W0_Scoreboard:219140499	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 665 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 10542007 
mrq_lat_table:156124 	3322 	3828 	27071 	16323 	4595 	3766 	5159 	5317 	2271 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2500101 	750610 	17652 	9482 	6426 	8746 	11818 	11027 	5613 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	359920 	83628 	1239639 	750159 	367644 	437493 	30007 	6005 	5032 	5470 	8594 	11531 	10949 	5571 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525673 	574601 	1075823 	77295 	1326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	987686 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7258 	558 	77 	51 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        16        16        16        16        16        30        27        44        37        45        49        35        46 
dram[1]:        45        44        22        21        16        16        17        16        30        30        44        44        44        44        22        46 
dram[2]:        37        42        14        18        16        16        16        18        31        30        45        44        42        44        43        44 
dram[3]:        48        43        16        28        17        16        16        16        30        30        43        45        32        47        44        46 
dram[4]:        42        38        21        16        16        16        16        16        30        30        45        41        28        41        33        43 
dram[5]:        40        43        33        16        16        16        16        16        30        32        47        31        41        43        28        42 
dram[6]:        43        45        16        16        16        16        17        16        30        30        42        43        40        46        43        44 
dram[7]:        40        39        31        19        16        16        16        16        30        30        41        42        25        38        30        40 
dram[8]:        40        39        17        16        15        15        17        16        31        30        44        42        96        36        32        43 
dram[9]:        30        26        16        16        15        16        16        16        35        33        43        46        32        31        41        43 
dram[10]:        40        45        30        16        17        16        16        16        33        33        45        45        41        36        47        25 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.742744  1.757085  1.734540  1.758139  1.831325  1.712780  1.763610  1.746186  1.802343  1.860088  1.846635  1.839130  1.778729  1.798611  1.845178  1.812048 
dram[1]:  1.770861  1.708067  1.765414  1.850794  1.873065  1.720524  1.736999  1.787482  1.941915  1.822443  1.841079  1.866764  1.798710  1.857516  1.839005  1.862944 
dram[2]:  1.719481  1.757047  1.688406  1.745588  1.750733  1.738162  1.782675  1.769774  1.808357  1.853881  1.839506  1.897015  1.837086  1.848965  1.861413  1.762077 
dram[3]:  1.745283  1.718750  1.744928  1.725490  1.792666  1.790300  1.795287  1.823708  1.834483  1.837070  1.882270  1.935821  1.829760  1.805489  1.791872  1.884265 
dram[4]:  1.752881  1.721467  1.734633  1.714685  1.703081  1.722300  1.821596  1.846617  1.858407  1.879389  1.839416  1.847339  1.767581  1.745541  1.805063  1.813200 
dram[5]:  1.768194  1.721785  1.708807  1.789630  1.760997  1.727931  1.723077  1.795489  1.870130  1.829457  1.799439  1.769547  1.896277  1.850575  1.845570  1.846433 
dram[6]:  1.746753  1.733668  1.737589  1.756835  1.778280  1.735955  1.801953  1.790569  1.886878  1.807854  1.889047  1.851528  1.832902  1.854962  1.783883  1.812189 
dram[7]:  1.722925  1.751696  1.772206  1.731343  1.778106  1.780347  1.804545  1.815431  1.907264  1.830816  1.783967  1.854467  1.792566  1.886305  1.788969  1.818766 
dram[8]:  1.690763  1.755556  1.734525  1.796923  1.789396  1.715481  1.786787  1.780802  1.830104  1.783582  1.852898  1.802023  2.199229  1.862024  1.806862  1.854592 
dram[9]:  1.841270  1.843972  1.715116  1.746599  1.734195  1.735632  1.734353  1.772532  1.850539  1.872781  1.850941  1.850863  1.811721  1.767139  1.855164  1.860051 
dram[10]:  1.814448  1.740597  1.725637  1.797448  1.812121  1.771513  1.763081  1.791966  1.846154  1.844023  1.875957  1.816388  1.863636  1.786325  1.862338  1.784731 
average row locality = 227842/126536 = 1.800610
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       925       914       853       858       880       929       891       898       858       880       839       871       996      1032       975      1011 
dram[1]:       937       944       858       861       886       870       854       883       875       877       858       882       946       969       968       994 
dram[2]:       935       914       861       880       883       906       873       910       864       865       854       895       946      1024       946       988 
dram[3]:       932       903       897       882       908       895       882       875       902       856       911       891       989      1007       977       980 
dram[4]:       956       901       858       899       878       892       852       874       865       858       882       899       993       981       976       995 
dram[5]:       928       922       881       882       877       872       885       880       892       830       876       887       968       988       989      1026 
dram[6]:       953       970       892       888       854       879       929       930       870       883       916       892       968       993       982       984 
dram[7]:       881       918       904       863       889       901       869       880       869       863       897       891      1008       989      1011       963 
dram[8]:       907       945       899       875       883       880       866       904       871       852       880       862       981       971       978       983 
dram[9]:       911       924       857       794       880       890       903       897       833       872       888       837       983       997       996       986 
dram[10]:       911       939       858       860       880       874       893       910       841       886       865       839       966       985       964       972 
total reads: 160252
bank skew: 1032/794 = 1.30
chip skew: 14783/14443 = 1.02
number of total write accesses:
dram[0]:       396       388       297       276       336       371       340       361       373       383       341       398       459       522       479       493 
dram[1]:       400       390       316       305       324       312       315       345       362       406       370       393       448       452       437       474 
dram[2]:       389       395       304       307       311       342       300       343       391       353       338       376       441       494       424       471 
dram[3]:       363       362       307       350       363       360       337       325       428       373       416       406       462       506       478       469 
dram[4]:       413       366       299       327       338       336       312       354       395       373       378       420       490       487       450       461 
dram[5]:       384       390       322       326       324       322       347       314       404       350       407       403       458       461       469       501 
dram[6]:       392       410       333       333       325       357       363       361       381       406       412       380       447       465       479       473 
dram[7]:       344       373       333       297       313       331       322       320       365       349       416       396       487       471       481       452 
dram[8]:       356       398       362       293       332       350       324       339       357       343       367       385       730       446       444       471 
dram[9]:       365       376       323       233       327       318       344       342       368       394       391       342       470       498       477       476 
dram[10]:       370       403       293       267       316       320       320       339       359       379       360       358       469       478       470       454 
total reads: 67590
bank skew: 730/233 = 3.13
chip skew: 6317/5955 = 1.06
average mf latency per bank:
dram[0]:       8878     10373      9624     10047      8046      9455      9812      9404     10521      9485     10452     11774      9536      8755      8238      8575
dram[1]:       9297      9266      9707     10544      9098      9445      9357     10475     10664      9083     11329     10243      8949      8234      7122      7986
dram[2]:      10522      9170     10141     10440     10086     11640     11622     10763     10093     10227     11187     10692      8581      9903      8988      7615
dram[3]:      11430      9305     11285      9126      9091      9102     10853      9447      9342     11127     10438     11305      9200      8398      7879      9515
dram[4]:       9483      9332     10051      9149      9876      9697     10557      8917     10274      9191     11622     11219     10217      7480      9136      9232
dram[5]:       8832      9656     11007      8577     10414      8456      9057      9321     10012     10496      9965      9837      9139      9184      8037      7410
dram[6]:      10287      8616      9871     10168      8450      9579      9368     10080     10739      9732     10069     10210      8588      8698      8886      8470
dram[7]:       9995      9152      8717     10877     11250      9187      9261     10908      9164     11197     10970     10022      8505      9602      9630      8898
dram[8]:       9910     10594     10876      9035     10793      9857      9482     10303     10641     11561     10480     10573     11804      9364      8447      7699
dram[9]:      10933      9156      9816     12330      9436      9448      8643     10878      9733     10324     10370     10969      9302      8909      9609      8383
dram[10]:      10248      9258     10585     11129      8397     10285     11779     11193     11291     11267     10726     10476      8417      8170      8516      8623
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12808253 n_act=11641 n_pre=11625 n_req=20823 n_rd=58440 n_write=14349 bw_util=0.01128
n_activity=422714 dram_eff=0.3444
bk0: 3700a 12860514i bk1: 3656a 12861049i bk2: 3412a 12864374i bk3: 3432a 12865393i bk4: 3520a 12863016i bk5: 3716a 12859792i bk6: 3564a 12863973i bk7: 3592a 12860730i bk8: 3432a 12865047i bk9: 3520a 12861834i bk10: 3356a 12866181i bk11: 3484a 12862850i bk12: 3984a 12856190i bk13: 4128a 12854186i bk14: 3900a 12855749i bk15: 4044a 12853877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0741167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12809851 n_act=11307 n_pre=11291 n_req=20511 n_rd=57848 n_write=14011 bw_util=0.01114
n_activity=415663 dram_eff=0.3458
bk0: 3748a 12860149i bk1: 3776a 12859820i bk2: 3432a 12864576i bk3: 3444a 12866071i bk4: 3544a 12863572i bk5: 3480a 12862943i bk6: 3416a 12862957i bk7: 3532a 12862498i bk8: 3500a 12864809i bk9: 3508a 12860518i bk10: 3432a 12867091i bk11: 3528a 12863895i bk12: 3784a 12858953i bk13: 3876a 12860167i bk14: 3872a 12857611i bk15: 3976a 12856758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0706759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12809437 n_act=11460 n_pre=11444 n_req=20523 n_rd=58176 n_write=13791 bw_util=0.01115
n_activity=419294 dram_eff=0.3433
bk0: 3740a 12859997i bk1: 3656a 12861113i bk2: 3444a 12863380i bk3: 3520a 12863499i bk4: 3532a 12863081i bk5: 3624a 12860026i bk6: 3492a 12864082i bk7: 3640a 12861182i bk8: 3456a 12861702i bk9: 3460a 12863064i bk10: 3416a 12864941i bk11: 3580a 12864332i bk12: 3784a 12860171i bk13: 4096a 12857453i bk14: 3784a 12859945i bk15: 3952a 12854793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.072306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12807759 n_act=11610 n_pre=11594 n_req=20992 n_rd=58748 n_write=14597 bw_util=0.01137
n_activity=423726 dram_eff=0.3462
bk0: 3728a 12862259i bk1: 3612a 12862247i bk2: 3588a 12864292i bk3: 3528a 12862194i bk4: 3632a 12859757i bk5: 3580a 12861579i bk6: 3528a 12862794i bk7: 3500a 12863486i bk8: 3608a 12861007i bk9: 3424a 12864914i bk10: 3644a 12862484i bk11: 3564a 12863415i bk12: 3956a 12856110i bk13: 4028a 12855478i bk14: 3908a 12856439i bk15: 3920a 12857301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0737578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12808459 n_act=11635 n_pre=11619 n_req=20758 n_rd=58236 n_write=14359 bw_util=0.01125
n_activity=421447 dram_eff=0.3445
bk0: 3824a 12859743i bk1: 3604a 12861914i bk2: 3432a 12866015i bk3: 3596a 12862381i bk4: 3512a 12861015i bk5: 3568a 12860944i bk6: 3408a 12864132i bk7: 3496a 12861611i bk8: 3460a 12861839i bk9: 3432a 12863854i bk10: 3528a 12864744i bk11: 3596a 12862444i bk12: 3972a 12856975i bk13: 3924a 12855272i bk14: 3904a 12859124i bk15: 3980a 12856026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0730613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12808550 n_act=11568 n_pre=11552 n_req=20765 n_rd=58332 n_write=14306 bw_util=0.01126
n_activity=422075 dram_eff=0.3442
bk0: 3712a 12860167i bk1: 3688a 12862565i bk2: 3524a 12864218i bk3: 3528a 12863856i bk4: 3508a 12862939i bk5: 3488a 12861730i bk6: 3540a 12861006i bk7: 3520a 12862516i bk8: 3568a 12861873i bk9: 3320a 12866025i bk10: 3504a 12862258i bk11: 3548a 12860831i bk12: 3872a 12860190i bk13: 3952a 12857379i bk14: 3956a 12857295i bk15: 4104a 12855545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0691578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12807092 n_act=11726 n_pre=11710 n_req=21100 n_rd=59132 n_write=14648 bw_util=0.01143
n_activity=426908 dram_eff=0.3456
bk0: 3812a 12860082i bk1: 3880a 12858978i bk2: 3568a 12861694i bk3: 3552a 12862188i bk4: 3416a 12862165i bk5: 3516a 12860192i bk6: 3716a 12859061i bk7: 3720a 12858830i bk8: 3480a 12860550i bk9: 3532a 12859713i bk10: 3664a 12861574i bk11: 3568a 12861172i bk12: 3872a 12858078i bk13: 3972a 12857622i bk14: 3928a 12857851i bk15: 3936a 12856123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0796545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12808919 n_act=11464 n_pre=11448 n_req=20646 n_rd=58384 n_write=14093 bw_util=0.01123
n_activity=420535 dram_eff=0.3447
bk0: 3524a 12863391i bk1: 3672a 12862129i bk2: 3616a 12862730i bk3: 3452a 12863727i bk4: 3556a 12861586i bk5: 3604a 12860342i bk6: 3476a 12862116i bk7: 3520a 12862105i bk8: 3476a 12861647i bk9: 3452a 12863909i bk10: 3588a 12861623i bk11: 3564a 12861090i bk12: 4032a 12854421i bk13: 3956a 12856050i bk14: 4044a 12855555i bk15: 3852a 12857734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0750917
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12808999 n_act=11465 n_pre=11449 n_req=20834 n_rd=58148 n_write=14247 bw_util=0.01122
n_activity=426166 dram_eff=0.3398
bk0: 3628a 12862190i bk1: 3780a 12862044i bk2: 3596a 12860366i bk3: 3500a 12865831i bk4: 3532a 12861921i bk5: 3520a 12860975i bk6: 3464a 12864113i bk7: 3616a 12861370i bk8: 3484a 12861615i bk9: 3408a 12862869i bk10: 3520a 12864230i bk11: 3448a 12864031i bk12: 3924a 12859285i bk13: 3884a 12859210i bk14: 3912a 12858795i bk15: 3932a 12855818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0709364
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12809895 n_act=11365 n_pre=11349 n_req=20492 n_rd=57792 n_write=13907 bw_util=0.01111
n_activity=416924 dram_eff=0.3439
bk0: 3644a 12864068i bk1: 3696a 12862242i bk2: 3428a 12866226i bk3: 3176a 12869487i bk4: 3520a 12862134i bk5: 3560a 12862876i bk6: 3612a 12860796i bk7: 3588a 12861302i bk8: 3332a 12862411i bk9: 3488a 12862562i bk10: 3552a 12861494i bk11: 3348a 12864909i bk12: 3932a 12857158i bk13: 3988a 12856772i bk14: 3984a 12856070i bk15: 3944a 12857416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0749398
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12904308 n_nop=12810216 n_act=11296 n_pre=11280 n_req=20398 n_rd=57772 n_write=13744 bw_util=0.01108
n_activity=415234 dram_eff=0.3445
bk0: 3644a 12861607i bk1: 3756a 12858253i bk2: 3432a 12865522i bk3: 3440a 12866299i bk4: 3520a 12864101i bk5: 3496a 12863134i bk6: 3572a 12862413i bk7: 3640a 12860896i bk8: 3364a 12863626i bk9: 3544a 12862461i bk10: 3460a 12865097i bk11: 3356a 12867481i bk12: 3864a 12857279i bk13: 3940a 12856572i bk14: 3856a 12855805i bk15: 3888a 12856542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0761761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7217, Miss_rate = 0.048, Pending_hits = 992, Reservation_fails = 9
L2_cache_bank[1]: Access = 150344, Miss = 7393, Miss_rate = 0.049, Pending_hits = 930, Reservation_fails = 10
L2_cache_bank[2]: Access = 149311, Miss = 7182, Miss_rate = 0.048, Pending_hits = 950, Reservation_fails = 11
L2_cache_bank[3]: Access = 149772, Miss = 7280, Miss_rate = 0.049, Pending_hits = 960, Reservation_fails = 9
L2_cache_bank[4]: Access = 149160, Miss = 7162, Miss_rate = 0.048, Pending_hits = 933, Reservation_fails = 9
L2_cache_bank[5]: Access = 149918, Miss = 7382, Miss_rate = 0.049, Pending_hits = 962, Reservation_fails = 10
L2_cache_bank[6]: Access = 150839, Miss = 7398, Miss_rate = 0.049, Pending_hits = 1000, Reservation_fails = 16
L2_cache_bank[7]: Access = 149526, Miss = 7289, Miss_rate = 0.049, Pending_hits = 959, Reservation_fails = 8
L2_cache_bank[8]: Access = 150090, Miss = 7260, Miss_rate = 0.048, Pending_hits = 957, Reservation_fails = 10
L2_cache_bank[9]: Access = 150338, Miss = 7299, Miss_rate = 0.049, Pending_hits = 948, Reservation_fails = 7
L2_cache_bank[10]: Access = 150064, Miss = 7296, Miss_rate = 0.049, Pending_hits = 941, Reservation_fails = 7
L2_cache_bank[11]: Access = 150340, Miss = 7287, Miss_rate = 0.048, Pending_hits = 948, Reservation_fails = 9
L2_cache_bank[12]: Access = 150051, Miss = 7364, Miss_rate = 0.049, Pending_hits = 979, Reservation_fails = 5
L2_cache_bank[13]: Access = 151211, Miss = 7419, Miss_rate = 0.049, Pending_hits = 967, Reservation_fails = 7
L2_cache_bank[14]: Access = 150240, Miss = 7328, Miss_rate = 0.049, Pending_hits = 925, Reservation_fails = 13
L2_cache_bank[15]: Access = 150024, Miss = 7268, Miss_rate = 0.048, Pending_hits = 911, Reservation_fails = 11
L2_cache_bank[16]: Access = 179602, Miss = 7265, Miss_rate = 0.040, Pending_hits = 1216, Reservation_fails = 8
L2_cache_bank[17]: Access = 150021, Miss = 7272, Miss_rate = 0.048, Pending_hits = 939, Reservation_fails = 12
L2_cache_bank[18]: Access = 148630, Miss = 7251, Miss_rate = 0.049, Pending_hits = 959, Reservation_fails = 8
L2_cache_bank[19]: Access = 148611, Miss = 7197, Miss_rate = 0.048, Pending_hits = 921, Reservation_fails = 13
L2_cache_bank[20]: Access = 148569, Miss = 7178, Miss_rate = 0.048, Pending_hits = 936, Reservation_fails = 11
L2_cache_bank[21]: Access = 149553, Miss = 7265, Miss_rate = 0.049, Pending_hits = 929, Reservation_fails = 12
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 160252
L2_total_cache_miss_rate = 0.0482
L2_total_cache_pending_hits = 21162
L2_total_cache_reservation_fails = 215
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2111507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126034
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1032209
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 215
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.174
	minimum = 6
	maximum = 926
Network latency average = 43.8474
	minimum = 6
	maximum = 591
Slowest packet = 6571688
Flit latency average = 52.4712
	minimum = 6
	maximum = 590
Slowest flit = 11323037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.053991
	minimum = 0.0449319 (at node 2)
	maximum = 0.318918 (at node 44)
Accepted packet rate average = 0.053991
	minimum = 0.0449319 (at node 2)
	maximum = 0.318918 (at node 44)
Injected flit rate average = 0.0809865
	minimum = 0.0609224 (at node 45)
	maximum = 0.331175 (at node 44)
Accepted flit rate average= 0.0809865
	minimum = 0.0539183 (at node 2)
	maximum = 0.625578 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.1618 (16 samples)
	minimum = 6 (16 samples)
	maximum = 411.625 (16 samples)
Network latency average = 20.3764 (16 samples)
	minimum = 6 (16 samples)
	maximum = 310.5 (16 samples)
Flit latency average = 21.407 (16 samples)
	minimum = 6 (16 samples)
	maximum = 309.75 (16 samples)
Fragmentation average = 0.0086225 (16 samples)
	minimum = 0 (16 samples)
	maximum = 59.4375 (16 samples)
Injected packet rate average = 0.0407037 (16 samples)
	minimum = 0.0332394 (16 samples)
	maximum = 0.117984 (16 samples)
Accepted packet rate average = 0.0407037 (16 samples)
	minimum = 0.0332394 (16 samples)
	maximum = 0.117984 (16 samples)
Injected flit rate average = 0.0649176 (16 samples)
	minimum = 0.0440475 (16 samples)
	maximum = 0.154008 (16 samples)
Accepted flit rate average = 0.0649176 (16 samples)
	minimum = 0.0501162 (16 samples)
	maximum = 0.219613 (16 samples)
Injected packet size average = 1.59488 (16 samples)
Accepted packet size average = 1.59488 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 0 min, 23 sec (7223 sec)
gpgpu_simulation_rate = 13223 (inst/sec)
gpgpu_simulation_rate = 1459 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 187346
gpu_sim_insn = 15785486
gpu_ipc =      84.2585
gpu_tot_sim_cycle = 10956576
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.1581
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3847496
gpu_stall_icnt2sh    = 11454686
partiton_reqs_in_parallel = 2594289
partiton_reqs_in_parallel_total    = 150570323
partiton_level_parallism =      13.8476
partiton_level_parallism_total  =      13.9792
partiton_reqs_in_parallel_util = 2594289
partiton_reqs_in_parallel_util_total    = 150570323
gpu_sim_cycle_parition_util = 182504
gpu_tot_sim_cycle_parition_util    = 6949196
partiton_level_parallism_util =      14.2150
partiton_level_parallism_util_total  =      21.4766
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     606.4692 GB/Sec
L2_BW_total  =      39.1359 GB/Sec
gpu_total_sim_rate=13417

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588871
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6697, 6327, 5710, 5670, 6332, 5482, 6121, 5799, 5695, 5713, 6096, 5887, 6325, 6364, 5980, 6315, 5606, 6750, 5847, 5677, 6341, 5323, 5935, 5691, 6249, 5812, 6202, 6356, 5709, 6548, 5508, 6457, 5244, 5587, 5421, 5830, 5524, 5240, 5294, 5596, 5462, 5559, 5131, 5261, 5455, 5779, 6140, 5176, 5774, 4768, 4717, 5042, 4562, 4432, 4771, 4699, 4770, 4828, 4368, 4550, 5230, 4565, 5312, 5030, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 15937740
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15872382
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60472
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23456961	W0_Idle:142588316	W0_Scoreboard:221460781	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 610 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 10956207 
mrq_lat_table:233135 	5054 	5601 	37267 	27098 	7718 	5244 	7327 	7849 	3205 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3107653 	1300565 	30860 	16112 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	375106 	89492 	1624427 	1122780 	495007 	635252 	97463 	9140 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	630455 	904628 	1724059 	118825 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1061169 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7277 	849 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        29        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        31        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        32        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.656384  1.653008  1.656311  1.656775  1.710280  1.636049  1.676069  1.663701  1.694495  1.699376  1.735093  1.705671  1.675425  1.698777  1.712698  1.685539 
dram[1]:  1.668074  1.626246  1.667946  1.716136  1.735553  1.648381  1.693744  1.695023  1.784180  1.712862  1.696513  1.687775  1.677524  1.735050  1.702333  1.729816 
dram[2]:  1.619492  1.670139  1.606343  1.665403  1.665448  1.643425  1.691659  1.687166  1.685284  1.723445  1.720712  1.743733  1.719224  1.724245  1.725166  1.665642 
dram[3]:  1.647986  1.644599  1.648649  1.649728  1.672840  1.675136  1.710945  1.724977  1.698230  1.700368  1.719512  1.734657  1.715084  1.716069  1.701113  1.734528 
dram[4]:  1.666951  1.642982  1.636364  1.636116  1.636202  1.639241  1.683865  1.709707  1.718042  1.719848  1.709793  1.738393  1.664145  1.640152  1.686010  1.680246 
dram[5]:  1.655440  1.617253  1.616848  1.677389  1.650909  1.633215  1.662246  1.690192  1.725333  1.700560  1.672247  1.655382  1.740589  1.720507  1.712926  1.709007 
dram[6]:  1.659950  1.651260  1.649635  1.653846  1.681391  1.649778  1.707274  1.686957  1.726364  1.700893  1.751111  1.672520  1.717762  1.729927  1.675115  1.684538 
dram[7]:  1.651825  1.646805  1.690037  1.664756  1.692164  1.704461  1.679333  1.693444  1.754485  1.707006  1.645591  1.692576  1.700000  1.745228  1.689335  1.698587 
dram[8]:  1.626724  1.684165  1.642086  1.662900  1.666369  1.647810  1.683333  1.700268  1.745779  1.681943  1.710000  1.672922  1.954875  1.749158  1.700647  1.703064 
dram[9]:  1.701802  1.724863  1.643403  1.644421  1.668449  1.653430  1.656469  1.675893  1.706642  1.756279  1.722621  1.670921  1.715781  1.683554  1.748207  1.741883 
dram[10]:  1.696270  1.651361  1.625355  1.697091  1.683131  1.673239  1.680071  1.709589  1.703154  1.724170  1.718635  1.657989  1.737055  1.683077  1.731629  1.684670 
average row locality = 339588/201033 = 1.689215
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1392      1372      1296      1291      1338      1375      1349      1357      1301      1339      1277      1320      1507      1525      1477      1513 
dram[1]:      1414      1420      1300      1297      1325      1343      1324      1348      1310      1316      1288      1339      1430      1460      1473      1498 
dram[2]:      1393      1380      1295      1319      1348      1364      1339      1379      1319      1305      1313      1340      1431      1529      1450      1499 
dram[3]:      1390      1372      1334      1334      1366      1343      1340      1344      1329      1311      1374      1342      1489      1502      1474      1471 
dram[4]:      1416      1365      1298      1344      1338      1338      1316      1341      1321      1295      1342      1349      1503      1478      1480      1505 
dram[5]:      1391      1390      1328      1323      1332      1342      1355      1355      1351      1287      1321      1329      1465      1495      1491      1528 
dram[6]:      1430      1422      1342      1341      1304      1339      1394      1397      1331      1336      1375      1347      1470      1486      1489      1488 
dram[7]:      1357      1387      1358      1313      1349      1353      1328      1352      1318      1327      1360      1349      1499      1467      1511      1487 
dram[8]:      1378      1396      1342      1330      1358      1324      1326      1375      1327      1311      1336      1311      1490      1457      1475      1490 
dram[9]:      1380      1377      1289      1233      1358      1350      1382      1364      1292      1322      1337      1299      1471      1486      1506      1480 
dram[10]:      1388      1399      1301      1303      1337      1322      1374      1375      1299      1325      1326      1298      1472      1496      1481      1474 
total reads: 242472
bank skew: 1529/1233 = 1.24
chip skew: 22291/21885 = 1.02
number of total write accesses:
dram[0]:       541       524       410       384       492       513       493       513       546       566       498       575       661       697       681       690 
dram[1]:       561       538       438       426       447       490       490       525       517       575       512       580       630       629       643       666 
dram[2]:       518       544       427       438       474       498       466       514       582       496       523       538       608       697       634       668 
dram[3]:       492       516       435       484       531       503       489       500       590       539       600       580       660       698       666       659 
dram[4]:       541       508       430       459       506       475       479       526       574       516       561       598       697       687       641       681 
dram[5]:       526       541       457       450       484       497       525       489       590       536       577       578       662       678       669       692 
dram[6]:       547       543       466       465       485       517       554       543       568       569       595       558       648       647       692       680 
dram[7]:       498       520       474       430       465       481       484       482       540       549       618       589       660       636       675       677 
dram[8]:       509       529       484       436       510       482       492       531       534       524       545       561       936       621       627       678 
dram[9]:       509       510       430       344       514       482       513       513       558       566       582       534       660       674       688       666 
dram[10]:       522       543       417       389       469       460       506       497       537       544       537       549       675       692       687       647 
total reads: 97116
bank skew: 936/344 = 2.72
chip skew: 9077/8625 = 1.05
average mf latency per bank:
dram[0]:       7806      8954      8563      8749      7276      8370      8454      8245      8818      8043      8784      9586      7390      7156      6534      6859
dram[1]:       8093      8114      8569      9087      8241      8088      8010      8795      9099      7948      9475      8515      7129      6660      5795      6421
dram[2]:       9152      8167      8746      8899      8663      9849      9497      8999      8442      8822      9017      8984      6903      7692      6913      6152
dram[3]:       9723      8127      9451      7995      8026      8173      9151      8069      8169      9197      8611      9273      7226      6713      6335      7467
dram[4]:       8405      8153      8626      8100      8492      8511      8802      7797      8643      8102      9401      9213      7906      6078      7204      7136
dram[5]:       7877      8423      9415      7834      8886      7509      7887      7954      8391      8589      8460      8320      7155      7121      6457      6122
dram[6]:       8786      7748      8607      8793      7619      8294      8103      8523      8858      8274      8470      8491      6750      6950      6961      6629
dram[7]:       8512      8074      7737      9272      9508      8191      7965      9039      7819      9038      8920      8358      6902      7664      7572      6817
dram[8]:       8462      9187      9344      7885      8983      8679      8116      8578      8763      9314      8649      8776      9223      7415      6737      6136
dram[9]:       9242      8161      8715     10195      8038      8222      7590      9018      8104      8671      8564      8776      7308      7216      7470      6715
dram[10]:       8665      8105      9035      9428      7446      8844      9452      9314      9099      9408      8742      8544      6629      6485      6679      6832
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13105922 n_act=18317 n_pre=18301 n_req=30813 n_rd=88116 n_write=21525 bw_util=0.01655
n_activity=610984 dram_eff=0.3589
bk0: 5568a 13184199i bk1: 5488a 13186150i bk2: 5184a 13192194i bk3: 5164a 13192194i bk4: 5352a 13187230i bk5: 5500a 13185620i bk6: 5396a 13188054i bk7: 5428a 13184849i bk8: 5204a 13189684i bk9: 5356a 13184442i bk10: 5108a 13192481i bk11: 5280a 13187253i bk12: 6028a 13177544i bk13: 6100a 13177706i bk14: 5908a 13177328i bk15: 6052a 13174713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13107313 n_act=17995 n_pre=17979 n_req=30552 n_rd=87540 n_write=21354 bw_util=0.01643
n_activity=604819 dram_eff=0.3601
bk0: 5656a 13184591i bk1: 5680a 13185332i bk2: 5200a 13189795i bk3: 5188a 13193640i bk4: 5300a 13189334i bk5: 5372a 13185761i bk6: 5296a 13186359i bk7: 5392a 13185723i bk8: 5240a 13188994i bk9: 5264a 13185442i bk10: 5152a 13193968i bk11: 5356a 13187479i bk12: 5720a 13181837i bk13: 5840a 13182997i bk14: 5892a 13178218i bk15: 5992a 13178023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100418
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13106652 n_act=18178 n_pre=18162 n_req=30628 n_rd=88012 n_write=21177 bw_util=0.01648
n_activity=612522 dram_eff=0.3565
bk0: 5572a 13186351i bk1: 5520a 13187019i bk2: 5180a 13190960i bk3: 5276a 13189972i bk4: 5392a 13186995i bk5: 5456a 13183639i bk6: 5356a 13188588i bk7: 5516a 13185394i bk8: 5276a 13185074i bk9: 5220a 13189787i bk10: 5252a 13189044i bk11: 5360a 13191887i bk12: 5724a 13184648i bk13: 6116a 13178858i bk14: 5800a 13181645i bk15: 5996a 13176532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13105077 n_act=18334 n_pre=18318 n_req=31057 n_rd=88460 n_write=21992 bw_util=0.01667
n_activity=615875 dram_eff=0.3587
bk0: 5560a 13188725i bk1: 5488a 13187529i bk2: 5336a 13190820i bk3: 5336a 13188715i bk4: 5464a 13184075i bk5: 5372a 13186297i bk6: 5360a 13187674i bk7: 5376a 13187798i bk8: 5316a 13185805i bk9: 5244a 13189310i bk10: 5496a 13186301i bk11: 5368a 13187562i bk12: 5956a 13178415i bk13: 6008a 13178013i bk14: 5896a 13179528i bk15: 5884a 13179306i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13105357 n_act=18453 n_pre=18437 n_req=30908 n_rd=88116 n_write=21818 bw_util=0.01659
n_activity=611665 dram_eff=0.3595
bk0: 5664a 13185910i bk1: 5460a 13187123i bk2: 5192a 13192800i bk3: 5376a 13188626i bk4: 5352a 13185149i bk5: 5352a 13185471i bk6: 5264a 13187511i bk7: 5364a 13184991i bk8: 5284a 13186348i bk9: 5180a 13189531i bk10: 5368a 13187797i bk11: 5396a 13187593i bk12: 6012a 13178937i bk13: 5912a 13176551i bk14: 5920a 13179717i bk15: 6020a 13176202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13104926 n_act=18490 n_pre=18474 n_req=31034 n_rd=88332 n_write=21959 bw_util=0.01664
n_activity=615230 dram_eff=0.3585
bk0: 5564a 13184726i bk1: 5560a 13187159i bk2: 5312a 13189825i bk3: 5292a 13190419i bk4: 5328a 13186539i bk5: 5368a 13184937i bk6: 5420a 13185393i bk7: 5420a 13185428i bk8: 5404a 13184717i bk9: 5148a 13188610i bk10: 5284a 13187936i bk11: 5316a 13185721i bk12: 5860a 13182575i bk13: 5980a 13178073i bk14: 5964a 13178342i bk15: 6112a 13177147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0993482
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13103616 n_act=18588 n_pre=18572 n_req=31368 n_rd=89164 n_write=22241 bw_util=0.01681
n_activity=618342 dram_eff=0.3603
bk0: 5720a 13182765i bk1: 5688a 13183436i bk2: 5368a 13188156i bk3: 5364a 13188640i bk4: 5216a 13186155i bk5: 5356a 13183861i bk6: 5576a 13183625i bk7: 5588a 13183017i bk8: 5324a 13183371i bk9: 5344a 13184403i bk10: 5500a 13184940i bk11: 5388a 13183919i bk12: 5880a 13180436i bk13: 5944a 13180136i bk14: 5956a 13179599i bk15: 5952a 13177230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108862
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13105582 n_act=18270 n_pre=18254 n_req=30893 n_rd=88460 n_write=21615 bw_util=0.01661
n_activity=613933 dram_eff=0.3586
bk0: 5428a 13188405i bk1: 5548a 13186148i bk2: 5432a 13188927i bk3: 5252a 13188896i bk4: 5396a 13186548i bk5: 5412a 13186497i bk6: 5312a 13186485i bk7: 5408a 13186304i bk8: 5272a 13185962i bk9: 5308a 13186776i bk10: 5440a 13183675i bk11: 5396a 13185254i bk12: 5996a 13177510i bk13: 5868a 13180037i bk14: 6044a 13178655i bk15: 5948a 13178132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13105938 n_act=18209 n_pre=18193 n_req=31025 n_rd=88104 n_write=21737 bw_util=0.01658
n_activity=617818 dram_eff=0.3556
bk0: 5512a 13187303i bk1: 5584a 13189171i bk2: 5368a 13187494i bk3: 5320a 13191239i bk4: 5432a 13184830i bk5: 5296a 13186801i bk6: 5304a 13188891i bk7: 5500a 13184608i bk8: 5308a 13185837i bk9: 5244a 13186402i bk10: 5344a 13189222i bk11: 5244a 13187282i bk12: 5960a 13180992i bk13: 5828a 13183416i bk14: 5900a 13182047i bk15: 5960a 13176599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103412
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13106926 n_act=18085 n_pre=18069 n_req=30669 n_rd=87704 n_write=21397 bw_util=0.01647
n_activity=610732 dram_eff=0.3573
bk0: 5520a 13188757i bk1: 5508a 13188499i bk2: 5156a 13193137i bk3: 4932a 13196101i bk4: 5432a 13186372i bk5: 5400a 13186704i bk6: 5528a 13184267i bk7: 5456a 13184489i bk8: 5168a 13185607i bk9: 5288a 13188258i bk10: 5348a 13185009i bk11: 5196a 13188383i bk12: 5884a 13180340i bk13: 5944a 13179860i bk14: 6024a 13177571i bk15: 5920a 13180263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106321
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13252181 n_nop=13106833 n_act=18115 n_pre=18099 n_req=30641 n_rd=87880 n_write=21254 bw_util=0.01647
n_activity=609562 dram_eff=0.3581
bk0: 5552a 13186031i bk1: 5596a 13182842i bk2: 5204a 13191393i bk3: 5212a 13193224i bk4: 5348a 13187917i bk5: 5288a 13188391i bk6: 5496a 13185066i bk7: 5500a 13185918i bk8: 5196a 13186668i bk9: 5300a 13187357i bk10: 5304a 13189469i bk11: 5192a 13191091i bk12: 5888a 13179177i bk13: 5984a 13177524i bk14: 5924a 13178129i bk15: 5896a 13178534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10937, Miss_rate = 0.054, Pending_hits = 1071, Reservation_fails = 11
L2_cache_bank[1]: Access = 204825, Miss = 11092, Miss_rate = 0.054, Pending_hits = 1013, Reservation_fails = 12
L2_cache_bank[2]: Access = 203921, Miss = 10864, Miss_rate = 0.053, Pending_hits = 1023, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 11021, Miss_rate = 0.054, Pending_hits = 1026, Reservation_fails = 11
L2_cache_bank[4]: Access = 203926, Miss = 10888, Miss_rate = 0.053, Pending_hits = 993, Reservation_fails = 9
L2_cache_bank[5]: Access = 205028, Miss = 11115, Miss_rate = 0.054, Pending_hits = 1042, Reservation_fails = 10
L2_cache_bank[6]: Access = 205141, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1067, Reservation_fails = 17
L2_cache_bank[7]: Access = 204015, Miss = 11019, Miss_rate = 0.054, Pending_hits = 1022, Reservation_fails = 11
L2_cache_bank[8]: Access = 204756, Miss = 11014, Miss_rate = 0.054, Pending_hits = 1029, Reservation_fails = 12
L2_cache_bank[9]: Access = 204618, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1004, Reservation_fails = 7
L2_cache_bank[10]: Access = 204736, Miss = 11034, Miss_rate = 0.054, Pending_hits = 1015, Reservation_fails = 9
L2_cache_bank[11]: Access = 204819, Miss = 11049, Miss_rate = 0.054, Pending_hits = 1031, Reservation_fails = 11
L2_cache_bank[12]: Access = 204923, Miss = 11135, Miss_rate = 0.054, Pending_hits = 1056, Reservation_fails = 6
L2_cache_bank[13]: Access = 205297, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1030, Reservation_fails = 7
L2_cache_bank[14]: Access = 204654, Miss = 11080, Miss_rate = 0.054, Pending_hits = 1005, Reservation_fails = 13
L2_cache_bank[15]: Access = 205078, Miss = 11035, Miss_rate = 0.054, Pending_hits = 982, Reservation_fails = 13
L2_cache_bank[16]: Access = 233916, Miss = 11032, Miss_rate = 0.047, Pending_hits = 1277, Reservation_fails = 9
L2_cache_bank[17]: Access = 204248, Miss = 10994, Miss_rate = 0.054, Pending_hits = 1006, Reservation_fails = 13
L2_cache_bank[18]: Access = 203028, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1045, Reservation_fails = 11
L2_cache_bank[19]: Access = 202820, Miss = 10911, Miss_rate = 0.054, Pending_hits = 992, Reservation_fails = 14
L2_cache_bank[20]: Access = 202456, Miss = 10978, Miss_rate = 0.054, Pending_hits = 1018, Reservation_fails = 13
L2_cache_bank[21]: Access = 203679, Miss = 10992, Miss_rate = 0.054, Pending_hits = 991, Reservation_fails = 13
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242472
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 22738
L2_total_cache_reservation_fails = 245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3164978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1093663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 244
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.9732
	minimum = 6
	maximum = 1412
Network latency average = 45.397
	minimum = 6
	maximum = 1048
Slowest packet = 6659909
Flit latency average = 33.6454
	minimum = 6
	maximum = 1048
Slowest flit = 11453681
Fragmentation average = 0.0288616
	minimum = 0
	maximum = 633
Injected packet rate average = 0.127969
	minimum = 0.105925 (at node 17)
	maximum = 0.147082 (at node 33)
Accepted packet rate average = 0.127969
	minimum = 0.105925 (at node 17)
	maximum = 0.147082 (at node 33)
Injected flit rate average = 0.223438
	minimum = 0.112309 (at node 17)
	maximum = 0.357861 (at node 33)
Accepted flit rate average= 0.223438
	minimum = 0.152152 (at node 48)
	maximum = 0.288505 (at node 3)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.2684 (17 samples)
	minimum = 6 (17 samples)
	maximum = 470.471 (17 samples)
Network latency average = 21.8482 (17 samples)
	minimum = 6 (17 samples)
	maximum = 353.882 (17 samples)
Flit latency average = 22.1269 (17 samples)
	minimum = 6 (17 samples)
	maximum = 353.176 (17 samples)
Fragmentation average = 0.00981304 (17 samples)
	minimum = 0 (17 samples)
	maximum = 93.1765 (17 samples)
Injected packet rate average = 0.045837 (17 samples)
	minimum = 0.037515 (17 samples)
	maximum = 0.119696 (17 samples)
Accepted packet rate average = 0.045837 (17 samples)
	minimum = 0.037515 (17 samples)
	maximum = 0.119696 (17 samples)
Injected flit rate average = 0.0742423 (17 samples)
	minimum = 0.0480629 (17 samples)
	maximum = 0.165999 (17 samples)
Accepted flit rate average = 0.0742423 (17 samples)
	minimum = 0.0561183 (17 samples)
	maximum = 0.223666 (17 samples)
Injected packet size average = 1.6197 (17 samples)
Accepted packet size average = 1.6197 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 15 sec (8295 sec)
gpgpu_simulation_rate = 13417 (inst/sec)
gpgpu_simulation_rate = 1320 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10369
gpu_sim_insn = 4532584
gpu_ipc =     437.1284
gpu_tot_sim_cycle = 11189095
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.3521
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3847636
gpu_stall_icnt2sh    = 11454907
partiton_reqs_in_parallel = 227978
partiton_reqs_in_parallel_total    = 153164612
partiton_level_parallism =      21.9865
partiton_level_parallism_total  =      13.7091
partiton_reqs_in_parallel_util = 227978
partiton_reqs_in_parallel_util_total    = 153164612
gpu_sim_cycle_parition_util = 10369
gpu_tot_sim_cycle_parition_util    = 7131700
partiton_level_parallism_util =      21.9865
partiton_level_parallism_util_total  =      21.4773
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     269.5069 GB/Sec
L2_BW_total  =      38.5724 GB/Sec
gpu_total_sim_rate=13883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4697256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6832, 6462, 5845, 5835, 6452, 5632, 6286, 5949, 5845, 5848, 6246, 6067, 6490, 6544, 6160, 6480, 5720, 6894, 5976, 5806, 6485, 5437, 6049, 5790, 6363, 5926, 6316, 6470, 5853, 6692, 5652, 6601, 5358, 5731, 5550, 5929, 5623, 5369, 5423, 5725, 5591, 5673, 5245, 5375, 5584, 5893, 6269, 5290, 5888, 4897, 4846, 5171, 4691, 4546, 4900, 4813, 4884, 4972, 4482, 4694, 5359, 4694, 5426, 5174, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 16120057
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16054690
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60481
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23765052	W0_Idle:142633964	W0_Scoreboard:221507565	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 607 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 11189094 
mrq_lat_table:236160 	5119 	5800 	37846 	27441 	7859 	5407 	7400 	7849 	3205 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3132340 	1305347 	30874 	16112 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	379230 	90525 	1625793 	1128904 	509316 	637652 	97588 	9142 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	637636 	905575 	1724102 	118825 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1082481 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7297 	850 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        38        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        31        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        32        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.682635  1.684669  1.664085  1.663043  1.710280  1.635813  1.674841  1.663111  1.713632  1.718222  1.768780  1.732496  1.703077  1.720913  1.736717  1.711230 
dram[1]:  1.702110  1.653146  1.675598  1.719403  1.735812  1.647849  1.691806  1.695848  1.807018  1.731949  1.732143  1.717047  1.702681  1.763877  1.730924  1.754972 
dram[2]:  1.645324  1.703030  1.612302  1.675189  1.666667  1.643172  1.690654  1.686554  1.703442  1.744275  1.752337  1.777058  1.748528  1.745946  1.751030  1.694253 
dram[3]:  1.680665  1.674196  1.658287  1.661538  1.671944  1.675136  1.710551  1.726424  1.718198  1.721612  1.751304  1.763964  1.745426  1.743770  1.726841  1.762987 
dram[4]:  1.700170  1.673666  1.642384  1.640979  1.635961  1.637511  1.683224  1.709973  1.739367  1.737938  1.742167  1.769162  1.688253  1.667171  1.713946  1.708909 
dram[5]:  1.690250  1.647452  1.624210  1.682420  1.651226  1.632979  1.660494  1.690476  1.744681  1.723721  1.705106  1.689178  1.771615  1.746646  1.739509  1.739831 
dram[6]:  1.689280  1.678961  1.656335  1.657221  1.680113  1.650089  1.706294  1.689236  1.747283  1.721925  1.781915  1.708151  1.741700  1.759514  1.701458  1.710750 
dram[7]:  1.679078  1.678171  1.700092  1.670802  1.691806  1.703807  1.678704  1.692804  1.777778  1.728014  1.676910  1.723627  1.731554  1.774007  1.715058  1.721529 
dram[8]:  1.659776  1.714037  1.647217  1.667606  1.666369  1.649954  1.682364  1.699643  1.763060  1.704753  1.744777  1.701692  2.049035  1.776194  1.732417  1.731765 
dram[9]:  1.738974  1.751592  1.655832  1.661123  1.669039  1.654054  1.656769  1.675290  1.728191  1.780148  1.755376  1.706096  1.739968  1.716732  1.773270  1.771405 
dram[10]:  1.722370  1.681664  1.628544  1.700401  1.681227  1.672608  1.681534  1.708295  1.728281  1.745638  1.750919  1.691756  1.766370  1.709356  1.761563  1.712133 
average row locality = 344176/201486 = 1.708188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1406      1388      1300      1294      1338      1377      1350      1358      1312      1352      1292      1336      1524      1541      1491      1529 
dram[1]:      1430      1436      1304      1299      1326      1345      1325      1352      1320      1329      1308      1355      1446      1479      1490      1516 
dram[2]:      1408      1396      1298      1323      1351      1366      1342      1379      1332      1316      1331      1359      1448      1544      1468      1518 
dram[3]:      1406      1388      1338      1339      1367      1343      1342      1347      1339      1325      1391      1359      1509      1519      1493      1490 
dram[4]:      1432      1381      1301      1346      1339      1340      1317      1343      1332      1306      1361      1365      1520      1496      1497      1521 
dram[5]:      1407      1406      1332      1326      1334      1344      1356      1357      1362      1298      1336      1349      1484      1512      1508      1548 
dram[6]:      1445      1437      1345      1343      1305      1339      1396      1402      1344      1348      1393      1365      1486      1505      1505      1506 
dram[7]:      1373      1403      1363      1316      1351      1354      1329      1352      1331      1339      1378      1366      1519      1483      1527      1504 
dram[8]:      1394      1412      1346      1333      1358      1327      1328      1375      1337      1324      1352      1328      1508      1473      1491      1507 
dram[9]:      1396      1393      1294      1239      1361      1353      1383      1365      1305      1335      1354      1319      1489      1505      1523      1497 
dram[10]:      1404      1414      1303      1304      1338      1322      1377      1376      1312      1338      1343      1315      1488      1515      1498      1491 
total reads: 244372
bank skew: 1548/1239 = 1.25
chip skew: 22464/22060 = 1.02
number of total write accesses:
dram[0]:       561       546       419       389       492       514       494       513       561       581       521       594       690       722       699       711 
dram[1]:       587       561       447       429       448       494       492       527       534       590       535       599       650       650       665       690 
dram[2]:       545       571       432       446       474       499       467       515       598       512       544       562       631       717       656       693 
dram[3]:       515       539       443       497       534       503       490       502       606       555       623       599       685       720       688       682 
dram[4]:       564       532       435       464       508       476       479       526       590       531       585       620       722       708       666       704 
dram[5]:       552       566       466       454       484       498       527       489       606       555       601       602       688       701       689       719 
dram[6]:       572       566       472       470       486       519       556       544       585       584       617       584       665       668       712       706 
dram[7]:       521       542       485       435       466       481       484       483       557       567       641       611       687       660       694       703 
dram[8]:       533       554       489       443       510       483       494       532       553       541       569       583      1041       646       652       701 
dram[9]:       536       532       438       359       515       483       514       513       577       584       605       556       679       701       706       696 
dram[10]:       544       567       420       393       471       461       508       498       558       563       562       573       697       714       711       668 
total reads: 99804
bank skew: 1041/359 = 2.90
chip skew: 9324/8862 = 1.05
average mf latency per bank:
dram[0]:       7680      8787      8506      8718      7289      8370      8460      8255      8715      7944      8619      9430      7250      7040      6451      6759
dram[1]:       7935      7966      8515      9070      8246      8073      8012      8782      8986      7851      9273      8380      7020      6549      5704      6312
dram[2]:       8965      7997      8715      8848      8661      9845      9490      9009      8333      8711      8849      8802      6785      7586      6797      6043
dram[3]:       9536      7972      9397      7927      8021      8186      9151      8063      8078      9069      8459      9120      7093      6610      6230      7336
dram[4]:       8251      7991      8595      8078      8491      8510      8813      7802      8540      8007      9213      9054      7772      5984      7080      7025
dram[5]:       7719      8258      9356      7812      8889      7510      7889      7960      8295      8470      8310      8151      7020      7006      6362      6009
dram[6]:       8621      7611      8573      8768      7624      8299      8100      8511      8739      8176      8320      8319      6661      6837      6862      6512
dram[7]:       8347      7928      7679      9240      9506      8200      7976      9050      7716      8916      8757      8213      6769      7536      7467      6698
dram[8]:       8299      9007      9308      7851      8998      8675      8117      8590      8651      9186      8492      8619      9262      7289      6625      6040
dram[9]:       9047      8010      8660     10073      8034      8218      7597      9028      7986      8552      8409      8600      7197      7080      7365      6586
dram[10]:       8506      7955      9019      9410      7447      8853      9442      9320      8953      9269      8568      8378      6528      6380      6568      6725
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13124178 n_act=18357 n_pre=18341 n_req=31195 n_rd=88752 n_write=21805 bw_util=0.01666
n_activity=616142 dram_eff=0.3589
bk0: 5624a 13203044i bk1: 5552a 13204981i bk2: 5200a 13211282i bk3: 5176a 13211295i bk4: 5352a 13206477i bk5: 5508a 13204796i bk6: 5400a 13207238i bk7: 5432a 13204068i bk8: 5248a 13208494i bk9: 5408a 13203207i bk10: 5168a 13211249i bk11: 5344a 13205956i bk12: 6096a 13196126i bk13: 6164a 13196313i bk14: 5964a 13196218i bk15: 6116a 13193475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13125477 n_act=18039 n_pre=18023 n_req=30958 n_rd=88240 n_write=21654 bw_util=0.01656
n_activity=610116 dram_eff=0.3602
bk0: 5720a 13203361i bk1: 5744a 13204022i bk2: 5216a 13208856i bk3: 5196a 13212815i bk4: 5304a 13208548i bk5: 5380a 13204817i bk6: 5300a 13205495i bk7: 5408a 13204843i bk8: 5280a 13207810i bk9: 5316a 13204229i bk10: 5232a 13212665i bk11: 5420a 13206253i bk12: 5784a 13200632i bk13: 5916a 13201664i bk14: 5960a 13196954i bk15: 6064a 13196629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.100771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13124794 n_act=18228 n_pre=18212 n_req=31041 n_rd=88716 n_write=21483 bw_util=0.01661
n_activity=618308 dram_eff=0.3565
bk0: 5632a 13204933i bk1: 5584a 13205712i bk2: 5192a 13210109i bk3: 5292a 13209098i bk4: 5404a 13206198i bk5: 5464a 13202812i bk6: 5368a 13207706i bk7: 5516a 13204619i bk8: 5328a 13203810i bk9: 5264a 13208618i bk10: 5324a 13207761i bk11: 5436a 13210476i bk12: 5792a 13203336i bk13: 6176a 13197562i bk14: 5872a 13200405i bk15: 6072a 13195279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.102418
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13123215 n_act=18374 n_pre=18358 n_req=31476 n_rd=89180 n_write=22306 bw_util=0.0168
n_activity=621577 dram_eff=0.3587
bk0: 5624a 13207478i bk1: 5552a 13206244i bk2: 5352a 13209950i bk3: 5356a 13207674i bk4: 5468a 13203210i bk5: 5372a 13205547i bk6: 5368a 13206856i bk7: 5388a 13206948i bk8: 5356a 13204621i bk9: 5300a 13208010i bk10: 5564a 13204933i bk11: 5436a 13206255i bk12: 6036a 13197093i bk13: 6076a 13196814i bk14: 5972a 13198215i bk15: 5960a 13198052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13123599 n_act=18490 n_pre=18474 n_req=31307 n_rd=88788 n_write=22082 bw_util=0.01671
n_activity=616977 dram_eff=0.3594
bk0: 5728a 13204712i bk1: 5524a 13205842i bk2: 5204a 13211958i bk3: 5384a 13207789i bk4: 5356a 13204321i bk5: 5360a 13204624i bk6: 5268a 13206731i bk7: 5372a 13204209i bk8: 5328a 13205184i bk9: 5224a 13208397i bk10: 5444a 13206508i bk11: 5460a 13206377i bk12: 6080a 13197529i bk13: 5984a 13195265i bk14: 5988a 13198422i bk15: 6084a 13194933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13123105 n_act=18529 n_pre=18513 n_req=31456 n_rd=89036 n_write=22250 bw_util=0.01677
n_activity=620825 dram_eff=0.3585
bk0: 5628a 13203501i bk1: 5624a 13205970i bk2: 5328a 13208902i bk3: 5304a 13209589i bk4: 5336a 13205750i bk5: 5376a 13204097i bk6: 5424a 13204522i bk7: 5428a 13204631i bk8: 5448a 13203472i bk9: 5192a 13207400i bk10: 5344a 13206731i bk11: 5396a 13204406i bk12: 5936a 13201280i bk13: 6048a 13196809i bk14: 6032a 13197150i bk15: 6192a 13195812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.099826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13121818 n_act=18627 n_pre=18611 n_req=31770 n_rd=89856 n_write=22521 bw_util=0.01694
n_activity=623674 dram_eff=0.3604
bk0: 5780a 13201494i bk1: 5748a 13202198i bk2: 5380a 13207270i bk3: 5372a 13207776i bk4: 5220a 13205323i bk5: 5356a 13203056i bk6: 5584a 13202755i bk7: 5608a 13202151i bk8: 5376a 13202127i bk9: 5392a 13203223i bk10: 5572a 13203666i bk11: 5460a 13202606i bk12: 5944a 13199319i bk13: 6020a 13198904i bk14: 6020a 13198438i bk15: 6024a 13195858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109221
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13123765 n_act=18312 n_pre=18296 n_req=31305 n_rd=89152 n_write=21908 bw_util=0.01674
n_activity=619545 dram_eff=0.3585
bk0: 5492a 13207094i bk1: 5612a 13204952i bk2: 5452a 13207933i bk3: 5264a 13208036i bk4: 5404a 13205722i bk5: 5416a 13205711i bk6: 5316a 13205704i bk7: 5408a 13205522i bk8: 5324a 13204715i bk9: 5356a 13205517i bk10: 5512a 13202400i bk11: 5464a 13204028i bk12: 6076a 13196217i bk13: 5932a 13198821i bk14: 6108a 13197542i bk15: 6016a 13196722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10571
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13124060 n_act=18249 n_pre=18233 n_req=31517 n_rd=88772 n_write=22119 bw_util=0.01671
n_activity=623614 dram_eff=0.3556
bk0: 5576a 13206146i bk1: 5648a 13207909i bk2: 5384a 13206624i bk3: 5332a 13210314i bk4: 5432a 13204082i bk5: 5308a 13206001i bk6: 5312a 13208029i bk7: 5500a 13203817i bk8: 5348a 13204421i bk9: 5296a 13205036i bk10: 5408a 13208030i bk11: 5312a 13206022i bk12: 6032a 13199621i bk13: 5892a 13202071i bk14: 5964a 13200906i bk15: 6028a 13195305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13125045 n_act=18126 n_pre=18110 n_req=31105 n_rd=88444 n_write=21708 bw_util=0.0166
n_activity=616609 dram_eff=0.3573
bk0: 5584a 13207543i bk1: 5572a 13207220i bk2: 5176a 13212264i bk3: 4956a 13215103i bk4: 5444a 13205527i bk5: 5412a 13205859i bk6: 5532a 13203477i bk7: 5460a 13203701i bk8: 5220a 13204293i bk9: 5340a 13207038i bk10: 5416a 13203707i bk11: 5276a 13207036i bk12: 5956a 13199110i bk13: 6020a 13198558i bk14: 6092a 13196422i bk15: 5988a 13198905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13271433 n_nop=13125043 n_act=18156 n_pre=18140 n_req=31046 n_rd=88552 n_write=21542 bw_util=0.01659
n_activity=614870 dram_eff=0.3581
bk0: 5616a 13204653i bk1: 5656a 13201581i bk2: 5212a 13210575i bk3: 5216a 13212406i bk4: 5352a 13207060i bk5: 5288a 13207612i bk6: 5508a 13204230i bk7: 5504a 13205103i bk8: 5248a 13205341i bk9: 5352a 13206052i bk10: 5372a 13208125i bk11: 5260a 13209817i bk12: 5952a 13198032i bk13: 6060a 13196198i bk14: 5992a 13196867i bk15: 5964a 13197230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11013, Miss_rate = 0.054, Pending_hits = 1108, Reservation_fails = 11
L2_cache_bank[1]: Access = 205937, Miss = 11175, Miss_rate = 0.054, Pending_hits = 1047, Reservation_fails = 13
L2_cache_bank[2]: Access = 205029, Miss = 10949, Miss_rate = 0.053, Pending_hits = 1064, Reservation_fails = 13
L2_cache_bank[3]: Access = 205636, Miss = 11111, Miss_rate = 0.054, Pending_hits = 1064, Reservation_fails = 12
L2_cache_bank[4]: Access = 205010, Miss = 10978, Miss_rate = 0.054, Pending_hits = 1036, Reservation_fails = 10
L2_cache_bank[5]: Access = 206107, Miss = 11201, Miss_rate = 0.054, Pending_hits = 1086, Reservation_fails = 14
L2_cache_bank[6]: Access = 206240, Miss = 11185, Miss_rate = 0.054, Pending_hits = 1111, Reservation_fails = 23
L2_cache_bank[7]: Access = 205089, Miss = 11110, Miss_rate = 0.054, Pending_hits = 1065, Reservation_fails = 14
L2_cache_bank[8]: Access = 205876, Miss = 11099, Miss_rate = 0.054, Pending_hits = 1073, Reservation_fails = 14
L2_cache_bank[9]: Access = 205691, Miss = 11098, Miss_rate = 0.054, Pending_hits = 1045, Reservation_fails = 8
L2_cache_bank[10]: Access = 205863, Miss = 11119, Miss_rate = 0.054, Pending_hits = 1064, Reservation_fails = 10
L2_cache_bank[11]: Access = 205901, Miss = 11140, Miss_rate = 0.054, Pending_hits = 1083, Reservation_fails = 12
L2_cache_bank[12]: Access = 206031, Miss = 11219, Miss_rate = 0.054, Pending_hits = 1097, Reservation_fails = 7
L2_cache_bank[13]: Access = 206398, Miss = 11245, Miss_rate = 0.054, Pending_hits = 1084, Reservation_fails = 9
L2_cache_bank[14]: Access = 205748, Miss = 11171, Miss_rate = 0.054, Pending_hits = 1051, Reservation_fails = 13
L2_cache_bank[15]: Access = 206195, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1022, Reservation_fails = 15
L2_cache_bank[16]: Access = 240327, Miss = 11114, Miss_rate = 0.046, Pending_hits = 1397, Reservation_fails = 11
L2_cache_bank[17]: Access = 205364, Miss = 11079, Miss_rate = 0.054, Pending_hits = 1050, Reservation_fails = 14
L2_cache_bank[18]: Access = 204106, Miss = 11105, Miss_rate = 0.054, Pending_hits = 1090, Reservation_fails = 15
L2_cache_bank[19]: Access = 203935, Miss = 11006, Miss_rate = 0.054, Pending_hits = 1052, Reservation_fails = 18
L2_cache_bank[20]: Access = 203542, Miss = 11063, Miss_rate = 0.054, Pending_hits = 1062, Reservation_fails = 14
L2_cache_bank[21]: Access = 204790, Miss = 11075, Miss_rate = 0.054, Pending_hits = 1034, Reservation_fails = 16
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244372
L2_total_cache_miss_rate = 0.0537
L2_total_cache_pending_hits = 23785
L2_total_cache_reservation_fails = 286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3172683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1112494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.1597
	minimum = 6
	maximum = 754
Network latency average = 40.1684
	minimum = 6
	maximum = 508
Slowest packet = 9051540
Flit latency average = 46.7665
	minimum = 6
	maximum = 507
Slowest flit = 15631684
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0568703
	minimum = 0.0462941 (at node 6)
	maximum = 0.309158 (at node 44)
Accepted packet rate average = 0.0568703
	minimum = 0.0462941 (at node 6)
	maximum = 0.309158 (at node 44)
Injected flit rate average = 0.0853055
	minimum = 0.0696822 (at node 37)
	maximum = 0.327048 (at node 44)
Accepted flit rate average= 0.0853055
	minimum = 0.0586391 (at node 6)
	maximum = 0.600424 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.3179 (18 samples)
	minimum = 6 (18 samples)
	maximum = 486.222 (18 samples)
Network latency average = 22.8659 (18 samples)
	minimum = 6 (18 samples)
	maximum = 362.444 (18 samples)
Flit latency average = 23.4958 (18 samples)
	minimum = 6 (18 samples)
	maximum = 361.722 (18 samples)
Fragmentation average = 0.00926787 (18 samples)
	minimum = 0 (18 samples)
	maximum = 88 (18 samples)
Injected packet rate average = 0.04645 (18 samples)
	minimum = 0.0380028 (18 samples)
	maximum = 0.130221 (18 samples)
Accepted packet rate average = 0.04645 (18 samples)
	minimum = 0.0380028 (18 samples)
	maximum = 0.130221 (18 samples)
Injected flit rate average = 0.074857 (18 samples)
	minimum = 0.0492639 (18 samples)
	maximum = 0.174946 (18 samples)
Accepted flit rate average = 0.074857 (18 samples)
	minimum = 0.0562584 (18 samples)
	maximum = 0.244597 (18 samples)
Injected packet size average = 1.61156 (18 samples)
Accepted packet size average = 1.61156 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 3 sec (8343 sec)
gpgpu_simulation_rate = 13883 (inst/sec)
gpgpu_simulation_rate = 1341 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 19948
gpu_sim_insn = 5569050
gpu_ipc =     279.1784
gpu_tot_sim_cycle = 11436265
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =      10.6153
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3847778
gpu_stall_icnt2sh    = 11468546
partiton_reqs_in_parallel = 438714
partiton_reqs_in_parallel_total    = 153392590
partiton_level_parallism =      21.9929
partiton_level_parallism_total  =      13.4512
partiton_reqs_in_parallel_util = 438714
partiton_reqs_in_parallel_util_total    = 153392590
gpu_sim_cycle_parition_util = 19948
gpu_tot_sim_cycle_parition_util    = 7142069
partiton_level_parallism_util =      21.9929
partiton_level_parallism_util_total  =      21.4788
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =     455.8546 GB/Sec
L2_BW_total  =      38.5338 GB/Sec
gpu_total_sim_rate=14442

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023957
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7209, 6754, 6292, 6172, 6669, 6092, 6723, 6281, 6367, 6310, 6653, 6344, 6767, 6806, 6522, 6856, 6127, 7071, 6223, 6167, 6877, 5713, 6441, 6112, 6845, 6103, 6723, 6887, 6270, 7082, 5914, 6977, 5798, 6158, 6080, 6398, 5963, 5857, 5848, 6079, 6146, 6127, 5700, 5490, 6044, 6308, 6469, 5460, 6343, 5282, 5306, 5670, 5091, 4816, 5355, 5213, 5314, 5272, 4892, 5117, 5699, 5177, 5981, 5684, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 16143249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16077882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60481
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23790788	W0_Idle:142648987	W0_Scoreboard:222054756	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 598 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 11433905 
mrq_lat_table:245966 	5569 	6348 	38849 	29053 	9306 	6688 	8232 	8425 	3355 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3214450 	1318152 	31868 	16141 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	464307 	92053 	1625824 	1128921 	518591 	637653 	97588 	9142 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	700893 	926217 	1730764 	118848 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1087835 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7335 	852 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        38        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        35        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        41        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.703522  1.708999  1.680891  1.690771  1.739443  1.657568  1.700877  1.671175  1.715278  1.712468  1.768304  1.732143  1.732289  1.725547  1.752688  1.734317 
dram[1]:  1.735895  1.671725  1.697248  1.741346  1.744681  1.658974  1.707404  1.708872  1.805351  1.734483  1.737968  1.724138  1.722571  1.779647  1.740511  1.769702 
dram[2]:  1.666667  1.727273  1.632945  1.690000  1.684119  1.655612  1.708962  1.704021  1.711864  1.734361  1.751115  1.783260  1.769663  1.757058  1.759375  1.710468 
dram[3]:  1.700754  1.687605  1.674978  1.681700  1.681013  1.684256  1.711131  1.724535  1.724686  1.729753  1.755408  1.765112  1.755352  1.752640  1.749618  1.778906 
dram[4]:  1.727646  1.690617  1.665154  1.667539  1.651695  1.659445  1.699468  1.716418  1.735622  1.741240  1.738176  1.764606  1.703838  1.682909  1.726788  1.713969 
dram[5]:  1.710133  1.662894  1.635652  1.694419  1.658621  1.650379  1.667225  1.700175  1.750212  1.734529  1.724516  1.697423  1.777347  1.768469  1.744890  1.757037 
dram[6]:  1.712903  1.704180  1.671280  1.682177  1.699463  1.664681  1.720872  1.704959  1.745315  1.731646  1.784937  1.722781  1.758379  1.770607  1.712601  1.720774 
dram[7]:  1.697357  1.702252  1.704000  1.704753  1.705724  1.728000  1.683186  1.711403  1.776000  1.720375  1.690953  1.723510  1.743161  1.780273  1.727612  1.733883 
dram[8]:  1.676885  1.734007  1.662021  1.688969  1.685886  1.673416  1.698944  1.705334  1.774911  1.716287  1.748906  1.706032  2.060937  1.787781  1.738690  1.746616 
dram[9]:  1.769497  1.758983  1.679193  1.691692  1.679117  1.673575  1.676127  1.685957  1.745837  1.786914  1.753820  1.705373  1.749228  1.734328  1.787462  1.785214 
dram[10]:  1.729592  1.712887  1.654827  1.717181  1.701613  1.692238  1.693739  1.717926  1.751103  1.751754  1.756780  1.694944  1.781298  1.721481  1.775401  1.725115 
average row locality = 361881/210228 = 1.721374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1506      1478      1380      1381      1426      1474      1433      1448      1391      1418      1370      1418      1617      1628      1575      1620 
dram[1]:      1528      1520      1396      1375      1417      1427      1409      1439      1397      1404      1393      1435      1533      1559      1570      1611 
dram[2]:      1507      1493      1386      1401      1435      1433      1438      1463      1405      1381      1397      1444      1556      1634      1573      1596 
dram[3]:      1503      1470      1430      1430      1444      1429      1428      1427      1432      1400      1471      1426      1597      1593      1589      1581 
dram[4]:      1532      1460      1387      1435      1423      1424      1418      1412      1409      1388      1444      1440      1613      1588      1585      1605 
dram[5]:      1497      1479      1406      1392      1424      1439      1443      1438      1443      1365      1427      1425      1582      1607      1598      1641 
dram[6]:      1538      1546      1446      1434      1396      1422      1481      1500      1435      1439      1483      1451      1571      1593      1593      1592 
dram[7]:      1457      1491      1424      1417      1427      1445      1400      1447      1419      1424      1459      1445      1598      1553      1608      1595 
dram[8]:      1481      1501      1415      1416      1438      1405      1422      1459      1423      1400      1416      1406      1586      1563      1562      1607 
dram[9]:      1494      1470      1382      1322      1446      1439      1475      1451      1393      1418      1437      1397      1572      1604      1617      1584 
dram[10]:      1480      1520      1392      1380      1417      1402      1475      1444      1406      1413      1427      1382      1588      1597      1595      1573 
total reads: 259358
bank skew: 1641/1322 = 1.24
chip skew: 23920/23413 = 1.02
number of total write accesses:
dram[0]:       574       554       432       396       510       530       506       529       585       601       538       619       706       736       707       730 
dram[1]:       595       573       454       436       469       514       505       545       560       608       557       615       665       662       677       702 
dram[2]:       553       578       438       458       495       514       488       529       615       532       566       580       649       731       679       708 
dram[3]:       526       545       451       509       548       518       509       520       629       565       639       618       699       731       703       696 
dram[4]:       574       540       448       476       526       491       499       543       613       550       614       644       740       726       684       714 
dram[5]:       562       578       475       460       500       520       546       507       624       569       620       617       709       715       707       731 
dram[6]:       586       574       486       482       504       534       572       563       614       613       650       606       685       684       731       719 
dram[7]:       534       550       493       448       480       499       502       504       579       594       653       637       696       667       707       718 
dram[8]:       543       559       493       452       521       496       508       555       572       560       583       602      1052       661       667       716 
dram[9]:       548       537       450       368       532       499       533       530       599       603       629       571       695       720       721       710 
dram[10]:       554       580       425       399       482       473       527       511       578       584       581       596       717       727       729       680 
total reads: 102523
bank skew: 1052/368 = 2.86
chip skew: 9603/9113 = 1.05
average mf latency per bank:
dram[0]:       7321      8418      8125      8318      6945      7947      8089      7860      8314      7653      8239      8982      6943      6770      6221      6476
dram[1]:       7593      7652      8124      8712      7810      7694      7656      8364      8561      7535      8816      8032      6725      6308      5498      6053
dram[2]:       8556      7651      8325      8472      8240      9476      8969      8611      8006      8369      8495      8406      6435      7285      6448      5829
dram[3]:       9084      7674      8956      7562      7700      7809      8704      7701      7673      8724      8120      8779      6807      6394      5959      7028
dram[4]:       7875      7696      8193      7711      8094      8121      8310      7500      8162      7639      8758      8671      7437      5730      6779      6770
dram[5]:       7400      7964      8995      7557      8448      7112      7516      7606      7944      8160      7912      7834      6688      6707      6097      5775
dram[6]:       8239      7247      8123      8352      7240      7935      7749      8079      8278      7750      7891      7933      6380      6557      6576      6264
dram[7]:       7993      7610      7450      8735      9102      7790      7645      8562      7345      8471      8418      7846      6536      7301      7191      6422
dram[8]:       7955      8649      9004      7520      8630      8308      7714      8180      8247      8789      8205      8249      8976      6978      6397      5775
dram[9]:       8616      7733      8247      9587      7668      7835      7231      8608      7602      8172      8023      8245      6911      6756      7052      6329
dram[10]:       8197      7566      8613      9030      7142      8468      8942      8978      8494      8872      8177      8041      6223      6145      6276      6475
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13153169 n_act=19139 n_pre=19123 n_req=32816 n_rd=94252 n_write=22789 bw_util=0.01759
n_activity=636919 dram_eff=0.3675
bk0: 6024a 13233136i bk1: 5912a 13236960i bk2: 5520a 13242843i bk3: 5524a 13243608i bk4: 5704a 13238364i bk5: 5896a 13236331i bk6: 5732a 13239817i bk7: 5792a 13235456i bk8: 5564a 13239484i bk9: 5672a 13235589i bk10: 5480a 13243670i bk11: 5672a 13237506i bk12: 6468a 13227400i bk13: 6512a 13226958i bk14: 6300a 13228379i bk15: 6480a 13224823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13154596 n_act=18815 n_pre=18799 n_req=32550 n_rd=93652 n_write=22610 bw_util=0.01747
n_activity=630197 dram_eff=0.369
bk0: 6112a 13235841i bk1: 6080a 13236171i bk2: 5584a 13240711i bk3: 5500a 13246213i bk4: 5668a 13239334i bk5: 5708a 13235677i bk6: 5636a 13236966i bk7: 5756a 13236784i bk8: 5588a 13238680i bk9: 5616a 13235785i bk10: 5572a 13243974i bk11: 5740a 13238398i bk12: 6132a 13233618i bk13: 6236a 13234486i bk14: 6280a 13229999i bk15: 6444a 13228725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13153780 n_act=19028 n_pre=19012 n_req=32655 n_rd=94168 n_write=22484 bw_util=0.01753
n_activity=638948 dram_eff=0.3651
bk0: 6028a 13237862i bk1: 5972a 13238178i bk2: 5544a 13243109i bk3: 5604a 13241556i bk4: 5740a 13237862i bk5: 5732a 13234829i bk6: 5752a 13239087i bk7: 5852a 13236844i bk8: 5620a 13236638i bk9: 5524a 13240672i bk10: 5588a 13239170i bk11: 5776a 13242392i bk12: 6224a 13235166i bk13: 6536a 13229630i bk14: 6292a 13231275i bk15: 6384a 13227441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13152322 n_act=19180 n_pre=19164 n_req=33056 n_rd=94600 n_write=23206 bw_util=0.0177
n_activity=641563 dram_eff=0.3672
bk0: 6012a 13239511i bk1: 5880a 13239525i bk2: 5720a 13242303i bk3: 5720a 13239718i bk4: 5776a 13235834i bk5: 5716a 13238234i bk6: 5712a 13238959i bk7: 5708a 13238730i bk8: 5728a 13235907i bk9: 5600a 13240496i bk10: 5884a 13237580i bk11: 5704a 13239061i bk12: 6388a 13230043i bk13: 6372a 13230047i bk14: 6356a 13230709i bk15: 6324a 13230837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10908
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13152432 n_act=19317 n_pre=19301 n_req=32945 n_rd=94252 n_write=23170 bw_util=0.01765
n_activity=637363 dram_eff=0.3685
bk0: 6128a 13236673i bk1: 5840a 13238394i bk2: 5548a 13243770i bk3: 5740a 13238975i bk4: 5692a 13236133i bk5: 5696a 13235972i bk6: 5672a 13238290i bk7: 5648a 13235316i bk8: 5636a 13236167i bk9: 5552a 13239883i bk10: 5776a 13237548i bk11: 5760a 13236878i bk12: 6452a 13228565i bk13: 6352a 13226608i bk14: 6340a 13230354i bk15: 6420a 13227327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110776
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13152188 n_act=19327 n_pre=19311 n_req=33046 n_rd=94424 n_write=23222 bw_util=0.01768
n_activity=641078 dram_eff=0.367
bk0: 5988a 13236075i bk1: 5916a 13238075i bk2: 5624a 13241834i bk3: 5568a 13242913i bk4: 5696a 13237722i bk5: 5756a 13234470i bk6: 5772a 13236166i bk7: 5752a 13236079i bk8: 5772a 13235492i bk9: 5460a 13239738i bk10: 5708a 13238671i bk11: 5700a 13235736i bk12: 6328a 13232610i bk13: 6428a 13228832i bk14: 6392a 13228384i bk15: 6564a 13228114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13150115 n_act=19492 n_pre=19476 n_req=33523 n_rd=95680 n_write=23709 bw_util=0.01794
n_activity=645503 dram_eff=0.3699
bk0: 6152a 13232322i bk1: 6184a 13233954i bk2: 5784a 13237731i bk3: 5736a 13239633i bk4: 5584a 13236505i bk5: 5688a 13234128i bk6: 5924a 13234648i bk7: 6000a 13232071i bk8: 5740a 13232837i bk9: 5756a 13232925i bk10: 5932a 13234340i bk11: 5804a 13233047i bk12: 6284a 13230873i bk13: 6372a 13230523i bk14: 6372a 13228962i bk15: 6368a 13228025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13152976 n_act=19096 n_pre=19080 n_req=32870 n_rd=94436 n_write=22884 bw_util=0.01763
n_activity=639524 dram_eff=0.3669
bk0: 5828a 13239823i bk1: 5964a 13238137i bk2: 5696a 13241554i bk3: 5668a 13240136i bk4: 5708a 13238338i bk5: 5780a 13237823i bk6: 5600a 13238024i bk7: 5788a 13236620i bk8: 5676a 13236099i bk9: 5696a 13237053i bk10: 5836a 13235096i bk11: 5780a 13235345i bk12: 6392a 13230061i bk13: 6212a 13233111i bk14: 6432a 13230031i bk15: 6380a 13228796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13153533 n_act=18986 n_pre=18970 n_req=33040 n_rd=94000 n_write=22983 bw_util=0.01758
n_activity=643483 dram_eff=0.3636
bk0: 5924a 13238643i bk1: 6004a 13240749i bk2: 5660a 13240831i bk3: 5664a 13243262i bk4: 5752a 13236827i bk5: 5620a 13239058i bk6: 5688a 13240240i bk7: 5836a 13235323i bk8: 5692a 13236471i bk9: 5600a 13237186i bk10: 5664a 13239968i bk11: 5624a 13238347i bk12: 6344a 13231557i bk13: 6252a 13233642i bk14: 6248a 13233319i bk15: 6428a 13227259i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13153921 n_act=18927 n_pre=18911 n_req=32746 n_rd=94004 n_write=22709 bw_util=0.01754
n_activity=637356 dram_eff=0.3662
bk0: 5976a 13239374i bk1: 5880a 13239161i bk2: 5528a 13244030i bk3: 5288a 13247681i bk4: 5784a 13237047i bk5: 5756a 13236376i bk6: 5900a 13233932i bk7: 5804a 13234720i bk8: 5572a 13235506i bk9: 5672a 13237645i bk10: 5748a 13233964i bk11: 5588a 13238482i bk12: 6288a 13230984i bk13: 6416a 13229377i bk14: 6468a 13228195i bk15: 6336a 13229473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120125
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13308472 n_nop=13154204 n_act=18922 n_pre=18906 n_req=32634 n_rd=93964 n_write=22476 bw_util=0.0175
n_activity=635096 dram_eff=0.3667
bk0: 5920a 13237354i bk1: 6080a 13232169i bk2: 5568a 13243029i bk3: 5520a 13245127i bk4: 5668a 13238415i bk5: 5608a 13239273i bk6: 5900a 13234994i bk7: 5776a 13237794i bk8: 5624a 13236668i bk9: 5652a 13238046i bk10: 5708a 13239190i bk11: 5528a 13240492i bk12: 6352a 13228554i bk13: 6388a 13227807i bk14: 6380a 13229019i bk15: 6292a 13229460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11698, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 11
L2_cache_bank[1]: Access = 210322, Miss = 11865, Miss_rate = 0.056, Pending_hits = 1064, Reservation_fails = 13
L2_cache_bank[2]: Access = 209466, Miss = 11643, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 13
L2_cache_bank[3]: Access = 209934, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1073, Reservation_fails = 12
L2_cache_bank[4]: Access = 209540, Miss = 11697, Miss_rate = 0.056, Pending_hits = 1045, Reservation_fails = 10
L2_cache_bank[5]: Access = 210392, Miss = 11845, Miss_rate = 0.056, Pending_hits = 1097, Reservation_fails = 14
L2_cache_bank[6]: Access = 210689, Miss = 11894, Miss_rate = 0.056, Pending_hits = 1118, Reservation_fails = 23
L2_cache_bank[7]: Access = 209302, Miss = 11756, Miss_rate = 0.056, Pending_hits = 1073, Reservation_fails = 14
L2_cache_bank[8]: Access = 210327, Miss = 11811, Miss_rate = 0.056, Pending_hits = 1083, Reservation_fails = 14
L2_cache_bank[9]: Access = 209957, Miss = 11752, Miss_rate = 0.056, Pending_hits = 1054, Reservation_fails = 8
L2_cache_bank[10]: Access = 210261, Miss = 11820, Miss_rate = 0.056, Pending_hits = 1072, Reservation_fails = 10
L2_cache_bank[11]: Access = 210055, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1084, Reservation_fails = 12
L2_cache_bank[12]: Access = 210465, Miss = 11943, Miss_rate = 0.057, Pending_hits = 1114, Reservation_fails = 7
L2_cache_bank[13]: Access = 210869, Miss = 11977, Miss_rate = 0.057, Pending_hits = 1091, Reservation_fails = 9
L2_cache_bank[14]: Access = 209940, Miss = 11792, Miss_rate = 0.056, Pending_hits = 1055, Reservation_fails = 13
L2_cache_bank[15]: Access = 210618, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1038, Reservation_fails = 15
L2_cache_bank[16]: Access = 244634, Miss = 11743, Miss_rate = 0.048, Pending_hits = 1398, Reservation_fails = 11
L2_cache_bank[17]: Access = 209736, Miss = 11757, Miss_rate = 0.056, Pending_hits = 1059, Reservation_fails = 14
L2_cache_bank[18]: Access = 208560, Miss = 11816, Miss_rate = 0.057, Pending_hits = 1112, Reservation_fails = 15
L2_cache_bank[19]: Access = 208272, Miss = 11685, Miss_rate = 0.056, Pending_hits = 1055, Reservation_fails = 18
L2_cache_bank[20]: Access = 208064, Miss = 11780, Miss_rate = 0.057, Pending_hits = 1070, Reservation_fails = 14
L2_cache_bank[21]: Access = 209003, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1037, Reservation_fails = 16
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259358
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 23984
L2_total_cache_reservation_fails = 286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.96847
	minimum = 6
	maximum = 75
Network latency average = 9.23106
	minimum = 6
	maximum = 65
Slowest packet = 9122916
Flit latency average = 9.23048
	minimum = 6
	maximum = 64
Slowest flit = 15931415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0961929
	minimum = 0.0773049 (at node 25)
	maximum = 0.113551 (at node 32)
Accepted packet rate average = 0.0961929
	minimum = 0.0773049 (at node 25)
	maximum = 0.113551 (at node 32)
Injected flit rate average = 0.149305
	minimum = 0.081491 (at node 25)
	maximum = 0.232591 (at node 32)
Accepted flit rate average= 0.149305
	minimum = 0.110092 (at node 39)
	maximum = 0.197674 (at node 21)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.8258 (19 samples)
	minimum = 6 (19 samples)
	maximum = 464.579 (19 samples)
Network latency average = 22.1483 (19 samples)
	minimum = 6 (19 samples)
	maximum = 346.789 (19 samples)
Flit latency average = 22.745 (19 samples)
	minimum = 6 (19 samples)
	maximum = 346.053 (19 samples)
Fragmentation average = 0.00878009 (19 samples)
	minimum = 0 (19 samples)
	maximum = 83.3684 (19 samples)
Injected packet rate average = 0.049068 (19 samples)
	minimum = 0.0400713 (19 samples)
	maximum = 0.129344 (19 samples)
Accepted packet rate average = 0.049068 (19 samples)
	minimum = 0.0400713 (19 samples)
	maximum = 0.129344 (19 samples)
Injected flit rate average = 0.0787753 (19 samples)
	minimum = 0.0509601 (19 samples)
	maximum = 0.17798 (19 samples)
Accepted flit rate average = 0.0787753 (19 samples)
	minimum = 0.0590917 (19 samples)
	maximum = 0.242127 (19 samples)
Injected packet size average = 1.60543 (19 samples)
Accepted packet size average = 1.60543 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 6 sec (8406 sec)
gpgpu_simulation_rate = 14442 (inst/sec)
gpgpu_simulation_rate = 1360 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3236
gpu_sim_insn = 4446854
gpu_ipc =    1374.1824
gpu_tot_sim_cycle = 11661651
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.7915
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3847778
gpu_stall_icnt2sh    = 11468790
partiton_reqs_in_parallel = 71192
partiton_reqs_in_parallel_total    = 153831304
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.1973
partiton_reqs_in_parallel_util = 71192
partiton_reqs_in_parallel_util_total    = 153831304
gpu_sim_cycle_parition_util = 3236
gpu_tot_sim_cycle_parition_util    = 7162017
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4790
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.9183 GB/Sec
L2_BW_total  =      37.8557 GB/Sec
gpu_total_sim_rate=14942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5105727
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7314, 6859, 6397, 6277, 6774, 6197, 6828, 6386, 6472, 6415, 6758, 6449, 6872, 6911, 6627, 6961, 6232, 7176, 6328, 6272, 6982, 5818, 6546, 6217, 6950, 6208, 6828, 6992, 6375, 7187, 6019, 7082, 5882, 6242, 6164, 6482, 6047, 5941, 5932, 6163, 6230, 6211, 5784, 5574, 6128, 6392, 6553, 5544, 6427, 5366, 5390, 5754, 5175, 4900, 5439, 5297, 5398, 5356, 4976, 5201, 5783, 5261, 6065, 5768, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 16143249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16077882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60481
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23807036	W0_Idle:142650323	W0_Scoreboard:222087880	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 597 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 11661648 
mrq_lat_table:246615 	5613 	6373 	38881 	29089 	9313 	6688 	8232 	8425 	3355 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3222246 	1318547 	31868 	16141 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	472426 	92125 	1625824 	1128921 	518591 	637653 	97588 	9142 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	707547 	927524 	1730974 	118848 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1087855 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7342 	852 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        38        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        35        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        41        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.703522  1.708999  1.680891  1.690771  1.743268  1.660331  1.702016  1.673986  1.716883  1.711506  1.769658  1.732430  1.734375  1.730853  1.754413  1.738938 
dram[1]:  1.735895  1.671725  1.697248  1.741346  1.749306  1.660684  1.709447  1.713178  1.806808  1.735573  1.737821  1.721943  1.728269  1.780625  1.743034  1.773700 
dram[2]:  1.666667  1.727273  1.632945  1.690000  1.691369  1.656754  1.713652  1.706838  1.711149  1.735560  1.753119  1.784331  1.779647  1.759465  1.763466  1.715134 
dram[3]:  1.700754  1.687605  1.674978  1.681700  1.682700  1.686851  1.714916  1.725664  1.727273  1.730228  1.758105  1.763997  1.757830  1.755087  1.754386  1.781421 
dram[4]:  1.727646  1.690617  1.665154  1.667539  1.654530  1.662912  1.703277  1.717544  1.738646  1.742167  1.739057  1.768190  1.707158  1.686773  1.730798  1.715657 
dram[5]:  1.710133  1.662894  1.635652  1.694419  1.664655  1.657119  1.671417  1.703057  1.751689  1.733871  1.725441  1.696844  1.786047  1.773556  1.749622  1.760178 
dram[6]:  1.712903  1.704180  1.671280  1.682177  1.703307  1.668085  1.725901  1.707680  1.751489  1.733613  1.790970  1.724311  1.766173  1.774670  1.716495  1.723214 
dram[7]:  1.697357  1.702252  1.704000  1.704753  1.708408  1.730906  1.686726  1.716915  1.776794  1.724872  1.690400  1.727047  1.745634  1.784455  1.730798  1.741573 
dram[8]:  1.676885  1.734007  1.662021  1.688969  1.689329  1.674582  1.700967  1.710660  1.777285  1.716157  1.748252  1.705932  2.063913  1.790997  1.743370  1.752817 
dram[9]:  1.769497  1.758983  1.679193  1.691692  1.681086  1.677029  1.678899  1.686224  1.748906  1.788360  1.757421  1.705628  1.752506  1.740492  1.789916  1.785381 
dram[10]:  1.729592  1.712887  1.654827  1.717181  1.706989  1.691892  1.698816  1.719052  1.752641  1.754156  1.756098  1.694872  1.781538  1.721688  1.778626  1.726090 
average row locality = 362674/210428 = 1.723506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1506      1478      1380      1381      1432      1479      1436      1453      1397      1421      1374      1425      1623      1634      1578      1625 
dram[1]:      1528      1520      1396      1375      1422      1429      1413      1444      1403      1407      1402      1439      1539      1561      1574      1616 
dram[2]:      1507      1493      1386      1401      1445      1436      1445      1468      1409      1388      1401      1447      1566      1638      1580      1601 
dram[3]:      1503      1470      1430      1430      1446      1432      1434      1430      1440      1403      1476      1429      1601      1596      1595      1584 
dram[4]:      1532      1460      1387      1435      1428      1428      1424      1415      1415      1394      1450      1445      1620      1593      1591      1608 
dram[5]:      1497      1479      1406      1392      1431      1447      1448      1443      1449      1366      1433      1426      1590      1615      1603      1646 
dram[6]:      1538      1546      1446      1434      1402      1426      1487      1505      1443      1448      1492      1456      1579      1598      1599      1597 
dram[7]:      1457      1491      1424      1417      1430      1450      1404      1455      1425      1430      1460      1451      1601      1558      1612      1603 
dram[8]:      1481      1501      1415      1416      1442      1408      1426      1467      1430      1404      1417      1410      1591      1567      1566      1615 
dram[9]:      1494      1470      1382      1322      1450      1443      1480      1453      1399      1423      1443      1399      1577      1611      1622      1586 
dram[10]:      1480      1520      1392      1380      1423      1404      1481      1447      1412      1420      1433      1386      1594      1599      1600      1576 
total reads: 260017
bank skew: 1646/1322 = 1.25
chip skew: 23996/23468 = 1.02
number of total write accesses:
dram[0]:       574       554       432       396       510       530       506       529       586       602       539       621       708       739       708       733 
dram[1]:       595       573       454       436       469       514       505       545       561       608       560       617       668       663       678       704 
dram[2]:       553       578       438       458       495       514       488       529       617       535       566       580       655       732       679       711 
dram[3]:       526       545       451       509       548       518       509       520       631       566       639       619       700       733       705       698 
dram[4]:       574       540       448       476       526       491       499       543       614       552       616       645       741       728       685       715 
dram[5]:       562       578       475       460       500       520       546       507       625       569       622       617       714       719       710       732 
dram[6]:       586       574       486       482       504       534       572       563       615       615       650       608       687       686       732       719 
dram[7]:       534       550       493       448       480       499       502       504       581       595       653       637       698       669       709       722 
dram[8]:       543       559       493       452       521       496       508       555       573       561       583       603      1057       661       669       718 
dram[9]:       548       537       450       368       532       499       533       530       600       605       629       571       696       723       721       710 
dram[10]:       554       580       425       399       482       474       527       511       579       585       583       597       722       727       730       680 
total reads: 102657
bank skew: 1057/368 = 2.87
chip skew: 9613/9128 = 1.05
average mf latency per bank:
dram[0]:       7321      8418      8125      8318      6928      7931      8081      7845      8290      7642      8222      8948      6924      6749      6214      6458
dram[1]:       7593      7652      8124      8712      7793      7690      7645      8348      8536      7529      8768      8014      6702      6303      5491      6039
dram[2]:       8556      7651      8325      8472      8202      9466      8942      8594      7987      8331      8482      8398      6394      7273      6433      5813
dram[3]:       9084      7674      8956      7562      7696      7801      8683      7694      7642      8711      8105      8766      6797      6384      5943      7017
dram[4]:       7875      7696      8193      7711      8078      8108      8289      7493      8140      7613      8730      8651      7416      5717      6763      6762
dram[5]:       7400      7964      8995      7557      8421      7088      7503      7591      7922      8161      7886      7834      6656      6678      6080      5764
dram[6]:       8239      7247      8123      8352      7222      7923      7732      8065      8248      7714      7863      7911      6357      6542      6561      6254
dram[7]:       7993      7610      7450      8735      9092      7775      7634      8533      7321      8448      8418      7828      6526      7283      7176      6394
dram[8]:       7955      8649      9004      7520      8616      8299      7703      8153      8220      8771      8206      8233      8946      6970      6384      5755
dram[9]:       8616      7733      8247      9587      7656      7823      7218      8604      7580      8149      8005      8242      6897      6732      7042      6327
dram[10]:       8197      7566      8613      9030      7124      8459      8920      8969      8470      8842      8150      8026      6198      6144      6264      6470
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13158838 n_act=19162 n_pre=19146 n_req=32889 n_rd=94488 n_write=22845 bw_util=0.01762
n_activity=638325 dram_eff=0.3676
bk0: 6024a 13239140i bk1: 5912a 13242964i bk2: 5520a 13248848i bk3: 5524a 13249614i bk4: 5728a 13244300i bk5: 5916a 13242236i bk6: 5744a 13245776i bk7: 5812a 13241402i bk8: 5588a 13245377i bk9: 5684a 13241497i bk10: 5496a 13249593i bk11: 5700a 13243326i bk12: 6492a 13233194i bk13: 6536a 13232809i bk14: 6312a 13234316i bk15: 6500a 13230699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13160289 n_act=18836 n_pre=18820 n_req=32618 n_rd=93872 n_write=22662 bw_util=0.0175
n_activity=631629 dram_eff=0.369
bk0: 6112a 13241845i bk1: 6080a 13242177i bk2: 5584a 13246717i bk3: 5500a 13252219i bk4: 5688a 13245283i bk5: 5716a 13241651i bk6: 5652a 13242921i bk7: 5776a 13242755i bk8: 5612a 13244570i bk9: 5628a 13241734i bk10: 5608a 13249720i bk11: 5756a 13244210i bk12: 6156a 13239520i bk13: 6244a 13240442i bk14: 6296a 13235940i bk15: 6464a 13234634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13159411 n_act=19048 n_pre=19032 n_req=32739 n_rd=94444 n_write=22544 bw_util=0.01757
n_activity=640512 dram_eff=0.3653
bk0: 6028a 13243867i bk1: 5972a 13244183i bk2: 5544a 13249115i bk3: 5604a 13247562i bk4: 5780a 13243760i bk5: 5744a 13240742i bk6: 5780a 13245013i bk7: 5872a 13242785i bk8: 5636a 13242508i bk9: 5552a 13246468i bk10: 5604a 13245118i bk11: 5788a 13248353i bk12: 6264a 13240894i bk13: 6552a 13235484i bk14: 6320a 13237207i bk15: 6404a 13233283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13158057 n_act=19196 n_pre=19180 n_req=33116 n_rd=94796 n_write=23250 bw_util=0.01773
n_activity=642752 dram_eff=0.3673
bk0: 6012a 13245515i bk1: 5880a 13245531i bk2: 5720a 13248309i bk3: 5720a 13245725i bk4: 5784a 13241828i bk5: 5728a 13244201i bk6: 5736a 13244887i bk7: 5720a 13244685i bk8: 5760a 13241739i bk9: 5612a 13246423i bk10: 5904a 13243519i bk11: 5716a 13244961i bk12: 6404a 13235987i bk13: 6384a 13235987i bk14: 6380a 13236581i bk15: 6336a 13236706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109037
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13158109 n_act=19336 n_pre=19320 n_req=33018 n_rd=94500 n_write=23214 bw_util=0.01768
n_activity=638848 dram_eff=0.3685
bk0: 6128a 13242677i bk1: 5840a 13244399i bk2: 5548a 13249775i bk3: 5740a 13244981i bk4: 5712a 13242078i bk5: 5712a 13241925i bk6: 5696a 13244230i bk7: 5660a 13241254i bk8: 5660a 13242080i bk9: 5576a 13245736i bk10: 5800a 13243393i bk11: 5780a 13242819i bk12: 6480a 13234469i bk13: 6372a 13232479i bk14: 6364a 13236270i bk15: 6432a 13233281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110742
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13157839 n_act=19343 n_pre=19327 n_req=33127 n_rd=94684 n_write=23286 bw_util=0.01772
n_activity=642492 dram_eff=0.3672
bk0: 5988a 13242077i bk1: 5916a 13244079i bk2: 5624a 13247840i bk3: 5568a 13248920i bk4: 5724a 13243648i bk5: 5788a 13240342i bk6: 5792a 13242121i bk7: 5772a 13242002i bk8: 5796a 13241367i bk9: 5464a 13245713i bk10: 5732a 13244531i bk11: 5704a 13241700i bk12: 6360a 13238422i bk13: 6460a 13234572i bk14: 6412a 13234277i bk15: 6584a 13234043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108392
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13155748 n_act=19507 n_pre=19491 n_req=33609 n_rd=95984 n_write=23749 bw_util=0.01799
n_activity=646974 dram_eff=0.3701
bk0: 6152a 13238325i bk1: 6184a 13239960i bk2: 5784a 13243737i bk3: 5736a 13245639i bk4: 5608a 13242444i bk5: 5704a 13240080i bk6: 5948a 13240612i bk7: 6020a 13238012i bk8: 5772a 13238739i bk9: 5792a 13238710i bk10: 5968a 13240250i bk11: 5824a 13238915i bk12: 6316a 13236748i bk13: 6392a 13236409i bk14: 6396a 13234897i bk15: 6388a 13233968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120674
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13158669 n_act=19109 n_pre=19093 n_req=32942 n_rd=94672 n_write=22936 bw_util=0.01767
n_activity=640754 dram_eff=0.3671
bk0: 5828a 13245827i bk1: 5964a 13244142i bk2: 5696a 13247562i bk3: 5668a 13246144i bk4: 5720a 13244327i bk5: 5800a 13243762i bk6: 5616a 13243979i bk7: 5820a 13242482i bk8: 5700a 13241961i bk9: 5720a 13242977i bk10: 5840a 13241067i bk11: 5804a 13241270i bk12: 6404a 13235985i bk13: 6232a 13239019i bk14: 6448a 13235923i bk15: 6412a 13234664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109961
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13159240 n_act=19003 n_pre=18987 n_req=33108 n_rd=94224 n_write=23025 bw_util=0.01761
n_activity=644851 dram_eff=0.3636
bk0: 5924a 13244648i bk1: 6004a 13246756i bk2: 5660a 13246839i bk3: 5664a 13249270i bk4: 5768a 13242807i bk5: 5632a 13245014i bk6: 5704a 13246193i bk7: 5868a 13241226i bk8: 5720a 13242337i bk9: 5616a 13243075i bk10: 5668a 13245940i bk11: 5640a 13244248i bk12: 6364a 13237364i bk13: 6268a 13239612i bk14: 6264a 13239250i bk15: 6460a 13233132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111363
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13159660 n_act=18941 n_pre=18925 n_req=32806 n_rd=94216 n_write=22737 bw_util=0.01757
n_activity=638428 dram_eff=0.3664
bk0: 5976a 13245380i bk1: 5880a 13245168i bk2: 5528a 13250037i bk3: 5288a 13253688i bk4: 5800a 13243000i bk5: 5772a 13242303i bk6: 5920a 13239882i bk7: 5812a 13240691i bk8: 5596a 13241419i bk9: 5692a 13243498i bk10: 5772a 13239898i bk11: 5596a 13244445i bk12: 6308a 13236873i bk13: 6444a 13235254i bk14: 6488a 13234140i bk15: 6344a 13235440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120093
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13314479 n_nop=13159887 n_act=18948 n_pre=18932 n_req=32702 n_rd=94188 n_write=22524 bw_util=0.01753
n_activity=636506 dram_eff=0.3667
bk0: 5920a 13243360i bk1: 6080a 13238178i bk2: 5568a 13249039i bk3: 5520a 13251138i bk4: 5692a 13244385i bk5: 5616a 13245175i bk6: 5924a 13240955i bk7: 5788a 13243739i bk8: 5648a 13242551i bk9: 5680a 13243915i bk10: 5732a 13245011i bk11: 5544a 13246380i bk12: 6376a 13234246i bk13: 6396a 13233768i bk14: 6400a 13234956i bk15: 6304a 13235408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11726, Miss_rate = 0.056, Pending_hits = 1185, Reservation_fails = 11
L2_cache_bank[1]: Access = 210694, Miss = 11896, Miss_rate = 0.056, Pending_hits = 1138, Reservation_fails = 13
L2_cache_bank[2]: Access = 209838, Miss = 11677, Miss_rate = 0.056, Pending_hits = 1160, Reservation_fails = 13
L2_cache_bank[3]: Access = 210306, Miss = 11791, Miss_rate = 0.056, Pending_hits = 1128, Reservation_fails = 12
L2_cache_bank[4]: Access = 209912, Miss = 11739, Miss_rate = 0.056, Pending_hits = 1144, Reservation_fails = 10
L2_cache_bank[5]: Access = 210764, Miss = 11872, Miss_rate = 0.056, Pending_hits = 1161, Reservation_fails = 14
L2_cache_bank[6]: Access = 211062, Miss = 11925, Miss_rate = 0.056, Pending_hits = 1200, Reservation_fails = 23
L2_cache_bank[7]: Access = 209674, Miss = 11774, Miss_rate = 0.056, Pending_hits = 1118, Reservation_fails = 14
L2_cache_bank[8]: Access = 210700, Miss = 11847, Miss_rate = 0.056, Pending_hits = 1179, Reservation_fails = 14
L2_cache_bank[9]: Access = 210329, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1117, Reservation_fails = 8
L2_cache_bank[10]: Access = 210637, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1163, Reservation_fails = 10
L2_cache_bank[11]: Access = 210428, Miss = 11814, Miss_rate = 0.056, Pending_hits = 1152, Reservation_fails = 12
L2_cache_bank[12]: Access = 210840, Miss = 11986, Miss_rate = 0.057, Pending_hits = 1227, Reservation_fails = 7
L2_cache_bank[13]: Access = 211242, Miss = 12010, Miss_rate = 0.057, Pending_hits = 1173, Reservation_fails = 9
L2_cache_bank[14]: Access = 210315, Miss = 11813, Miss_rate = 0.056, Pending_hits = 1110, Reservation_fails = 13
L2_cache_bank[15]: Access = 210991, Miss = 11855, Miss_rate = 0.056, Pending_hits = 1143, Reservation_fails = 15
L2_cache_bank[16]: Access = 245010, Miss = 11768, Miss_rate = 0.048, Pending_hits = 1458, Reservation_fails = 11
L2_cache_bank[17]: Access = 210104, Miss = 11788, Miss_rate = 0.056, Pending_hits = 1124, Reservation_fails = 14
L2_cache_bank[18]: Access = 208928, Miss = 11847, Miss_rate = 0.057, Pending_hits = 1191, Reservation_fails = 15
L2_cache_bank[19]: Access = 208640, Miss = 11707, Miss_rate = 0.056, Pending_hits = 1109, Reservation_fails = 18
L2_cache_bank[20]: Access = 208436, Miss = 11815, Miss_rate = 0.057, Pending_hits = 1157, Reservation_fails = 14
L2_cache_bank[21]: Access = 209375, Miss = 11732, Miss_rate = 0.056, Pending_hits = 1094, Reservation_fails = 16
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 260017
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25631
L2_total_cache_reservation_fails = 286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3253953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20735
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.68154
	minimum = 6
	maximum = 54
Network latency average = 8.4019
	minimum = 6
	maximum = 48
Slowest packet = 9300146
Flit latency average = 8.35372
	minimum = 6
	maximum = 47
Slowest flit = 16027223
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0506399
	minimum = 0.0445131 (at node 0)
	maximum = 0.0581144 (at node 38)
Accepted packet rate average = 0.0506399
	minimum = 0.0445131 (at node 0)
	maximum = 0.0581144 (at node 38)
Injected flit rate average = 0.0759598
	minimum = 0.0445131 (at node 0)
	maximum = 0.115611 (at node 38)
Accepted flit rate average= 0.0759598
	minimum = 0.0568779 (at node 45)
	maximum = 0.0952087 (at node 14)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4186 (20 samples)
	minimum = 6 (20 samples)
	maximum = 444.05 (20 samples)
Network latency average = 21.461 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.85 (20 samples)
Flit latency average = 22.0254 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.1 (20 samples)
Fragmentation average = 0.00834108 (20 samples)
	minimum = 0 (20 samples)
	maximum = 79.2 (20 samples)
Injected packet rate average = 0.0491466 (20 samples)
	minimum = 0.0402934 (20 samples)
	maximum = 0.125782 (20 samples)
Accepted packet rate average = 0.0491466 (20 samples)
	minimum = 0.0402934 (20 samples)
	maximum = 0.125782 (20 samples)
Injected flit rate average = 0.0786345 (20 samples)
	minimum = 0.0506377 (20 samples)
	maximum = 0.174862 (20 samples)
Accepted flit rate average = 0.0786345 (20 samples)
	minimum = 0.058981 (20 samples)
	maximum = 0.234781 (20 samples)
Injected packet size average = 1.6 (20 samples)
Accepted packet size average = 1.6 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 22 sec (8422 sec)
gpgpu_simulation_rate = 14942 (inst/sec)
gpgpu_simulation_rate = 1384 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5085
gpu_sim_insn = 4970317
gpu_ipc =     977.4468
gpu_tot_sim_cycle = 11893958
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.9986
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3847778
gpu_stall_icnt2sh    = 11468851
partiton_reqs_in_parallel = 111870
partiton_reqs_in_parallel_total    = 153902496
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.9490
partiton_reqs_in_parallel_util = 111870
partiton_reqs_in_parallel_util_total    = 153902496
gpu_sim_cycle_parition_util = 5085
gpu_tot_sim_cycle_parition_util    = 7165253
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4794
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     153.0710 GB/Sec
L2_BW_total  =      37.1817 GB/Sec
gpu_total_sim_rate=15499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5195792
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7429, 6974, 6512, 6392, 6889, 6312, 6943, 6501, 6587, 6530, 6873, 6564, 6987, 7026, 6742, 7076, 6347, 7291, 6443, 6387, 7097, 5933, 6661, 6332, 7065, 6323, 6943, 7107, 6490, 7302, 6134, 7197, 5974, 6334, 6256, 6574, 6139, 6033, 6024, 6255, 6322, 6303, 5876, 5666, 6220, 6484, 6645, 5636, 6519, 5458, 5482, 5846, 5267, 4992, 5531, 5389, 5490, 5448, 5068, 5293, 5875, 5353, 6157, 5860, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 16143249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16077882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60481
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23828461	W0_Idle:142657860	W0_Scoreboard:222115731	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 597 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 11892305 
mrq_lat_table:246757 	5633 	6375 	38895 	29097 	9313 	6688 	8232 	8425 	3355 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3230336 	1318669 	31868 	16141 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	480591 	92168 	1625824 	1128921 	518595 	637653 	97588 	9142 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	715441 	927819 	1730992 	118848 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1087860 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7353 	852 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        38        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        35        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        41        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.703522  1.708999  1.680891  1.690771  1.743268  1.660331  1.702016  1.673986  1.718858  1.711750  1.773358  1.734349  1.733829  1.730321  1.754413  1.738938 
dram[1]:  1.735895  1.671725  1.697248  1.741346  1.749306  1.660684  1.709447  1.713178  1.809743  1.736661  1.743363  1.723013  1.728269  1.780625  1.743034  1.773700 
dram[2]:  1.666128  1.727273  1.632945  1.690000  1.691369  1.656754  1.713020  1.706838  1.712479  1.738503  1.753339  1.784521  1.779023  1.758902  1.763466  1.715134 
dram[3]:  1.700754  1.687605  1.674978  1.681700  1.682700  1.686851  1.714286  1.725664  1.730833  1.731107  1.759967  1.763339  1.757830  1.755087  1.753811  1.781421 
dram[4]:  1.727646  1.690617  1.665154  1.667539  1.654530  1.662912  1.703277  1.717544  1.739726  1.745748  1.741800  1.772420  1.706647  1.686773  1.730798  1.715657 
dram[5]:  1.710133  1.662894  1.635652  1.694419  1.664655  1.656566  1.671417  1.703057  1.753587  1.733871  1.729639  1.696266  1.786047  1.772969  1.749622  1.760178 
dram[6]:  1.712903  1.704180  1.671280  1.682177  1.703307  1.668085  1.725901  1.707680  1.756596  1.737196  1.794486  1.727045  1.765576  1.774670  1.716495  1.722677 
dram[7]:  1.697357  1.702252  1.704000  1.704753  1.708408  1.730906  1.686726  1.716915  1.780337  1.729983  1.689848  1.729752  1.745634  1.784455  1.730798  1.741573 
dram[8]:  1.676885  1.734007  1.662021  1.688969  1.689329  1.674582  1.700967  1.710660  1.779255  1.717278  1.747598  1.707875  2.063913  1.790997  1.743370  1.752817 
dram[9]:  1.769497  1.758983  1.679193  1.691692  1.681086  1.677029  1.678899  1.686224  1.750874  1.790308  1.760170  1.705882  1.752506  1.740492  1.789916  1.785381 
dram[10]:  1.728972  1.712887  1.654827  1.717181  1.706989  1.691892  1.698816  1.719052  1.755497  1.756332  1.758050  1.695132  1.782475  1.721688  1.778626  1.726090 
average row locality = 362860/210480 = 1.723964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1506      1478      1380      1381      1432      1479      1436      1453      1401      1423      1378      1429      1624      1635      1578      1625 
dram[1]:      1528      1520      1396      1375      1422      1429      1413      1444      1408      1410      1410      1442      1539      1561      1574      1616 
dram[2]:      1507      1493      1386      1401      1445      1436      1446      1468      1414      1393      1403      1449      1567      1639      1580      1601 
dram[3]:      1503      1470      1430      1430      1446      1432      1435      1430      1446      1404      1480      1430      1601      1596      1596      1584 
dram[4]:      1532      1460      1387      1435      1428      1428      1424      1415      1418      1398      1455      1450      1621      1593      1591      1608 
dram[5]:      1497      1479      1406      1392      1431      1448      1448      1443      1453      1366      1438      1427      1590      1616      1603      1646 
dram[6]:      1538      1546      1446      1434      1402      1426      1487      1505      1449      1454      1498      1461      1580      1598      1599      1598 
dram[7]:      1457      1491      1424      1417      1430      1450      1404      1455      1429      1436      1461      1456      1601      1558      1612      1603 
dram[8]:      1481      1501      1415      1416      1442      1408      1426      1467      1434      1407      1418      1414      1591      1567      1566      1615 
dram[9]:      1494      1470      1382      1322      1450      1443      1480      1453      1403      1427      1448      1401      1577      1611      1622      1586 
dram[10]:      1481      1520      1392      1380      1423      1404      1481      1447      1417      1426      1437      1388      1597      1599      1600      1576 
total reads: 260202
bank skew: 1646/1322 = 1.25
chip skew: 24021/23487 = 1.02
number of total write accesses:
dram[0]:       574       554       432       396       510       530       506       529       586       602       539       621       708       739       708       733 
dram[1]:       595       573       454       436       469       514       505       545       561       608       560       617       668       663       678       704 
dram[2]:       554       578       438       458       495       514       488       529       617       535       566       580       655       732       679       711 
dram[3]:       526       545       451       509       548       518       509       520       631       566       639       619       700       733       705       698 
dram[4]:       574       540       448       476       526       491       499       543       614       552       616       645       741       728       685       715 
dram[5]:       562       578       475       460       500       520       546       507       625       569       622       617       714       719       710       732 
dram[6]:       586       574       486       482       504       534       572       563       615       615       650       608       687       686       732       719 
dram[7]:       534       550       493       448       480       499       502       504       581       595       653       637       698       669       709       722 
dram[8]:       543       559       493       452       521       496       508       555       573       561       583       603      1057       661       669       718 
dram[9]:       548       537       450       368       532       499       533       530       600       605       629       571       696       723       721       710 
dram[10]:       554       580       425       399       482       474       527       511       579       585       583       597       722       727       730       680 
total reads: 102658
bank skew: 1057/368 = 2.87
chip skew: 9613/9129 = 1.05
average mf latency per bank:
dram[0]:       7325      8422      8129      8323      6929      7932      8081      7845      8276      7638      8210      8935      6925      6750      6218      6462
dram[1]:       7597      7657      8128      8716      7794      7691      7645      8348      8518      7521      8738      8007      6706      6307      5494      6042
dram[2]:       8556      7655      8330      8477      8203      9466      8938      8594      7971      8313      8478      8394      6395      7274      6437      5816
dram[3]:       9088      7678      8960      7566      7697      7802      8679      7694      7623      8709      8094      8766      6800      6388      5944      7021
dram[4]:       7879      7700      8198      7715      8079      8109      8289      7493      8131      7601      8713      8635      7417      5721      6766      6766
dram[5]:       7404      7968      9000      7562      8422      7085      7503      7591      7910      8163      7872      7835      6659      6678      6084      5768
dram[6]:       8243      7251      8127      8357      7223      7924      7732      8065      8227      7695      7845      7897      6358      6545      6564      6256
dram[7]:       7997      7614      7454      8739      9092      7775      7634      8533      7310      8426      8418      7814      6529      7286      7180      6397
dram[8]:       7959      8653      9008      7524      8617      8299      7703      8153      8206      8761      8206      8221      8949      6974      6388      5759
dram[9]:       8620      7737      8252      9592      7657      7824      7218      8604      7569      8137      7991      8238      6901      6735      7045      6331
dram[10]:       8198      7570      8618      9034      7125      8459      8920      8969      8452      8820      8139      8023      6194      6148      6268      6474
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13168205 n_act=19167 n_pre=19151 n_req=32905 n_rd=94552 n_write=22845 bw_util=0.01762
n_activity=638679 dram_eff=0.3676
bk0: 6024a 13248580i bk1: 5912a 13252404i bk2: 5520a 13258288i bk3: 5524a 13259054i bk4: 5728a 13253741i bk5: 5916a 13251677i bk6: 5744a 13255219i bk7: 5812a 13250845i bk8: 5604a 13254765i bk9: 5692a 13250892i bk10: 5512a 13259004i bk11: 5716a 13252707i bk12: 6496a 13242603i bk13: 6540a 13242217i bk14: 6312a 13243755i bk15: 6500a 13240139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116547
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13169646 n_act=18840 n_pre=18824 n_req=32637 n_rd=93948 n_write=22662 bw_util=0.0175
n_activity=631992 dram_eff=0.369
bk0: 6112a 13251286i bk1: 6080a 13251618i bk2: 5584a 13256158i bk3: 5500a 13261660i bk4: 5688a 13254725i bk5: 5716a 13251093i bk6: 5652a 13252364i bk7: 5776a 13252198i bk8: 5632a 13253950i bk9: 5640a 13251127i bk10: 5640a 13259078i bk11: 5768a 13253603i bk12: 6156a 13248958i bk13: 6244a 13249881i bk14: 6296a 13245380i bk15: 6464a 13244074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10773
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13168762 n_act=19057 n_pre=19041 n_req=32757 n_rd=94512 n_write=22548 bw_util=0.01757
n_activity=640960 dram_eff=0.3653
bk0: 6028a 13253260i bk1: 5972a 13253622i bk2: 5544a 13258556i bk3: 5604a 13257003i bk4: 5780a 13253203i bk5: 5744a 13250185i bk6: 5784a 13254424i bk7: 5872a 13252226i bk8: 5656a 13251864i bk9: 5572a 13255839i bk10: 5612a 13254518i bk11: 5796a 13257754i bk12: 6268a 13250302i bk13: 6556a 13244892i bk14: 6320a 13246647i bk15: 6404a 13242724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13167432 n_act=19201 n_pre=19185 n_req=33130 n_rd=94852 n_write=23250 bw_util=0.01773
n_activity=643125 dram_eff=0.3673
bk0: 6012a 13254955i bk1: 5880a 13254972i bk2: 5720a 13257750i bk3: 5720a 13255167i bk4: 5784a 13251270i bk5: 5728a 13253643i bk6: 5740a 13254299i bk7: 5720a 13254127i bk8: 5784a 13251112i bk9: 5616a 13255858i bk10: 5920a 13252908i bk11: 5720a 13254369i bk12: 6404a 13245425i bk13: 6384a 13245426i bk14: 6384a 13245988i bk15: 6336a 13246145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108963
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13167472 n_act=19339 n_pre=19323 n_req=33036 n_rd=94572 n_write=23214 bw_util=0.01768
n_activity=639241 dram_eff=0.3685
bk0: 6128a 13252117i bk1: 5840a 13253839i bk2: 5548a 13259215i bk3: 5740a 13254421i bk4: 5712a 13251518i bk5: 5712a 13251367i bk6: 5696a 13253672i bk7: 5660a 13250698i bk8: 5672a 13251478i bk9: 5592a 13255149i bk10: 5820a 13252775i bk11: 5800a 13252225i bk12: 6484a 13243878i bk13: 6372a 13241918i bk14: 6364a 13245709i bk15: 6432a 13242721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13167224 n_act=19347 n_pre=19331 n_req=33139 n_rd=94732 n_write=23286 bw_util=0.01772
n_activity=642793 dram_eff=0.3672
bk0: 5988a 13251518i bk1: 5916a 13253520i bk2: 5624a 13257282i bk3: 5568a 13258362i bk4: 5724a 13253091i bk5: 5792a 13249753i bk6: 5792a 13251562i bk7: 5772a 13251443i bk8: 5812a 13250756i bk9: 5464a 13255154i bk10: 5752a 13253936i bk11: 5708a 13251101i bk12: 6360a 13247861i bk13: 6464a 13243979i bk14: 6412a 13243716i bk15: 6584a 13243482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108316
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13165079 n_act=19512 n_pre=19496 n_req=33634 n_rd=96084 n_write=23749 bw_util=0.01799
n_activity=647460 dram_eff=0.3702
bk0: 6152a 13247763i bk1: 6184a 13249398i bk2: 5784a 13253176i bk3: 5736a 13255080i bk4: 5608a 13251885i bk5: 5704a 13249523i bk6: 5948a 13250055i bk7: 6020a 13247455i bk8: 5796a 13248138i bk9: 5816a 13248082i bk10: 5992a 13249623i bk11: 5844a 13248294i bk12: 6320a 13246156i bk13: 6392a 13245848i bk14: 6396a 13244337i bk15: 6392a 13243376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120596
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13168042 n_act=19111 n_pre=19095 n_req=32958 n_rd=94736 n_write=22936 bw_util=0.01766
n_activity=641060 dram_eff=0.3671
bk0: 5828a 13255267i bk1: 5964a 13253583i bk2: 5696a 13257003i bk3: 5668a 13255585i bk4: 5720a 13253768i bk5: 5800a 13253204i bk6: 5616a 13253421i bk7: 5820a 13251924i bk8: 5716a 13251374i bk9: 5744a 13252366i bk10: 5844a 13250477i bk11: 5824a 13250651i bk12: 6404a 13245425i bk13: 6232a 13248459i bk14: 6448a 13245363i bk15: 6412a 13244104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109885
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13168625 n_act=19007 n_pre=18991 n_req=33120 n_rd=94272 n_write=23025 bw_util=0.01761
n_activity=645122 dram_eff=0.3636
bk0: 5924a 13254089i bk1: 6004a 13256197i bk2: 5660a 13256280i bk3: 5664a 13258712i bk4: 5768a 13252249i bk5: 5632a 13254456i bk6: 5704a 13255636i bk7: 5868a 13250669i bk8: 5736a 13251726i bk9: 5628a 13252470i bk10: 5672a 13255348i bk11: 5656a 13253634i bk12: 6364a 13246803i bk13: 6268a 13249051i bk14: 6264a 13248689i bk15: 6460a 13242572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13169033 n_act=18945 n_pre=18929 n_req=32821 n_rd=94276 n_write=22737 bw_util=0.01756
n_activity=638715 dram_eff=0.3664
bk0: 5976a 13254820i bk1: 5880a 13254609i bk2: 5528a 13259478i bk3: 5288a 13263129i bk4: 5800a 13252441i bk5: 5772a 13251745i bk6: 5920a 13249325i bk7: 5812a 13250134i bk8: 5612a 13250808i bk9: 5708a 13252873i bk10: 5792a 13249278i bk11: 5604a 13253846i bk12: 6308a 13246312i bk13: 6444a 13244693i bk14: 6488a 13243580i bk15: 6344a 13244880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13323920 n_nop=13169230 n_act=18955 n_pre=18939 n_req=32723 n_rd=94272 n_write=22524 bw_util=0.01753
n_activity=637006 dram_eff=0.3667
bk0: 5924a 13252768i bk1: 6080a 13247617i bk2: 5568a 13258478i bk3: 5520a 13260579i bk4: 5692a 13253827i bk5: 5616a 13254617i bk6: 5924a 13250397i bk7: 5788a 13253183i bk8: 5668a 13251933i bk9: 5704a 13253255i bk10: 5748a 13254398i bk11: 5552a 13255782i bk12: 6388a 13243641i bk13: 6396a 13243207i bk14: 6400a 13244395i bk15: 6304a 13244847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117552

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1198, Reservation_fails = 11
L2_cache_bank[1]: Access = 211067, Miss = 11903, Miss_rate = 0.056, Pending_hits = 1149, Reservation_fails = 13
L2_cache_bank[2]: Access = 210211, Miss = 11690, Miss_rate = 0.056, Pending_hits = 1178, Reservation_fails = 13
L2_cache_bank[3]: Access = 210680, Miss = 11797, Miss_rate = 0.056, Pending_hits = 1135, Reservation_fails = 12
L2_cache_bank[4]: Access = 210288, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 10
L2_cache_bank[5]: Access = 211136, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1174, Reservation_fails = 14
L2_cache_bank[6]: Access = 211440, Miss = 11937, Miss_rate = 0.056, Pending_hits = 1215, Reservation_fails = 23
L2_cache_bank[7]: Access = 210047, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 14
L2_cache_bank[8]: Access = 211072, Miss = 11856, Miss_rate = 0.056, Pending_hits = 1189, Reservation_fails = 14
L2_cache_bank[9]: Access = 210701, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1126, Reservation_fails = 8
L2_cache_bank[10]: Access = 211012, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1175, Reservation_fails = 10
L2_cache_bank[11]: Access = 210803, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 12
L2_cache_bank[12]: Access = 211213, Miss = 11999, Miss_rate = 0.057, Pending_hits = 1244, Reservation_fails = 7
L2_cache_bank[13]: Access = 211616, Miss = 12022, Miss_rate = 0.057, Pending_hits = 1189, Reservation_fails = 9
L2_cache_bank[14]: Access = 210687, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1119, Reservation_fails = 13
L2_cache_bank[15]: Access = 211362, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 15
L2_cache_bank[16]: Access = 245379, Miss = 11773, Miss_rate = 0.048, Pending_hits = 1465, Reservation_fails = 11
L2_cache_bank[17]: Access = 210474, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1134, Reservation_fails = 14
L2_cache_bank[18]: Access = 209302, Miss = 11856, Miss_rate = 0.057, Pending_hits = 1203, Reservation_fails = 15
L2_cache_bank[19]: Access = 209012, Miss = 11713, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 18
L2_cache_bank[20]: Access = 208811, Miss = 11828, Miss_rate = 0.057, Pending_hits = 1176, Reservation_fails = 14
L2_cache_bank[21]: Access = 209749, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1105, Reservation_fails = 16
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 260202
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 25879
L2_total_cache_reservation_fails = 286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3261727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.32428
	minimum = 6
	maximum = 36
Network latency average = 7.2598
	minimum = 6
	maximum = 26
Slowest packet = 9315142
Flit latency average = 6.88821
	minimum = 6
	maximum = 25
Slowest flit = 16038563
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0323053
	minimum = 0.0283242 (at node 0)
	maximum = 0.0371755 (at node 34)
Accepted packet rate average = 0.0323053
	minimum = 0.0283242 (at node 0)
	maximum = 0.0371755 (at node 34)
Injected flit rate average = 0.0484579
	minimum = 0.0283242 (at node 0)
	maximum = 0.0742526 (at node 34)
Accepted flit rate average= 0.0484579
	minimum = 0.0362903 (at node 44)
	maximum = 0.0614673 (at node 25)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0808 (21 samples)
	minimum = 6 (21 samples)
	maximum = 424.619 (21 samples)
Network latency average = 20.7848 (21 samples)
	minimum = 6 (21 samples)
	maximum = 317.286 (21 samples)
Flit latency average = 21.3046 (21 samples)
	minimum = 6 (21 samples)
	maximum = 316.524 (21 samples)
Fragmentation average = 0.00794389 (21 samples)
	minimum = 0 (21 samples)
	maximum = 75.4286 (21 samples)
Injected packet rate average = 0.0483446 (21 samples)
	minimum = 0.0397234 (21 samples)
	maximum = 0.121563 (21 samples)
Accepted packet rate average = 0.0483446 (21 samples)
	minimum = 0.0397234 (21 samples)
	maximum = 0.121563 (21 samples)
Injected flit rate average = 0.0771975 (21 samples)
	minimum = 0.0495752 (21 samples)
	maximum = 0.170071 (21 samples)
Accepted flit rate average = 0.0771975 (21 samples)
	minimum = 0.0579005 (21 samples)
	maximum = 0.226528 (21 samples)
Injected packet size average = 1.59682 (21 samples)
Accepted packet size average = 1.59682 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 40 sec (8440 sec)
gpgpu_simulation_rate = 15499 (inst/sec)
gpgpu_simulation_rate = 1409 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3179
gpu_sim_insn = 4446804
gpu_ipc =    1398.8059
gpu_tot_sim_cycle = 12119287
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      11.1610
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3847778
gpu_stall_icnt2sh    = 11468860
partiton_reqs_in_parallel = 69938
partiton_reqs_in_parallel_total    = 154014366
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.7140
partiton_reqs_in_parallel_util = 69938
partiton_reqs_in_parallel_util_total    = 154014366
gpu_sim_cycle_parition_util = 3179
gpu_tot_sim_cycle_parition_util    = 7170338
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.4796
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.6238 GB/Sec
L2_BW_total  =      36.5543 GB/Sec
gpu_total_sim_rate=15996

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 4662
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13888
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5277537
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4662
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13888
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7534, 7079, 6617, 6497, 6994, 6417, 7048, 6606, 6692, 6635, 6978, 6669, 7092, 7131, 6847, 7181, 6452, 7396, 6548, 6492, 7202, 6038, 6766, 6437, 7170, 6428, 7048, 7212, 6595, 7407, 6239, 7302, 6079, 6439, 6361, 6679, 6244, 6138, 6129, 6360, 6427, 6408, 5981, 5771, 6325, 6589, 6750, 5741, 6603, 5542, 5566, 5930, 5351, 5076, 5615, 5473, 5574, 5532, 5152, 5377, 5959, 5437, 6241, 5944, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 16143249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16077882
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 60481
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23844782	W0_Idle:142660156	W0_Scoreboard:222145349	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1327 
maxdqlatency = 0 
maxmflatency = 434827 
averagemflatency = 596 
max_icnt2mem_latency = 434575 
max_icnt2sh_latency = 11892305 
mrq_lat_table:246757 	5633 	6375 	38895 	29097 	9313 	6688 	8232 	8425 	3355 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3238507 	1318669 	31868 	16141 	12477 	14907 	16261 	15502 	5859 	996 	1341 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	488503 	92427 	1625824 	1128921 	518595 	637653 	97588 	9142 	9530 	10946 	14298 	15864 	15280 	5778 	996 	1341 	1220 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	722177 	929190 	1731056 	118848 	1989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	481 	6945 	75159 	1087860 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7360 	852 	116 	77 	79 	217 	405 	775 	620 	250 	75 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        45        32        27        16        16        16        16        30        31        44        37        45        49        46        46 
dram[1]:        45        44        22        37        16        16        17        16        30        31        44        47        44        44        38        46 
dram[2]:        44        42        29        28        16        16        16        18        31        30        45        45        44        46        43        46 
dram[3]:        48        45        31        28        17        16        16        16        30        30        45        45        46        47        44        46 
dram[4]:        42        45        21        21        16        16        16        16        30        30        45        44        28        47        33        43 
dram[5]:        46        43        33        16        16        16        16        16        30        32        47        42        43        45        46        46 
dram[6]:        45        45        31        16        16        16        17        16        30        30        43        44        43        46        45        44 
dram[7]:        40        42        31        19        16        16        16        16        30        30        41        46        41        39        35        40 
dram[8]:        40        44        17        30        15        15        17        16        31        30        44        42        96        36        41        43 
dram[9]:        48        44        24        26        16        16        16        16        35        33        43        46        43        46        46        47 
dram[10]:        45        45        30        23        17        16        16        16        33        33        45        45        41        45        47        45 
maximum service time to same row:
dram[0]:    335682    297228    438403    344254    430540    357645    528903    321107    322730    450562    304961    412044    493474    362627    345434    444884 
dram[1]:    408383    256451    362398    297540    346465    366315    451997    426030    262759    448785    893020    348783    627296    658729    436237    425906 
dram[2]:    295542    530788    431760    355688    244390    292204    237684    253982    307810    365861    301822    277221    416468    522000    471906    483726 
dram[3]:    291695    289828    361069    370883    353964    431852    408637    359570    360411    364699    350728    450401    304824    381560    414714    336576 
dram[4]:    403302    316459    363085    311208    326491    278459    297536    348450    419758    375485    330855    373614    541122    358914    528747    550506 
dram[5]:    378079    342381    464447    425235    372227    657890    619618    333837    568311    314882    464123    246732    685584    340452    343985    370442 
dram[6]:    341410    376366    524135    370000    466994    396354    471995    290009    327239    296352    259299    284275    361866    625468    379593    301390 
dram[7]:    501586    393169    340479    277353    346621    444284    426482    343726    335576    475169    320787    337626    419987    607782    470421    400734 
dram[8]:    365861    451237    386128    396240    412554    444264    214347    438973    328077    613061    355492    383692    345066    469858    277228    393216 
dram[9]:    370479    276532    270517    398281    430754    596203    364483    361443    470278    412428    371343    480411    397011    362256    437069    290319 
dram[10]:    507212    477223    283598    420128    393753    263801    475088    372503    397761    285811    345942    426397    374986    618852    487055    320045 
average row accesses per activate:
dram[0]:  1.703522  1.708999  1.680891  1.690771  1.743268  1.660331  1.702016  1.673986  1.718858  1.711750  1.773358  1.734349  1.733829  1.730321  1.754413  1.738938 
dram[1]:  1.735895  1.671725  1.697248  1.741346  1.749306  1.660684  1.709447  1.713178  1.809743  1.736661  1.743363  1.723013  1.728269  1.780625  1.743034  1.773700 
dram[2]:  1.666128  1.727273  1.632945  1.690000  1.691369  1.656754  1.713020  1.706838  1.712479  1.738503  1.753339  1.784521  1.779023  1.758902  1.763466  1.715134 
dram[3]:  1.700754  1.687605  1.674978  1.681700  1.682700  1.686851  1.714286  1.725664  1.730833  1.731107  1.759967  1.763339  1.757830  1.755087  1.753811  1.781421 
dram[4]:  1.727646  1.690617  1.665154  1.667539  1.654530  1.662912  1.703277  1.717544  1.739726  1.745748  1.741800  1.772420  1.706647  1.686773  1.730798  1.715657 
dram[5]:  1.710133  1.662894  1.635652  1.694419  1.664655  1.656566  1.671417  1.703057  1.753587  1.733871  1.729639  1.696266  1.786047  1.772969  1.749622  1.760178 
dram[6]:  1.712903  1.704180  1.671280  1.682177  1.703307  1.668085  1.725901  1.707680  1.756596  1.737196  1.794486  1.727045  1.765576  1.774670  1.716495  1.722677 
dram[7]:  1.697357  1.702252  1.704000  1.704753  1.708408  1.730906  1.686726  1.716915  1.780337  1.729983  1.689848  1.729752  1.745634  1.784455  1.730798  1.741573 
dram[8]:  1.676885  1.734007  1.662021  1.688969  1.689329  1.674582  1.700967  1.710660  1.779255  1.717278  1.747598  1.707875  2.063913  1.790997  1.743370  1.752817 
dram[9]:  1.769497  1.758983  1.679193  1.691692  1.681086  1.677029  1.678899  1.686224  1.750874  1.790308  1.760170  1.705882  1.752506  1.740492  1.789916  1.785381 
dram[10]:  1.728972  1.712887  1.654827  1.717181  1.706989  1.691892  1.698816  1.719052  1.755497  1.756332  1.758050  1.695132  1.782475  1.721688  1.778626  1.726090 
average row locality = 362860/210480 = 1.723964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1506      1478      1380      1381      1432      1479      1436      1453      1401      1423      1378      1429      1624      1635      1578      1625 
dram[1]:      1528      1520      1396      1375      1422      1429      1413      1444      1408      1410      1410      1442      1539      1561      1574      1616 
dram[2]:      1507      1493      1386      1401      1445      1436      1446      1468      1414      1393      1403      1449      1567      1639      1580      1601 
dram[3]:      1503      1470      1430      1430      1446      1432      1435      1430      1446      1404      1480      1430      1601      1596      1596      1584 
dram[4]:      1532      1460      1387      1435      1428      1428      1424      1415      1418      1398      1455      1450      1621      1593      1591      1608 
dram[5]:      1497      1479      1406      1392      1431      1448      1448      1443      1453      1366      1438      1427      1590      1616      1603      1646 
dram[6]:      1538      1546      1446      1434      1402      1426      1487      1505      1449      1454      1498      1461      1580      1598      1599      1598 
dram[7]:      1457      1491      1424      1417      1430      1450      1404      1455      1429      1436      1461      1456      1601      1558      1612      1603 
dram[8]:      1481      1501      1415      1416      1442      1408      1426      1467      1434      1407      1418      1414      1591      1567      1566      1615 
dram[9]:      1494      1470      1382      1322      1450      1443      1480      1453      1403      1427      1448      1401      1577      1611      1622      1586 
dram[10]:      1481      1520      1392      1380      1423      1404      1481      1447      1417      1426      1437      1388      1597      1599      1600      1576 
total reads: 260202
bank skew: 1646/1322 = 1.25
chip skew: 24021/23487 = 1.02
number of total write accesses:
dram[0]:       574       554       432       396       510       530       506       529       586       602       539       621       708       739       708       733 
dram[1]:       595       573       454       436       469       514       505       545       561       608       560       617       668       663       678       704 
dram[2]:       554       578       438       458       495       514       488       529       617       535       566       580       655       732       679       711 
dram[3]:       526       545       451       509       548       518       509       520       631       566       639       619       700       733       705       698 
dram[4]:       574       540       448       476       526       491       499       543       614       552       616       645       741       728       685       715 
dram[5]:       562       578       475       460       500       520       546       507       625       569       622       617       714       719       710       732 
dram[6]:       586       574       486       482       504       534       572       563       615       615       650       608       687       686       732       719 
dram[7]:       534       550       493       448       480       499       502       504       581       595       653       637       698       669       709       722 
dram[8]:       543       559       493       452       521       496       508       555       573       561       583       603      1057       661       669       718 
dram[9]:       548       537       450       368       532       499       533       530       600       605       629       571       696       723       721       710 
dram[10]:       554       580       425       399       482       474       527       511       579       585       583       597       722       727       730       680 
total reads: 102658
bank skew: 1057/368 = 2.87
chip skew: 9613/9129 = 1.05
average mf latency per bank:
dram[0]:       7325      8422      8129      8323      6932      7935      8086      7850      8281      7642      8215      8939      6928      6753      6221      6466
dram[1]:       7597      7657      8128      8716      7798      7695      7649      8352      8522      7525      8742      8011      6710      6311      5498      6046
dram[2]:       8556      7655      8330      8477      8207      9470      8942      8598      7975      8318      8483      8398      6399      7278      6440      5820
dram[3]:       9088      7678      8960      7566      7701      7806      8683      7698      7627      8713      8098      8770      6804      6391      5948      7024
dram[4]:       7879      7700      8198      7715      8082      8112      8293      7497      8135      7605      8717      8639      7421      5724      6770      6769
dram[5]:       7404      7968      9000      7562      8426      7089      7507      7596      7914      8168      7876      7839      6663      6682      6087      5771
dram[6]:       8243      7251      8127      8357      7226      7927      7736      8069      8231      7699      7849      7901      6361      6549      6568      6259
dram[7]:       7997      7614      7454      8739      9096      7779      7639      8537      7314      8430      8422      7818      6533      7290      7184      6401
dram[8]:       7959      8653      9008      7524      8621      8303      7707      8157      8211      8765      8210      8226      8953      6977      6391      5762
dram[9]:       8620      7737      8252      9592      7660      7827      7222      8608      7573      8141      7995      8242      6904      6739      7049      6334
dram[10]:       8198      7570      8618      9034      7129      8463      8924      8973      8456      8824      8143      8027      6198      6151      6271      6478
maximum mf latency per bank:
dram[0]:     361877    377517    395756    364484    333256    400999    380115    390547    359298    356296    309824    424405    429622    424442    364148    356265
dram[1]:     408799    408806    348508    364463    315023    380130    414005    416598    400991    361910    395752    354080    432222    356700    330332    429628
dram[2]:     361904    411379    395761    338454    385348    367112    390553    382746    390568    393142    424406    395773    351492    432223    434827    335392
dram[3]:     411392    411396    398367    346266    380147    356698    382747    387971    354069    403578    372314    400969    429636    432224    390551    429640
dram[4]:     406208    367084    351492    361875    345891    400981    387971    354101    390553    354069    421837    395783    419208    424424    351482    427028
dram[5]:     382718    382745    364466    354110    400982    400984    354102    364491    348883    400995    400962    421814    421778    345904    354097    387952
dram[6]:     385324    325039    359284    359305    231659    369718    367111    380111    356683    400996    421825    348887    424431    432235    429631    429624
dram[7]:     385325    380125    393167    372322    406178    403587    411401    380131    403582    356684    421817    369708    429618    416579    434812    434814
dram[8]:     374922    358933    393164    398365    406165    359284    319870    390552    393153    367121    359306    424398    432236    432217    387960    335394
dram[9]:     406194    385332    351484    361874    385334    400976    387970    411395    393159    369715    332796    372305    390535    419192    429623    434822
dram[10]:     400974    374935    398363    364472    262935    403577    416588    390540    393156    400987    398389    361908    390536    317231    434822    429628
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13174107 n_act=19167 n_pre=19151 n_req=32905 n_rd=94552 n_write=22845 bw_util=0.01761
n_activity=638679 dram_eff=0.3676
bk0: 6024a 13254482i bk1: 5912a 13258306i bk2: 5520a 13264190i bk3: 5524a 13264956i bk4: 5728a 13259643i bk5: 5916a 13257579i bk6: 5744a 13261121i bk7: 5812a 13256747i bk8: 5604a 13260667i bk9: 5692a 13256794i bk10: 5512a 13264906i bk11: 5716a 13258609i bk12: 6496a 13248505i bk13: 6540a 13248119i bk14: 6312a 13249657i bk15: 6500a 13246041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.116495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13175548 n_act=18840 n_pre=18824 n_req=32637 n_rd=93948 n_write=22662 bw_util=0.0175
n_activity=631992 dram_eff=0.369
bk0: 6112a 13257188i bk1: 6080a 13257520i bk2: 5584a 13262060i bk3: 5500a 13267562i bk4: 5688a 13260627i bk5: 5716a 13256995i bk6: 5652a 13258266i bk7: 5776a 13258100i bk8: 5632a 13259852i bk9: 5640a 13257029i bk10: 5640a 13264980i bk11: 5768a 13259505i bk12: 6156a 13254860i bk13: 6244a 13255783i bk14: 6296a 13251282i bk15: 6464a 13249976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13174664 n_act=19057 n_pre=19041 n_req=32757 n_rd=94512 n_write=22548 bw_util=0.01756
n_activity=640960 dram_eff=0.3653
bk0: 6028a 13259162i bk1: 5972a 13259524i bk2: 5544a 13264458i bk3: 5604a 13262905i bk4: 5780a 13259105i bk5: 5744a 13256087i bk6: 5784a 13260326i bk7: 5872a 13258128i bk8: 5656a 13257766i bk9: 5572a 13261741i bk10: 5612a 13260420i bk11: 5796a 13263656i bk12: 6268a 13256204i bk13: 6556a 13250794i bk14: 6320a 13252549i bk15: 6404a 13248626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13173334 n_act=19201 n_pre=19185 n_req=33130 n_rd=94852 n_write=23250 bw_util=0.01772
n_activity=643125 dram_eff=0.3673
bk0: 6012a 13260857i bk1: 5880a 13260874i bk2: 5720a 13263652i bk3: 5720a 13261069i bk4: 5784a 13257172i bk5: 5728a 13259545i bk6: 5740a 13260201i bk7: 5720a 13260029i bk8: 5784a 13257014i bk9: 5616a 13261760i bk10: 5920a 13258810i bk11: 5720a 13260271i bk12: 6404a 13251327i bk13: 6384a 13251328i bk14: 6384a 13251890i bk15: 6336a 13252047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13173374 n_act=19339 n_pre=19323 n_req=33036 n_rd=94572 n_write=23214 bw_util=0.01767
n_activity=639241 dram_eff=0.3685
bk0: 6128a 13258019i bk1: 5840a 13259741i bk2: 5548a 13265117i bk3: 5740a 13260323i bk4: 5712a 13257420i bk5: 5712a 13257269i bk6: 5696a 13259574i bk7: 5660a 13256600i bk8: 5672a 13257380i bk9: 5592a 13261051i bk10: 5820a 13258677i bk11: 5800a 13258127i bk12: 6484a 13249780i bk13: 6372a 13247820i bk14: 6364a 13251611i bk15: 6432a 13248623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.110615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13173126 n_act=19347 n_pre=19331 n_req=33139 n_rd=94732 n_write=23286 bw_util=0.01771
n_activity=642793 dram_eff=0.3672
bk0: 5988a 13257420i bk1: 5916a 13259422i bk2: 5624a 13263184i bk3: 5568a 13264264i bk4: 5724a 13258993i bk5: 5792a 13255655i bk6: 5792a 13257464i bk7: 5772a 13257345i bk8: 5812a 13256658i bk9: 5464a 13261056i bk10: 5752a 13259838i bk11: 5708a 13257003i bk12: 6360a 13253763i bk13: 6464a 13249881i bk14: 6412a 13249618i bk15: 6584a 13249384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13170981 n_act=19512 n_pre=19496 n_req=33634 n_rd=96084 n_write=23749 bw_util=0.01798
n_activity=647460 dram_eff=0.3702
bk0: 6152a 13253665i bk1: 6184a 13255300i bk2: 5784a 13259078i bk3: 5736a 13260982i bk4: 5608a 13257787i bk5: 5704a 13255425i bk6: 5948a 13255957i bk7: 6020a 13253357i bk8: 5796a 13254040i bk9: 5816a 13253984i bk10: 5992a 13255525i bk11: 5844a 13254196i bk12: 6320a 13252058i bk13: 6392a 13251750i bk14: 6396a 13250239i bk15: 6392a 13249278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120542
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13173944 n_act=19111 n_pre=19095 n_req=32958 n_rd=94736 n_write=22936 bw_util=0.01766
n_activity=641060 dram_eff=0.3671
bk0: 5828a 13261169i bk1: 5964a 13259485i bk2: 5696a 13262905i bk3: 5668a 13261487i bk4: 5720a 13259670i bk5: 5800a 13259106i bk6: 5616a 13259323i bk7: 5820a 13257826i bk8: 5716a 13257276i bk9: 5744a 13258268i bk10: 5844a 13256379i bk11: 5824a 13256553i bk12: 6404a 13251327i bk13: 6232a 13254361i bk14: 6448a 13251265i bk15: 6412a 13250006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.109837
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13174527 n_act=19007 n_pre=18991 n_req=33120 n_rd=94272 n_write=23025 bw_util=0.0176
n_activity=645122 dram_eff=0.3636
bk0: 5924a 13259991i bk1: 6004a 13262099i bk2: 5660a 13262182i bk3: 5664a 13264614i bk4: 5768a 13258151i bk5: 5632a 13260358i bk6: 5704a 13261538i bk7: 5868a 13256571i bk8: 5736a 13257628i bk9: 5628a 13258372i bk10: 5672a 13261250i bk11: 5656a 13259536i bk12: 6364a 13252705i bk13: 6268a 13254953i bk14: 6264a 13254591i bk15: 6460a 13248474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111236
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13174935 n_act=18945 n_pre=18929 n_req=32821 n_rd=94276 n_write=22737 bw_util=0.01756
n_activity=638715 dram_eff=0.3664
bk0: 5976a 13260722i bk1: 5880a 13260511i bk2: 5528a 13265380i bk3: 5288a 13269031i bk4: 5800a 13258343i bk5: 5772a 13257647i bk6: 5920a 13255227i bk7: 5812a 13256036i bk8: 5612a 13256710i bk9: 5708a 13258775i bk10: 5792a 13255180i bk11: 5604a 13259748i bk12: 6308a 13252214i bk13: 6444a 13250595i bk14: 6488a 13249482i bk15: 6344a 13250782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.119965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13329822 n_nop=13175132 n_act=18955 n_pre=18939 n_req=32723 n_rd=94272 n_write=22524 bw_util=0.01752
n_activity=637006 dram_eff=0.3667
bk0: 5924a 13258670i bk1: 6080a 13253519i bk2: 5568a 13264380i bk3: 5520a 13266481i bk4: 5692a 13259729i bk5: 5616a 13260519i bk6: 5924a 13256299i bk7: 5788a 13259085i bk8: 5668a 13257835i bk9: 5704a 13259157i bk10: 5748a 13260300i bk11: 5552a 13261684i bk12: 6388a 13249543i bk13: 6396a 13249109i bk14: 6400a 13250297i bk15: 6304a 13250749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.117499

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11735, Miss_rate = 0.056, Pending_hits = 1198, Reservation_fails = 11
L2_cache_bank[1]: Access = 211439, Miss = 11903, Miss_rate = 0.056, Pending_hits = 1149, Reservation_fails = 13
L2_cache_bank[2]: Access = 210583, Miss = 11690, Miss_rate = 0.056, Pending_hits = 1178, Reservation_fails = 13
L2_cache_bank[3]: Access = 211052, Miss = 11797, Miss_rate = 0.056, Pending_hits = 1135, Reservation_fails = 12
L2_cache_bank[4]: Access = 210660, Miss = 11748, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 10
L2_cache_bank[5]: Access = 211508, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1174, Reservation_fails = 14
L2_cache_bank[6]: Access = 211812, Miss = 11937, Miss_rate = 0.056, Pending_hits = 1215, Reservation_fails = 23
L2_cache_bank[7]: Access = 210419, Miss = 11776, Miss_rate = 0.056, Pending_hits = 1120, Reservation_fails = 14
L2_cache_bank[8]: Access = 211444, Miss = 11856, Miss_rate = 0.056, Pending_hits = 1189, Reservation_fails = 14
L2_cache_bank[9]: Access = 211073, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1126, Reservation_fails = 8
L2_cache_bank[10]: Access = 211384, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1175, Reservation_fails = 10
L2_cache_bank[11]: Access = 211175, Miss = 11817, Miss_rate = 0.056, Pending_hits = 1154, Reservation_fails = 12
L2_cache_bank[12]: Access = 211585, Miss = 11999, Miss_rate = 0.057, Pending_hits = 1244, Reservation_fails = 7
L2_cache_bank[13]: Access = 211988, Miss = 12022, Miss_rate = 0.057, Pending_hits = 1189, Reservation_fails = 9
L2_cache_bank[14]: Access = 211059, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1119, Reservation_fails = 13
L2_cache_bank[15]: Access = 211734, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1156, Reservation_fails = 15
L2_cache_bank[16]: Access = 245750, Miss = 11773, Miss_rate = 0.048, Pending_hits = 1465, Reservation_fails = 11
L2_cache_bank[17]: Access = 210842, Miss = 11795, Miss_rate = 0.056, Pending_hits = 1134, Reservation_fails = 14
L2_cache_bank[18]: Access = 209670, Miss = 11856, Miss_rate = 0.057, Pending_hits = 1203, Reservation_fails = 15
L2_cache_bank[19]: Access = 209380, Miss = 11713, Miss_rate = 0.056, Pending_hits = 1121, Reservation_fails = 18
L2_cache_bank[20]: Access = 209183, Miss = 11828, Miss_rate = 0.057, Pending_hits = 1176, Reservation_fails = 14
L2_cache_bank[21]: Access = 210121, Miss = 11740, Miss_rate = 0.056, Pending_hits = 1105, Reservation_fails = 16
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 260202
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 25879
L2_total_cache_reservation_fails = 286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3269898
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20983
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117867
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 285
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 92
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.73443
	minimum = 6
	maximum = 42
Network latency average = 8.64484
	minimum = 6
	maximum = 38
Slowest packet = 9338258
Flit latency average = 8.50887
	minimum = 6
	maximum = 37
Slowest flit = 16077219
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0514223
	minimum = 0.0453115 (at node 2)
	maximum = 0.0585274 (at node 28)
Accepted packet rate average = 0.0514223
	minimum = 0.0453115 (at node 2)
	maximum = 0.0585274 (at node 28)
Injected flit rate average = 0.0771334
	minimum = 0.0453115 (at node 2)
	maximum = 0.117055 (at node 28)
Accepted flit rate average= 0.0771334
	minimum = 0.057898 (at node 45)
	maximum = 0.0956576 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.9287 (22 samples)
	minimum = 6 (22 samples)
	maximum = 407.227 (22 samples)
Network latency average = 20.2329 (22 samples)
	minimum = 6 (22 samples)
	maximum = 304.591 (22 samples)
Flit latency average = 20.723 (22 samples)
	minimum = 6 (22 samples)
	maximum = 303.818 (22 samples)
Fragmentation average = 0.0075828 (22 samples)
	minimum = 0 (22 samples)
	maximum = 72 (22 samples)
Injected packet rate average = 0.0484845 (22 samples)
	minimum = 0.0399774 (22 samples)
	maximum = 0.118698 (22 samples)
Accepted packet rate average = 0.0484845 (22 samples)
	minimum = 0.0399774 (22 samples)
	maximum = 0.118698 (22 samples)
Injected flit rate average = 0.0771946 (22 samples)
	minimum = 0.0493814 (22 samples)
	maximum = 0.167661 (22 samples)
Accepted flit rate average = 0.0771946 (22 samples)
	minimum = 0.0579004 (22 samples)
	maximum = 0.22058 (22 samples)
Injected packet size average = 1.59215 (22 samples)
Accepted packet size average = 1.59215 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 20 min, 56 sec (8456 sec)
gpgpu_simulation_rate = 15996 (inst/sec)
gpgpu_simulation_rate = 1433 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167788 Tlb_hit: 162752 Tlb_miss: 5036 Tlb_hit_rate: 0.969986
Shader1: Tlb_access: 165682 Tlb_hit: 160321 Tlb_miss: 5361 Tlb_hit_rate: 0.967643
Shader2: Tlb_access: 165900 Tlb_hit: 161024 Tlb_miss: 4876 Tlb_hit_rate: 0.970609
Shader3: Tlb_access: 168003 Tlb_hit: 162848 Tlb_miss: 5155 Tlb_hit_rate: 0.969316
Shader4: Tlb_access: 165020 Tlb_hit: 159818 Tlb_miss: 5202 Tlb_hit_rate: 0.968477
Shader5: Tlb_access: 163452 Tlb_hit: 158752 Tlb_miss: 4700 Tlb_hit_rate: 0.971245
Shader6: Tlb_access: 165831 Tlb_hit: 160328 Tlb_miss: 5503 Tlb_hit_rate: 0.966816
Shader7: Tlb_access: 168503 Tlb_hit: 163215 Tlb_miss: 5288 Tlb_hit_rate: 0.968618
Shader8: Tlb_access: 162294 Tlb_hit: 157414 Tlb_miss: 4880 Tlb_hit_rate: 0.969931
Shader9: Tlb_access: 165324 Tlb_hit: 160262 Tlb_miss: 5062 Tlb_hit_rate: 0.969381
Shader10: Tlb_access: 164047 Tlb_hit: 158885 Tlb_miss: 5162 Tlb_hit_rate: 0.968533
Shader11: Tlb_access: 165273 Tlb_hit: 160211 Tlb_miss: 5062 Tlb_hit_rate: 0.969372
Shader12: Tlb_access: 163664 Tlb_hit: 158396 Tlb_miss: 5268 Tlb_hit_rate: 0.967812
Shader13: Tlb_access: 166827 Tlb_hit: 161673 Tlb_miss: 5154 Tlb_hit_rate: 0.969106
Shader14: Tlb_access: 167099 Tlb_hit: 162041 Tlb_miss: 5058 Tlb_hit_rate: 0.969730
Shader15: Tlb_access: 165620 Tlb_hit: 160577 Tlb_miss: 5043 Tlb_hit_rate: 0.969551
Shader16: Tlb_access: 167011 Tlb_hit: 161998 Tlb_miss: 5013 Tlb_hit_rate: 0.969984
Shader17: Tlb_access: 163331 Tlb_hit: 158290 Tlb_miss: 5041 Tlb_hit_rate: 0.969136
Shader18: Tlb_access: 167234 Tlb_hit: 162364 Tlb_miss: 4870 Tlb_hit_rate: 0.970879
Shader19: Tlb_access: 167359 Tlb_hit: 162231 Tlb_miss: 5128 Tlb_hit_rate: 0.969359
Shader20: Tlb_access: 161848 Tlb_hit: 156830 Tlb_miss: 5018 Tlb_hit_rate: 0.968996
Shader21: Tlb_access: 164554 Tlb_hit: 159554 Tlb_miss: 5000 Tlb_hit_rate: 0.969615
Shader22: Tlb_access: 166153 Tlb_hit: 161158 Tlb_miss: 4995 Tlb_hit_rate: 0.969937
Shader23: Tlb_access: 162704 Tlb_hit: 157677 Tlb_miss: 5027 Tlb_hit_rate: 0.969103
Shader24: Tlb_access: 164943 Tlb_hit: 159677 Tlb_miss: 5266 Tlb_hit_rate: 0.968074
Shader25: Tlb_access: 163389 Tlb_hit: 158507 Tlb_miss: 4882 Tlb_hit_rate: 0.970120
Shader26: Tlb_access: 170254 Tlb_hit: 165352 Tlb_miss: 4902 Tlb_hit_rate: 0.971208
Shader27: Tlb_access: 170064 Tlb_hit: 165033 Tlb_miss: 5031 Tlb_hit_rate: 0.970417
Tlb_tot_access: 4639171 Tlb_tot_hit: 4497188, Tlb_tot_miss: 141983, Tlb_tot_hit_rate: 0.969395
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 902 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader1: Tlb_validate: 890 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader2: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader3: Tlb_validate: 903 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader4: Tlb_validate: 877 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader5: Tlb_validate: 869 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader6: Tlb_validate: 920 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader7: Tlb_validate: 904 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader8: Tlb_validate: 881 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader9: Tlb_validate: 887 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader10: Tlb_validate: 901 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader11: Tlb_validate: 894 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader12: Tlb_validate: 893 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader13: Tlb_validate: 891 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader14: Tlb_validate: 889 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader15: Tlb_validate: 884 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader16: Tlb_validate: 920 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader17: Tlb_validate: 888 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader18: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader19: Tlb_validate: 907 Tlb_invalidate: 447 Tlb_evict: 0 Tlb_page_evict: 447
Shader20: Tlb_validate: 883 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader21: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader22: Tlb_validate: 896 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader23: Tlb_validate: 880 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader24: Tlb_validate: 912 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader25: Tlb_validate: 886 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader26: Tlb_validate: 898 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Shader27: Tlb_validate: 899 Tlb_invalidate: 448 Tlb_evict: 0 Tlb_page_evict: 448
Tlb_tot_valiate: 25019 Tlb_invalidate: 12542, Tlb_tot_evict: 0, Tlb_tot_evict page: 12542
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:5036 Page_hit: 4241 Page_miss: 795 Page_hit_rate: 0.842137
Shader1: Page_table_access:5361 Page_hit: 4711 Page_miss: 650 Page_hit_rate: 0.878754
Shader2: Page_table_access:4876 Page_hit: 4132 Page_miss: 744 Page_hit_rate: 0.847416
Shader3: Page_table_access:5155 Page_hit: 4490 Page_miss: 665 Page_hit_rate: 0.870999
Shader4: Page_table_access:5202 Page_hit: 4431 Page_miss: 771 Page_hit_rate: 0.851788
Shader5: Page_table_access:4700 Page_hit: 3976 Page_miss: 724 Page_hit_rate: 0.845957
Shader6: Page_table_access:5503 Page_hit: 4744 Page_miss: 759 Page_hit_rate: 0.862075
Shader7: Page_table_access:5288 Page_hit: 4557 Page_miss: 731 Page_hit_rate: 0.861762
Shader8: Page_table_access:4880 Page_hit: 4107 Page_miss: 773 Page_hit_rate: 0.841598
Shader9: Page_table_access:5062 Page_hit: 4363 Page_miss: 699 Page_hit_rate: 0.861912
Shader10: Page_table_access:5162 Page_hit: 4482 Page_miss: 680 Page_hit_rate: 0.868268
Shader11: Page_table_access:5062 Page_hit: 4304 Page_miss: 758 Page_hit_rate: 0.850257
Shader12: Page_table_access:5268 Page_hit: 4541 Page_miss: 727 Page_hit_rate: 0.861997
Shader13: Page_table_access:5154 Page_hit: 4405 Page_miss: 749 Page_hit_rate: 0.854676
Shader14: Page_table_access:5058 Page_hit: 4327 Page_miss: 731 Page_hit_rate: 0.855476
Shader15: Page_table_access:5043 Page_hit: 4321 Page_miss: 722 Page_hit_rate: 0.856831
Shader16: Page_table_access:5013 Page_hit: 4206 Page_miss: 807 Page_hit_rate: 0.839019
Shader17: Page_table_access:5041 Page_hit: 4324 Page_miss: 717 Page_hit_rate: 0.857766
Shader18: Page_table_access:4870 Page_hit: 4140 Page_miss: 730 Page_hit_rate: 0.850103
Shader19: Page_table_access:5128 Page_hit: 4355 Page_miss: 773 Page_hit_rate: 0.849259
Shader20: Page_table_access:5018 Page_hit: 4238 Page_miss: 780 Page_hit_rate: 0.844560
Shader21: Page_table_access:5000 Page_hit: 4160 Page_miss: 840 Page_hit_rate: 0.832000
Shader22: Page_table_access:4995 Page_hit: 4239 Page_miss: 756 Page_hit_rate: 0.848649
Shader23: Page_table_access:5027 Page_hit: 4280 Page_miss: 747 Page_hit_rate: 0.851402
Shader24: Page_table_access:5266 Page_hit: 4511 Page_miss: 755 Page_hit_rate: 0.856627
Shader25: Page_table_access:4882 Page_hit: 4130 Page_miss: 752 Page_hit_rate: 0.845965
Shader26: Page_table_access:4902 Page_hit: 4178 Page_miss: 724 Page_hit_rate: 0.852305
Shader27: Page_table_access:5031 Page_hit: 4314 Page_miss: 717 Page_hit_rate: 0.857484
Page_table_tot_access: 141983 Page_tot_hit: 121207, Page_tot_miss 20776, Page_tot_hit_rate: 0.853673 Page_tot_fault: 2491 Page_tot_pending: 18285
Total_memory_access_page_fault: 2491, Average_latency: 5162970.500000
========================================Page thrashing statistics==============================
Page_validate: 2491 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.131696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   456182 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(156.310608)
F:   225609----T:   228214 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228214----T:   230819 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230819----T:   233424 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233424----T:   236029 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236029----T:   238634 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238634----T:   241239 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241239----T:   243844 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243844----T:   246449 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246449----T:   249054 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249054----T:   251659 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251659----T:   254264 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254264----T:   256869 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256869----T:   259474 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259474----T:   262079 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262079----T:   264684 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264935----T:   267540 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267540----T:   270145 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270145----T:   272750 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272750----T:   275355 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275355----T:   277960 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277960----T:   280565 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280565----T:   283170 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283170----T:   285775 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285775----T:   288380 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288380----T:   290985 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290985----T:   293590 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293590----T:   296195 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296195----T:   298800 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298800----T:   301405 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301405----T:   304010 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304302----T:   306907 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306907----T:   309512 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309512----T:   312117 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312117----T:   314722 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314722----T:   317327 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317327----T:   319932 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319932----T:   322537 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322537----T:   325142 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325142----T:   327747 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327747----T:   330352 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330352----T:   332957 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332957----T:   335562 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335562----T:   338167 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338167----T:   340772 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340772----T:   343377 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343377----T:   345982 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   346274----T:   348879 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348879----T:   351484 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351484----T:   354089 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354089----T:   356694 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356694----T:   359299 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359299----T:   361904 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361904----T:   364509 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364509----T:   367114 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   367114----T:   369719 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369719----T:   372324 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372324----T:   374929 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374929----T:   377534 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377534----T:   380139 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   380139----T:   382744 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382744----T:   385349 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385349----T:   387954 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   388174----T:   390779 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390779----T:   393384 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   393384----T:   395989 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395989----T:   398594 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398594----T:   401199 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   401199----T:   403804 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403804----T:   406409 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   406409----T:   409014 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   409014----T:   411619 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411619----T:   414224 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   414224----T:   416829 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   417357----T:   419962 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419962----T:   422567 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   422567----T:   425172 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   425699----T:   428304 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   428304----T:   430909 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   430909----T:   433514 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434041----T:   436646 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   436646----T:   439251 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   439251----T:   441856 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442383----T:   444988 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   444988----T:   447593 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447593----T:   450198 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450726----T:   453331 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   453331----T:   455936 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678332----T:   828997 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(101.731941)
F:   679073----T:   681678 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   681678----T:   684283 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   684283----T:   686888 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   686888----T:   689493 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   689493----T:   692098 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   692098----T:   694703 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   694703----T:   697308 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   697308----T:   699913 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699913----T:   702518 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   702518----T:   705123 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   705410----T:   708015 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   708015----T:   710620 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   710620----T:   713225 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   713225----T:   715830 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715830----T:   718435 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   718435----T:   721040 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721040----T:   723645 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   723645----T:   726250 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   726250----T:   728855 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728855----T:   731460 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   731460----T:   734065 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   734065----T:   736670 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   736957----T:   739562 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   739562----T:   742167 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   742167----T:   744772 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   744772----T:   747377 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   747377----T:   749982 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749982----T:   752587 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   752587----T:   755192 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   755192----T:   757797 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   757797----T:   760402 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   760402----T:   763007 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   763007----T:   765612 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   765612----T:   768217 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   768504----T:   771109 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   771109----T:   773714 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   773714----T:   776319 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   776319----T:   778924 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   778924----T:   781529 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   781529----T:   784134 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   784134----T:   786739 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   786739----T:   789344 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   789344----T:   791949 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791949----T:   794554 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   794554----T:   797159 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   797159----T:   799764 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   799764----T:   802369 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802656----T:   805261 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   805261----T:   807866 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   807866----T:   810471 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   810471----T:   813076 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813076----T:   815681 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   815681----T:   818286 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   818286----T:   820891 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820891----T:   823496 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   823496----T:   826101 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826101----T:   828706 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   828997----T:   831532 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   831533----T:   834068 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1056219----T:  1226011 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(114.646858)
F:  1056867----T:  1059472 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059472----T:  1062077 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062077----T:  1064682 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064682----T:  1067287 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067287----T:  1069892 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069892----T:  1072497 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072497----T:  1075102 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075102----T:  1077707 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077707----T:  1080312 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080312----T:  1082917 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082917----T:  1085522 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085522----T:  1088127 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088127----T:  1090732 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090732----T:  1093337 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093337----T:  1095942 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095942----T:  1098547 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098547----T:  1101152 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101152----T:  1103757 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103757----T:  1106362 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106362----T:  1108967 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108967----T:  1111572 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111572----T:  1114177 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114177----T:  1116782 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116782----T:  1119387 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119387----T:  1121992 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121992----T:  1124597 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124597----T:  1127202 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127202----T:  1129807 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129807----T:  1132412 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132412----T:  1135017 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135017----T:  1137622 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137622----T:  1140227 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140227----T:  1142832 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142832----T:  1145437 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145437----T:  1148042 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148042----T:  1150647 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150647----T:  1153252 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153252----T:  1155857 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155857----T:  1158462 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158462----T:  1161067 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161067----T:  1163672 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163672----T:  1166277 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166277----T:  1168882 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168882----T:  1171487 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171487----T:  1174092 	 St: c0906000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174092----T:  1176697 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176697----T:  1179302 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1179302----T:  1181907 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1181907----T:  1184512 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1185045----T:  1187650 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187650----T:  1190255 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190995----T:  1193600 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193977----T:  1196582 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1196582----T:  1199187 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1199187----T:  1201792 	 St: c0929000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1201792----T:  1204397 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1204397----T:  1207002 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1207002----T:  1209607 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1209607----T:  1212212 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1212212----T:  1214817 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1214817----T:  1217422 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1217422----T:  1220027 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1220555----T:  1223160 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1223160----T:  1225765 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448161----T:  1451544 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.284267)
F:  1451544----T:  1454079 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1454080----T:  1456615 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1678766----T:  2233682 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(374.690063)
F:  1679375----T:  1681980 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1681980----T:  1684585 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1684585----T:  1687190 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1687190----T:  1689795 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689795----T:  1692400 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1692400----T:  1695005 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1695005----T:  1697610 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1697610----T:  1700215 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1700215----T:  1702820 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702820----T:  1705425 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1705425----T:  1708030 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1708030----T:  1710635 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710635----T:  1713240 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1713240----T:  1715845 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715845----T:  1718450 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1718450----T:  1721055 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1721055----T:  1723660 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723660----T:  1726265 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1726265----T:  1728870 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728870----T:  1731475 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1731475----T:  1734080 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734080----T:  1736685 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736685----T:  1739290 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739290----T:  1741895 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1741895----T:  1744500 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744500----T:  1747105 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1747105----T:  1749710 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749710----T:  1752315 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752315----T:  1754920 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1754920----T:  1757525 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757525----T:  1760130 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1760130----T:  1762735 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1762735----T:  1765340 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765340----T:  1767945 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1767945----T:  1770550 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770550----T:  1773155 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1773155----T:  1775760 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1775760----T:  1778365 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778365----T:  1780970 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1780970----T:  1783575 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783575----T:  1786180 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1786180----T:  1788785 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1788785----T:  1791390 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791390----T:  1793995 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1793995----T:  1796600 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796600----T:  1799205 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1799205----T:  1801810 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1801810----T:  1804415 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804415----T:  1807020 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1807020----T:  1809625 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809625----T:  1812230 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1812230----T:  1814835 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814835----T:  1817440 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817440----T:  1820045 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1820045----T:  1822650 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1822650----T:  1825255 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1825255----T:  1827860 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827860----T:  1830465 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830465----T:  1833070 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1833070----T:  1835675 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835675----T:  1838280 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838280----T:  1840885 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840885----T:  1843490 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843490----T:  1846095 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1846095----T:  1848700 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848700----T:  1851305 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851305----T:  1853910 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1853910----T:  1856515 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856515----T:  1859120 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1859120----T:  1861725 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861725----T:  1864330 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864330----T:  1866935 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1866935----T:  1869540 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869540----T:  1872145 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1872145----T:  1874750 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874750----T:  1877355 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877355----T:  1879960 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1879960----T:  1882565 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1883202----T:  1885807 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1885807----T:  1888412 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888412----T:  1891017 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891017----T:  1893622 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1893622----T:  1896227 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1896227----T:  1898832 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1898832----T:  1901437 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1901437----T:  1904042 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904042----T:  1906647 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1906647----T:  1909252 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1909252----T:  1911857 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1911857----T:  1914462 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1914462----T:  1917067 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1917067----T:  1919672 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1919672----T:  1922277 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922277----T:  1924882 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924882----T:  1927487 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927487----T:  1930092 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930092----T:  1932697 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932697----T:  1935302 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935302----T:  1937907 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937907----T:  1940512 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940512----T:  1943117 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943117----T:  1945722 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945722----T:  1948327 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948327----T:  1950932 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950932----T:  1953537 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1953537----T:  1956142 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956142----T:  1958747 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1958747----T:  1961352 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961352----T:  1963957 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963957----T:  1966562 	 St: c08d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1966562----T:  1969167 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1969167----T:  1971772 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1971772----T:  1974377 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1974377----T:  1976982 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976982----T:  1979587 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1979587----T:  1982192 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1982192----T:  1984797 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1984797----T:  1987402 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1987402----T:  1990007 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1990007----T:  1992612 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1992612----T:  1995217 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1995217----T:  1997822 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1997822----T:  2000427 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2000427----T:  2003032 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2003032----T:  2005637 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2005637----T:  2008242 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2008242----T:  2010847 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2010847----T:  2013452 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2013452----T:  2016057 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2016057----T:  2018662 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2018662----T:  2021267 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2021267----T:  2023872 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023872----T:  2026477 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026477----T:  2029082 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029082----T:  2031687 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031687----T:  2034292 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034292----T:  2036897 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036897----T:  2039502 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039502----T:  2042107 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042107----T:  2044712 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2045236----T:  2047841 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047841----T:  2050446 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2050446----T:  2053051 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2053051----T:  2055656 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2055656----T:  2058261 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2058261----T:  2060866 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060866----T:  2063471 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2063471----T:  2066076 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2066076----T:  2068681 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2068681----T:  2071286 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2071286----T:  2073891 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073891----T:  2076496 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2076496----T:  2079101 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2079101----T:  2081706 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2081706----T:  2084311 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2084311----T:  2086916 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086916----T:  2089521 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2089521----T:  2092126 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2092126----T:  2094731 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2094731----T:  2097336 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2097336----T:  2099941 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099941----T:  2102546 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2102546----T:  2105151 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2105151----T:  2107756 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2107756----T:  2110361 	 St: c0914000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2110361----T:  2112966 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112966----T:  2115571 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2115571----T:  2118176 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2118176----T:  2120781 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2120781----T:  2123386 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2123386----T:  2125991 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125991----T:  2128596 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128596----T:  2131201 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2131201----T:  2133806 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133806----T:  2136411 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2136411----T:  2139016 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2139016----T:  2141621 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141621----T:  2144226 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2144226----T:  2146831 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146831----T:  2149436 	 St: c08da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2149436----T:  2152041 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2152041----T:  2154646 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154646----T:  2157251 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2157251----T:  2159856 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159856----T:  2162461 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2163101----T:  2165706 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2165706----T:  2168311 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2168311----T:  2170916 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2170916----T:  2173521 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2173521----T:  2176126 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2176126----T:  2178731 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2178731----T:  2181336 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2181336----T:  2183941 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2183941----T:  2186546 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2186546----T:  2189151 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2189151----T:  2191756 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2191756----T:  2194361 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2194361----T:  2196966 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2196966----T:  2199571 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2199571----T:  2202176 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2202176----T:  2204781 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2204781----T:  2207386 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2207386----T:  2209991 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209991----T:  2212596 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2212596----T:  2215201 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2215201----T:  2217806 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217806----T:  2220411 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2220411----T:  2223016 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2223016----T:  2225621 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2225621----T:  2228226 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2228226----T:  2230831 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2230831----T:  2233436 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455832----T:  2459358 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.380824)
F:  2459358----T:  2461893 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2461894----T:  2464429 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2686580----T:  3733374 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(706.815674)
F:  2687117----T:  2689722 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689722----T:  2692327 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692327----T:  2694932 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2694932----T:  2697537 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697537----T:  2700142 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700142----T:  2702747 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702747----T:  2705352 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705352----T:  2707957 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2707957----T:  2710562 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710562----T:  2713167 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713167----T:  2715772 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715772----T:  2718377 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718377----T:  2720982 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2720982----T:  2723587 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723587----T:  2726192 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726192----T:  2728797 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728797----T:  2731402 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731402----T:  2734007 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734007----T:  2736612 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736612----T:  2739217 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739217----T:  2741822 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2741822----T:  2744427 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744427----T:  2747032 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747032----T:  2749637 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749637----T:  2752242 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752242----T:  2754847 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754847----T:  2757452 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757452----T:  2760057 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760057----T:  2762662 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762662----T:  2765267 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765267----T:  2767872 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2767872----T:  2770477 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770477----T:  2773082 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773082----T:  2775687 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775687----T:  2778292 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778292----T:  2780897 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780897----T:  2783502 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783502----T:  2786107 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786107----T:  2788712 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788712----T:  2791317 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791317----T:  2793922 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793922----T:  2796527 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796527----T:  2799132 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799132----T:  2801737 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801737----T:  2804342 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804342----T:  2806947 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806947----T:  2809552 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809552----T:  2812157 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812157----T:  2814762 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814762----T:  2817367 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817367----T:  2819972 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2819972----T:  2822577 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822577----T:  2825182 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825182----T:  2827787 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827787----T:  2830392 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830392----T:  2832997 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832997----T:  2835602 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835602----T:  2838207 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838207----T:  2840812 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840812----T:  2843417 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843417----T:  2846022 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846022----T:  2848627 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848627----T:  2851232 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851232----T:  2853837 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853837----T:  2856442 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856442----T:  2859047 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859047----T:  2861652 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861652----T:  2864257 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864257----T:  2866862 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866862----T:  2869467 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869467----T:  2872072 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2872072----T:  2874677 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874677----T:  2877282 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877282----T:  2879887 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879887----T:  2882492 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882492----T:  2885097 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885097----T:  2887702 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887702----T:  2890307 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890307----T:  2892912 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892912----T:  2895517 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895517----T:  2898122 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898122----T:  2900727 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900727----T:  2903332 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903332----T:  2905937 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2905937----T:  2908542 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908542----T:  2911147 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911147----T:  2913752 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2913752----T:  2916357 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916357----T:  2918962 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2918962----T:  2921567 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921567----T:  2924172 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924172----T:  2926777 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2926777----T:  2929382 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929382----T:  2931987 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2931987----T:  2934592 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934592----T:  2937197 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937197----T:  2939802 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2939802----T:  2942407 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942407----T:  2945012 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2945012----T:  2947617 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947617----T:  2950222 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950222----T:  2952827 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2952827----T:  2955432 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955432----T:  2958037 	 St: c08fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2958037----T:  2960642 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960642----T:  2963247 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963247----T:  2965852 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2965852----T:  2968457 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968457----T:  2971062 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2971062----T:  2973667 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2973667----T:  2976272 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976272----T:  2978877 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2978877----T:  2981482 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981482----T:  2984087 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984087----T:  2986692 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2986692----T:  2989297 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989297----T:  2991902 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991902----T:  2994507 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994507----T:  2997112 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2997112----T:  2999717 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2999717----T:  3002322 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002322----T:  3004927 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3004927----T:  3007532 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007532----T:  3010137 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010137----T:  3012742 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3012742----T:  3015347 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015347----T:  3017952 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017952----T:  3020557 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020557----T:  3023162 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023162----T:  3025767 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3025767----T:  3028372 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028372----T:  3030977 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030977----T:  3033582 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033582----T:  3036187 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036187----T:  3038792 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038792----T:  3041397 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041397----T:  3044002 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3044002----T:  3046607 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046607----T:  3049212 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049212----T:  3051817 	 St: c08c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3051817----T:  3054422 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3054422----T:  3057027 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3057027----T:  3059632 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3059632----T:  3062237 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3062237----T:  3064842 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3064842----T:  3067447 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3067447----T:  3070052 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3070052----T:  3072657 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072657----T:  3075262 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3075262----T:  3077867 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3077867----T:  3080472 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080472----T:  3083077 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3083077----T:  3085682 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3086214----T:  3088819 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3088819----T:  3091424 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091424----T:  3094029 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3094029----T:  3096634 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3096634----T:  3099239 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3099239----T:  3101844 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3101844----T:  3104449 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3104449----T:  3107054 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3107054----T:  3109659 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3109659----T:  3112264 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3112264----T:  3114869 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3114869----T:  3117474 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3117474----T:  3120079 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3120079----T:  3122684 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3122684----T:  3125289 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3125289----T:  3127894 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3127894----T:  3130499 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3130499----T:  3133104 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3133104----T:  3135709 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3135709----T:  3138314 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3138314----T:  3140919 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3140919----T:  3143524 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3143524----T:  3146129 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146129----T:  3148734 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3148734----T:  3151339 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3151339----T:  3153944 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3153944----T:  3156549 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3156549----T:  3159154 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3159154----T:  3161759 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3161759----T:  3164364 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3164364----T:  3166969 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3166969----T:  3169574 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3169574----T:  3172179 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3172179----T:  3174784 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3174784----T:  3177389 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3177389----T:  3179994 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3179994----T:  3182599 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3182599----T:  3185204 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3185204----T:  3187809 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3187809----T:  3190414 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3190414----T:  3193019 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3193019----T:  3195624 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3195624----T:  3198229 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3198229----T:  3200834 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3200834----T:  3203439 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3203439----T:  3206044 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3206044----T:  3208649 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3208649----T:  3211254 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3211254----T:  3213859 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3213859----T:  3216464 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3216464----T:  3219069 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3219069----T:  3221674 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3221674----T:  3224279 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3224279----T:  3226884 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3226884----T:  3229489 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3229489----T:  3232094 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3232094----T:  3234699 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3234699----T:  3237304 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3237304----T:  3239909 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3239909----T:  3242514 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3242514----T:  3245119 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3245119----T:  3247724 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3247724----T:  3250329 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3250329----T:  3252934 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3252934----T:  3255539 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255539----T:  3258144 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3258144----T:  3260749 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3260749----T:  3263354 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3263354----T:  3265959 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3265959----T:  3268564 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3268564----T:  3271169 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3271169----T:  3273774 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3273774----T:  3276379 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3276379----T:  3278984 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278984----T:  3281589 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3281589----T:  3284194 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3284194----T:  3286799 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3286799----T:  3289404 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3289404----T:  3292009 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3292009----T:  3294614 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3294614----T:  3297219 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3297219----T:  3299824 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3299824----T:  3302429 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3302429----T:  3305034 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3305034----T:  3307639 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3307639----T:  3310244 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3310244----T:  3312849 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3312849----T:  3315454 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3315454----T:  3318059 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3318617----T:  3321222 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3321222----T:  3323827 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3323827----T:  3326432 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3326432----T:  3329037 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329037----T:  3331642 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3331642----T:  3334247 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3334247----T:  3336852 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3336852----T:  3339457 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3339457----T:  3342062 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3342062----T:  3344667 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3344667----T:  3347272 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3347272----T:  3349877 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3349877----T:  3352482 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3352482----T:  3355087 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3355087----T:  3357692 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3357692----T:  3360297 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3360297----T:  3362902 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3362902----T:  3365507 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3365507----T:  3368112 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3368112----T:  3370717 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3370717----T:  3373322 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3373322----T:  3375927 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3375927----T:  3378532 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3378532----T:  3381137 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3381137----T:  3383742 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3383742----T:  3386347 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3386347----T:  3388952 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3388952----T:  3391557 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3391557----T:  3394162 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3394162----T:  3396767 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3396767----T:  3399372 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3399372----T:  3401977 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3401977----T:  3404582 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3404582----T:  3407187 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3407187----T:  3409792 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3409792----T:  3412397 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3412397----T:  3415002 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415002----T:  3417607 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3417607----T:  3420212 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3420212----T:  3422817 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3422817----T:  3425422 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3425422----T:  3428027 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428027----T:  3430632 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3430632----T:  3433237 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3433237----T:  3435842 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3435842----T:  3438447 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3438447----T:  3441052 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3441052----T:  3443657 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3443657----T:  3446262 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3446262----T:  3448867 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3448867----T:  3451472 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3451472----T:  3454077 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3454077----T:  3456682 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3456682----T:  3459287 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3459287----T:  3461892 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3461892----T:  3464497 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3464497----T:  3467102 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3467102----T:  3469707 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3469707----T:  3472312 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3472312----T:  3474917 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3474917----T:  3477522 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3477522----T:  3480127 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3480127----T:  3482732 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3482732----T:  3485337 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3485337----T:  3487942 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3487942----T:  3490547 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3490547----T:  3493152 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3493152----T:  3495757 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3495757----T:  3498362 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3498362----T:  3500967 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501511----T:  3504116 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504116----T:  3506721 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3506721----T:  3509326 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509326----T:  3511931 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3511931----T:  3514536 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514536----T:  3517141 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517141----T:  3519746 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519746----T:  3522351 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522351----T:  3524956 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3524956----T:  3527561 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527561----T:  3530166 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530166----T:  3532771 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532771----T:  3535376 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535376----T:  3537981 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3537981----T:  3540586 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540586----T:  3543191 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543191----T:  3545796 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3545796----T:  3548401 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548401----T:  3551006 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551006----T:  3553611 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553611----T:  3556216 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3556216----T:  3558821 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3558821----T:  3561426 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561426----T:  3564031 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564031----T:  3566636 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566636----T:  3569241 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3569241----T:  3571846 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3571846----T:  3574451 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574451----T:  3577056 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577056----T:  3579661 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579661----T:  3582266 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582266----T:  3584871 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3584871----T:  3587476 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587476----T:  3590081 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590081----T:  3592686 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592686----T:  3595291 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595291----T:  3597896 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3597896----T:  3600501 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600501----T:  3603106 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3603106----T:  3605711 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605711----T:  3608316 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608316----T:  3610921 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3610921----T:  3613526 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613526----T:  3616131 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616131----T:  3618736 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618736----T:  3621341 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621341----T:  3623946 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3623946----T:  3626551 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626551----T:  3629156 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629156----T:  3631761 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631761----T:  3634366 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634366----T:  3636971 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3636971----T:  3639576 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639576----T:  3642181 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3642181----T:  3644786 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3644786----T:  3647391 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647391----T:  3649996 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3649996----T:  3652601 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652601----T:  3655206 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3655206----T:  3657811 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3657811----T:  3660416 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660416----T:  3663021 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3663021----T:  3665626 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3666026----T:  3668631 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3668631----T:  3671236 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3671236----T:  3673841 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673841----T:  3676446 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3676446----T:  3679051 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3679051----T:  3681656 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681656----T:  3684261 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3684261----T:  3686866 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3686866----T:  3689471 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3689471----T:  3692076 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692076----T:  3694681 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694681----T:  3697286 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3697286----T:  3699891 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3699891----T:  3702496 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3702496----T:  3705101 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3705101----T:  3707706 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707706----T:  3710311 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3710311----T:  3712916 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3712916----T:  3715521 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715521----T:  3718126 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3718126----T:  3720731 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3720731----T:  3723336 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3723336----T:  3725941 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725941----T:  3728546 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3955524----T:  3959473 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.666442)
F:  3959473----T:  3962008 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3962009----T:  3964544 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4186695----T:  6530941 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(1582.880493)
F:  4187235----T:  4189840 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189840----T:  4192445 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4192445----T:  4195050 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195050----T:  4197655 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197655----T:  4200260 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200260----T:  4202865 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202865----T:  4205470 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205470----T:  4208075 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208075----T:  4210680 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210680----T:  4213285 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213285----T:  4215890 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215890----T:  4218495 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218495----T:  4221100 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221100----T:  4223705 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223705----T:  4226310 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226310----T:  4228915 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228915----T:  4231520 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231520----T:  4234125 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234125----T:  4236730 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236730----T:  4239335 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239335----T:  4241940 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241940----T:  4244545 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244545----T:  4247150 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247150----T:  4249755 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249755----T:  4252360 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252360----T:  4254965 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4254965----T:  4257570 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257570----T:  4260175 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260175----T:  4262780 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262780----T:  4265385 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265385----T:  4267990 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4267990----T:  4270595 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270595----T:  4273200 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273200----T:  4275805 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275805----T:  4278410 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278410----T:  4281015 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281015----T:  4283620 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283620----T:  4286225 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286225----T:  4288830 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288830----T:  4291435 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291435----T:  4294040 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294040----T:  4296645 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296645----T:  4299250 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299250----T:  4301855 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301855----T:  4304460 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304460----T:  4307065 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307065----T:  4309670 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309670----T:  4312275 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312275----T:  4314880 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314880----T:  4317485 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317485----T:  4320090 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320090----T:  4322695 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322695----T:  4325300 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325300----T:  4327905 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327905----T:  4330510 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330510----T:  4333115 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333115----T:  4335720 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335720----T:  4338325 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338325----T:  4340930 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340930----T:  4343535 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343535----T:  4346140 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346140----T:  4348745 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348745----T:  4351350 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351350----T:  4353955 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353955----T:  4356560 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356560----T:  4359165 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359165----T:  4361770 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361770----T:  4364375 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364375----T:  4366980 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4366980----T:  4369585 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369585----T:  4372190 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4372190----T:  4374795 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4374795----T:  4377400 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4377400----T:  4380005 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380005----T:  4382610 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382610----T:  4385215 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4385215----T:  4387820 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4387820----T:  4390425 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4390425----T:  4393030 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393030----T:  4395635 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4395635----T:  4398240 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4398240----T:  4400845 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4400845----T:  4403450 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4403450----T:  4406055 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406055----T:  4408660 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4408660----T:  4411265 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4411265----T:  4413870 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4413870----T:  4416475 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4416475----T:  4419080 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4419080----T:  4421685 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4421685----T:  4424290 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4424290----T:  4426895 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4426895----T:  4429500 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4429500----T:  4432105 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4432105----T:  4434710 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4434710----T:  4437315 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4437315----T:  4439920 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4439920----T:  4442525 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4442525----T:  4445130 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4445130----T:  4447735 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4447735----T:  4450340 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4450340----T:  4452945 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4452945----T:  4455550 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4455550----T:  4458155 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4458155----T:  4460760 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4460760----T:  4463365 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4463365----T:  4465970 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4465970----T:  4468575 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4468575----T:  4471180 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4471180----T:  4473785 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4473785----T:  4476390 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4476390----T:  4478995 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4478995----T:  4481600 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4481600----T:  4484205 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4484205----T:  4486810 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4486810----T:  4489415 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4489415----T:  4492020 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492020----T:  4494625 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4494625----T:  4497230 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4497230----T:  4499835 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4499835----T:  4502440 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4502440----T:  4505045 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505045----T:  4507650 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4507650----T:  4510255 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4510255----T:  4512860 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4512860----T:  4515465 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4515465----T:  4518070 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518070----T:  4520675 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4520675----T:  4523280 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4523280----T:  4525885 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4525885----T:  4528490 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4528490----T:  4531095 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4531095----T:  4533700 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4533700----T:  4536305 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4536305----T:  4538910 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4538910----T:  4541515 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4541515----T:  4544120 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4544120----T:  4546725 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4546725----T:  4549330 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4549330----T:  4551935 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4551935----T:  4554540 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4554540----T:  4557145 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4557145----T:  4559750 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4559750----T:  4562355 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4562355----T:  4564960 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4564960----T:  4567565 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4567565----T:  4570170 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4570170----T:  4572775 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4572775----T:  4575380 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4575380----T:  4577985 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4577985----T:  4580590 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4580590----T:  4583195 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4583195----T:  4585800 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4585800----T:  4588405 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4588405----T:  4591010 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4591010----T:  4593615 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4593615----T:  4596220 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4596220----T:  4598825 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4598825----T:  4601430 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4601430----T:  4604035 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4604035----T:  4606640 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4606640----T:  4609245 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4609245----T:  4611850 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4611850----T:  4614455 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4614455----T:  4617060 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4617060----T:  4619665 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4619665----T:  4622270 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4622270----T:  4624875 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4624875----T:  4627480 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4627480----T:  4630085 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4630085----T:  4632690 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4632690----T:  4635295 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4635295----T:  4637900 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4637900----T:  4640505 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4640505----T:  4643110 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4643110----T:  4645715 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4645715----T:  4648320 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4648320----T:  4650925 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4650925----T:  4653530 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4653530----T:  4656135 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4656135----T:  4658740 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4658740----T:  4661345 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4661345----T:  4663950 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4663950----T:  4666555 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4666555----T:  4669160 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4669160----T:  4671765 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4671765----T:  4674370 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4674370----T:  4676975 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4676975----T:  4679580 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4679580----T:  4682185 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4682185----T:  4684790 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4684790----T:  4687395 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4687395----T:  4690000 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4690000----T:  4692605 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4693069----T:  4695674 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4695674----T:  4698279 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4698279----T:  4700884 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4700884----T:  4703489 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4703489----T:  4706094 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4706094----T:  4708699 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4708699----T:  4711304 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4711304----T:  4713909 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4713909----T:  4716514 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4716514----T:  4719119 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4719119----T:  4721724 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4721724----T:  4724329 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4724329----T:  4726934 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4726934----T:  4729539 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4729539----T:  4732144 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4732144----T:  4734749 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4734749----T:  4737354 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4737354----T:  4739959 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4739959----T:  4742564 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4742564----T:  4745169 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4745169----T:  4747774 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4747774----T:  4750379 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4750379----T:  4752984 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4752984----T:  4755589 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4755589----T:  4758194 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4758194----T:  4760799 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4760799----T:  4763404 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4763404----T:  4766009 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4766009----T:  4768614 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4768614----T:  4771219 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4771219----T:  4773824 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4773824----T:  4776429 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4776429----T:  4779034 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4779034----T:  4781639 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4781639----T:  4784244 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4784244----T:  4786849 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4786849----T:  4789454 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4789454----T:  4792059 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4792059----T:  4794664 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4794664----T:  4797269 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4797269----T:  4799874 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4799874----T:  4802479 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4802479----T:  4805084 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4805084----T:  4807689 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4807689----T:  4810294 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4810294----T:  4812899 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4812899----T:  4815504 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4815504----T:  4818109 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4818109----T:  4820714 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4820714----T:  4823319 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4823319----T:  4825924 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4825924----T:  4828529 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4828529----T:  4831134 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4831134----T:  4833739 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4833739----T:  4836344 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4836344----T:  4838949 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4838949----T:  4841554 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4841554----T:  4844159 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4844159----T:  4846764 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4846764----T:  4849369 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4849369----T:  4851974 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4851974----T:  4854579 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4854579----T:  4857184 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4857184----T:  4859789 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4859789----T:  4862394 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4862394----T:  4864999 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4864999----T:  4867604 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4867604----T:  4870209 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4870209----T:  4872814 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4872814----T:  4875419 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4875419----T:  4878024 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4878024----T:  4880629 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4880629----T:  4883234 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4883234----T:  4885839 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4885839----T:  4888444 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4888444----T:  4891049 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4891049----T:  4893654 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4893654----T:  4896259 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4896259----T:  4898864 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4898864----T:  4901469 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4901469----T:  4904074 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4904074----T:  4906679 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4906679----T:  4909284 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4909284----T:  4911889 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4911889----T:  4914494 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4914494----T:  4917099 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4917099----T:  4919704 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4919704----T:  4922309 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4922309----T:  4924914 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4924914----T:  4927519 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4927519----T:  4930124 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4930124----T:  4932729 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4932729----T:  4935334 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4935334----T:  4937939 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4937939----T:  4940544 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4940544----T:  4943149 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4943149----T:  4945754 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4945754----T:  4948359 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4948359----T:  4950964 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4950964----T:  4953569 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4953569----T:  4956174 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4956174----T:  4958779 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4958779----T:  4961384 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4961384----T:  4963989 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4963989----T:  4966594 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4966594----T:  4969199 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4969199----T:  4971804 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4971804----T:  4974409 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4974409----T:  4977014 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4977014----T:  4979619 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4979619----T:  4982224 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4982224----T:  4984829 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984829----T:  4987434 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4987434----T:  4990039 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4990039----T:  4992644 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992644----T:  4995249 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4995249----T:  4997854 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4997854----T:  5000459 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5000459----T:  5003064 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5003064----T:  5005669 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5005669----T:  5008274 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5008274----T:  5010879 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5010879----T:  5013484 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5013484----T:  5016089 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016089----T:  5018694 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5018694----T:  5021299 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5021299----T:  5023904 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5023904----T:  5026509 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5026509----T:  5029114 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5029114----T:  5031719 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031719----T:  5034324 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5034324----T:  5036929 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036929----T:  5039534 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039534----T:  5042139 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5042139----T:  5044744 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044744----T:  5047349 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5047349----T:  5049954 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049954----T:  5052559 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052559----T:  5055164 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5055164----T:  5057769 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057769----T:  5060374 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060374----T:  5062979 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062979----T:  5065584 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065584----T:  5068189 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5068189----T:  5070794 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070794----T:  5073399 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5073399----T:  5076004 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5076004----T:  5078609 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078609----T:  5081214 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5081214----T:  5083819 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083819----T:  5086424 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5086424----T:  5089029 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5089029----T:  5091634 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5091634----T:  5094239 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5094239----T:  5096844 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096844----T:  5099449 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5099449----T:  5102054 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5102054----T:  5104659 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5104659----T:  5107264 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5107264----T:  5109869 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109869----T:  5112474 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5112474----T:  5115079 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5115079----T:  5117684 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5117684----T:  5120289 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5120289----T:  5122894 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122894----T:  5125499 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5125499----T:  5128104 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5128104----T:  5130709 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5130709----T:  5133314 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5133314----T:  5135919 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135919----T:  5138524 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5138524----T:  5141129 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5141129----T:  5143734 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143734----T:  5146339 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5146339----T:  5148944 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148944----T:  5151549 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151549----T:  5154154 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5154154----T:  5156759 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156759----T:  5159364 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5159364----T:  5161969 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161969----T:  5164574 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164574----T:  5167179 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5167179----T:  5169784 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169784----T:  5172389 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5172389----T:  5174994 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174994----T:  5177599 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177599----T:  5180204 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5180204----T:  5182809 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182809----T:  5185414 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5185414----T:  5188019 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5188019----T:  5190624 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5190624----T:  5193229 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5193229----T:  5195834 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5196373----T:  5198978 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5198978----T:  5201583 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5201583----T:  5204188 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5204188----T:  5206793 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5206793----T:  5209398 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5209398----T:  5212003 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5212003----T:  5214608 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5214608----T:  5217213 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5217213----T:  5219818 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5219818----T:  5222423 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5222423----T:  5225028 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5225028----T:  5227633 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5227633----T:  5230238 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5230238----T:  5232843 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5232843----T:  5235448 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5235448----T:  5238053 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5238053----T:  5240658 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5240658----T:  5243263 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5243263----T:  5245868 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245868----T:  5248473 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5248473----T:  5251078 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5251078----T:  5253683 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5253683----T:  5256288 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5256288----T:  5258893 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5258893----T:  5261498 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5261498----T:  5264103 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5264103----T:  5266708 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5266708----T:  5269313 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5269313----T:  5271918 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5271918----T:  5274523 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5274523----T:  5277128 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5277128----T:  5279733 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5279733----T:  5282338 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5282338----T:  5284943 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5284943----T:  5287548 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5287548----T:  5290153 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5290153----T:  5292758 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5292758----T:  5295363 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5295363----T:  5297968 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5297968----T:  5300573 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5300573----T:  5303178 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5303178----T:  5305783 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5305783----T:  5308388 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5308388----T:  5310993 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310993----T:  5313598 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313598----T:  5316203 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5316203----T:  5318808 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318808----T:  5321413 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5321413----T:  5324018 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5324018----T:  5326623 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5326623----T:  5329228 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5329228----T:  5331833 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5331833----T:  5334438 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5334438----T:  5337043 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5337043----T:  5339648 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5339648----T:  5342253 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5342253----T:  5344858 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5344858----T:  5347463 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5347463----T:  5350068 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5350068----T:  5352673 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5352673----T:  5355278 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5355278----T:  5357883 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5357883----T:  5360488 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5360488----T:  5363093 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5363093----T:  5365698 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5365698----T:  5368303 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5368303----T:  5370908 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5370908----T:  5373513 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5373513----T:  5376118 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5376118----T:  5378723 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5378723----T:  5381328 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5381328----T:  5383933 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5383933----T:  5386538 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5386538----T:  5389143 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5389143----T:  5391748 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5391748----T:  5394353 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394353----T:  5396958 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5396958----T:  5399563 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5399563----T:  5402168 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5402168----T:  5404773 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5404773----T:  5407378 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407378----T:  5409983 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5409983----T:  5412588 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412588----T:  5415193 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5415193----T:  5417798 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5417798----T:  5420403 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420403----T:  5423008 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5423008----T:  5425613 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425613----T:  5428218 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428218----T:  5430823 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430823----T:  5433428 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433428----T:  5436033 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5436033----T:  5438638 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438638----T:  5441243 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5441243----T:  5443848 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443848----T:  5446453 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446453----T:  5449058 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5449058----T:  5451663 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451663----T:  5454268 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5454268----T:  5456873 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5456873----T:  5459478 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5459478----T:  5462083 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5462083----T:  5464688 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5464688----T:  5467293 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5467293----T:  5469898 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5469898----T:  5472503 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5472503----T:  5475108 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5475108----T:  5477713 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5477713----T:  5480318 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480318----T:  5482923 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5482923----T:  5485528 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5485528----T:  5488133 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5488133----T:  5490738 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5490738----T:  5493343 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493343----T:  5495948 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5495948----T:  5498553 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5498553----T:  5501158 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5501158----T:  5503763 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5503763----T:  5506368 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506368----T:  5508973 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5508973----T:  5511578 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5511578----T:  5514183 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5514183----T:  5516788 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5516788----T:  5519393 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5519393----T:  5521998 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5521998----T:  5524603 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524603----T:  5527208 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5527208----T:  5529813 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5529813----T:  5532418 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5532418----T:  5535023 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5535023----T:  5537628 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537628----T:  5540233 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5540233----T:  5542838 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5542838----T:  5545443 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5545443----T:  5548048 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5548048----T:  5550653 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550653----T:  5553258 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5553258----T:  5555863 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5555863----T:  5558468 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558468----T:  5561073 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5561073----T:  5563678 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563678----T:  5566283 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566283----T:  5568888 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5568888----T:  5571493 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571493----T:  5574098 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574098----T:  5576703 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5576703----T:  5579308 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579308----T:  5581913 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581913----T:  5584518 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5584518----T:  5587123 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587123----T:  5589728 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5589728----T:  5592333 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592333----T:  5594938 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5594938----T:  5597543 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5597543----T:  5600148 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600148----T:  5602753 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5602753----T:  5605358 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605358----T:  5607963 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5607963----T:  5610568 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610568----T:  5613173 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613173----T:  5615778 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5615778----T:  5618383 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5618383----T:  5620988 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5620988----T:  5623593 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5623593----T:  5626198 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626198----T:  5628803 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5628803----T:  5631408 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631408----T:  5634013 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634013----T:  5636618 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5636618----T:  5639223 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639223----T:  5641828 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5641828----T:  5644433 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644433----T:  5647038 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647038----T:  5649643 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5649643----T:  5652248 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5652248----T:  5654853 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5654853----T:  5657458 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657458----T:  5660063 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660063----T:  5662668 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5662668----T:  5665273 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665273----T:  5667878 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5667878----T:  5670483 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670483----T:  5673088 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673548----T:  5676153 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676153----T:  5678758 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678758----T:  5681363 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681363----T:  5683968 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683968----T:  5686573 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686573----T:  5689178 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689178----T:  5691783 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691783----T:  5694388 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694388----T:  5696993 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696993----T:  5699598 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699598----T:  5702203 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702203----T:  5704808 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704808----T:  5707413 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5707413----T:  5710018 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5710018----T:  5712623 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712623----T:  5715228 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715228----T:  5717833 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717833----T:  5720438 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720438----T:  5723043 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723043----T:  5725648 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725648----T:  5728253 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728253----T:  5730858 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730858----T:  5733463 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733463----T:  5736068 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736068----T:  5738673 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738673----T:  5741278 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741278----T:  5743883 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743883----T:  5746488 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746488----T:  5749093 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749093----T:  5751698 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751698----T:  5754303 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754303----T:  5756908 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756908----T:  5759513 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759513----T:  5762118 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762118----T:  5764723 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764723----T:  5767328 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5767328----T:  5769933 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769933----T:  5772538 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772538----T:  5775143 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775143----T:  5777748 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5777748----T:  5780353 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780353----T:  5782958 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782958----T:  5785563 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785563----T:  5788168 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788168----T:  5790773 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5790773----T:  5793378 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793378----T:  5795983 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795983----T:  5798588 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798588----T:  5801193 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801193----T:  5803798 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5803798----T:  5806403 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806403----T:  5809008 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809008----T:  5811613 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811613----T:  5814218 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814218----T:  5816823 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816823----T:  5819428 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819428----T:  5822033 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822033----T:  5824638 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824638----T:  5827243 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827243----T:  5829848 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829848----T:  5832453 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832453----T:  5835058 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835058----T:  5837663 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837663----T:  5840268 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840268----T:  5842873 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842873----T:  5845478 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845478----T:  5848083 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848083----T:  5850688 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850688----T:  5853293 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853293----T:  5855898 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855898----T:  5858503 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858503----T:  5861108 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861108----T:  5863713 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5863713----T:  5866318 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5866318----T:  5868923 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868923----T:  5871528 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5871528----T:  5874133 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874133----T:  5876738 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5876738----T:  5879343 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5879343----T:  5881948 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5881948----T:  5884553 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5884553----T:  5887158 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887158----T:  5889763 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5889763----T:  5892368 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5892368----T:  5894973 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5894973----T:  5897578 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5897578----T:  5900183 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5900183----T:  5902788 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5902788----T:  5905393 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5905393----T:  5907998 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5907998----T:  5910603 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5910603----T:  5913208 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5913208----T:  5915813 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5915813----T:  5918418 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5918418----T:  5921023 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921023----T:  5923628 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5923628----T:  5926233 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5926233----T:  5928838 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5928838----T:  5931443 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5931443----T:  5934048 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934048----T:  5936653 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5936653----T:  5939258 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5939258----T:  5941863 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5941863----T:  5944468 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5944468----T:  5947073 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947073----T:  5949678 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5949678----T:  5952283 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5952283----T:  5954888 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5954888----T:  5957493 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5957493----T:  5960098 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5960098----T:  5962703 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5962703----T:  5965308 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5965308----T:  5967913 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967913----T:  5970518 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5970518----T:  5973123 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5973123----T:  5975728 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5975728----T:  5978333 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5978333----T:  5980938 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980938----T:  5983543 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5983543----T:  5986148 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986148----T:  5988753 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988753----T:  5991358 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5991358----T:  5993963 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993963----T:  5996568 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5996568----T:  5999173 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5999173----T:  6001778 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001778----T:  6004383 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6004383----T:  6006988 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006988----T:  6009593 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6009593----T:  6012198 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6012198----T:  6014803 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014803----T:  6017408 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6017408----T:  6020013 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020013----T:  6022618 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6022618----T:  6025223 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6025223----T:  6027828 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027828----T:  6030433 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6030433----T:  6033038 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033038----T:  6035643 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6035643----T:  6038248 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6038248----T:  6040853 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040853----T:  6043458 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6043458----T:  6046063 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046063----T:  6048668 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6048668----T:  6051273 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6051273----T:  6053878 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053878----T:  6056483 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6056483----T:  6059088 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059088----T:  6061693 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6061693----T:  6064298 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6064298----T:  6066903 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066903----T:  6069508 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6069508----T:  6072113 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6072113----T:  6074718 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074718----T:  6077323 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6077323----T:  6079928 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079928----T:  6082533 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6082533----T:  6085138 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6085138----T:  6087743 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087743----T:  6090348 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6090348----T:  6092953 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092953----T:  6095558 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6095558----T:  6098163 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6098163----T:  6100768 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100768----T:  6103373 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6103373----T:  6105978 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105978----T:  6108583 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6108583----T:  6111188 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6111188----T:  6113793 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6113793----T:  6116398 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116398----T:  6119003 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119003----T:  6121608 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6121608----T:  6124213 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124213----T:  6126818 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6126818----T:  6129423 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129423----T:  6132028 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132028----T:  6134633 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6134633----T:  6137238 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137238----T:  6139843 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6139843----T:  6142448 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142448----T:  6145053 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145053----T:  6147658 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6147658----T:  6150263 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150263----T:  6152868 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6152868----T:  6155473 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155473----T:  6158078 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158078----T:  6160683 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6160683----T:  6163288 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163288----T:  6165893 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6165893----T:  6168498 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6168498----T:  6171103 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171103----T:  6173708 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6173708----T:  6176313 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176313----T:  6178918 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6178918----T:  6181523 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6181523----T:  6184128 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184128----T:  6186733 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6186733----T:  6189338 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189338----T:  6191943 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6191943----T:  6194548 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6194548----T:  6197153 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197153----T:  6199758 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6199758----T:  6202363 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202760----T:  6205365 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205365----T:  6207970 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6207970----T:  6210575 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210575----T:  6213180 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6213180----T:  6215785 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215785----T:  6218390 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6218390----T:  6220995 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6220995----T:  6223600 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223600----T:  6226205 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226205----T:  6228810 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228810----T:  6231415 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6231415----T:  6234020 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234020----T:  6236625 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236625----T:  6239230 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6239230----T:  6241835 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241835----T:  6244440 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244440----T:  6247045 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247045----T:  6249650 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249650----T:  6252255 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6252255----T:  6254860 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254860----T:  6257465 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6257465----T:  6260070 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260070----T:  6262675 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6262675----T:  6265280 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6265280----T:  6267885 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267885----T:  6270490 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6270490----T:  6273095 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6273095----T:  6275700 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6275700----T:  6278305 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6278305----T:  6280910 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6280910----T:  6283515 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6283515----T:  6286120 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6286120----T:  6288725 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6288725----T:  6291330 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6291330----T:  6293935 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6293935----T:  6296540 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6296540----T:  6299145 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6299145----T:  6301750 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6301750----T:  6304355 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6304355----T:  6306960 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6306960----T:  6309565 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6309565----T:  6312170 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6312170----T:  6314775 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6314775----T:  6317380 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6317380----T:  6319985 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6319985----T:  6322590 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6322590----T:  6325195 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6325195----T:  6327800 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6327800----T:  6330405 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6330405----T:  6333010 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6333010----T:  6335615 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6335615----T:  6338220 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6338220----T:  6340825 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6340825----T:  6343430 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6343430----T:  6346035 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6346035----T:  6348640 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6348640----T:  6351245 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6351245----T:  6353850 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6353850----T:  6356455 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6356455----T:  6359060 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6359060----T:  6361665 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6361665----T:  6364270 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6364270----T:  6366875 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6366875----T:  6369480 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6369480----T:  6372085 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6372085----T:  6374690 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6374690----T:  6377295 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6377295----T:  6379900 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6379900----T:  6382505 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6382505----T:  6385110 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6385110----T:  6387715 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6387715----T:  6390320 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6390320----T:  6392925 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6392925----T:  6395530 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6395530----T:  6398135 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6398135----T:  6400740 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6400740----T:  6403345 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6403345----T:  6405950 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6405950----T:  6408555 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6408555----T:  6411160 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6411160----T:  6413765 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6413765----T:  6416370 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6416370----T:  6418975 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6418975----T:  6421580 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6421580----T:  6424185 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6424185----T:  6426790 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6426790----T:  6429395 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6429395----T:  6432000 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6432000----T:  6434605 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434605----T:  6437210 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6437210----T:  6439815 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439815----T:  6442420 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6442420----T:  6445025 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6445025----T:  6447630 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447630----T:  6450235 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6450235----T:  6452840 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452840----T:  6455445 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6455445----T:  6458050 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6458050----T:  6460655 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460655----T:  6463260 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6463260----T:  6465865 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465865----T:  6468470 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468470----T:  6471075 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6471075----T:  6473680 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473680----T:  6476285 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6476285----T:  6478890 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478890----T:  6481495 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481495----T:  6484100 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6484100----T:  6486705 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486705----T:  6489310 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6489310----T:  6491915 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491915----T:  6494520 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494520----T:  6497125 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6497125----T:  6499730 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499730----T:  6502335 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6502335----T:  6504940 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504940----T:  6507545 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507545----T:  6510150 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6510150----T:  6512755 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512755----T:  6515360 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6515360----T:  6517965 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517965----T:  6520570 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520570----T:  6523175 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6523175----T:  6525780 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6753091----T:  6760950 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.306550)
F:  6760950----T:  6763485 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6763486----T:  6766021 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6988172----T:  8942917 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(1319.881836)
F:  6988725----T:  6991330 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6991330----T:  6993935 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6993935----T:  6996540 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6996540----T:  6999145 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6999145----T:  7001750 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7001750----T:  7004355 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7004355----T:  7006960 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7006960----T:  7009565 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7009565----T:  7012170 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7012170----T:  7014775 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014775----T:  7017380 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017380----T:  7019985 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019985----T:  7022590 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022590----T:  7025195 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025195----T:  7027800 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027800----T:  7030405 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030405----T:  7033010 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7033010----T:  7035615 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035615----T:  7038220 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038220----T:  7040825 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040825----T:  7043430 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043430----T:  7046035 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7046035----T:  7048640 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048640----T:  7051245 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051245----T:  7053850 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053850----T:  7056455 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056455----T:  7059060 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7059060----T:  7061665 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061665----T:  7064270 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064270----T:  7066875 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066875----T:  7069480 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069480----T:  7072085 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7072085----T:  7074690 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074690----T:  7077295 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077295----T:  7079900 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079900----T:  7082505 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082505----T:  7085110 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7085110----T:  7087715 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087715----T:  7090320 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090320----T:  7092925 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092925----T:  7095530 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095530----T:  7098135 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7098135----T:  7100740 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100740----T:  7103345 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103345----T:  7105950 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105950----T:  7108555 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108555----T:  7111160 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111160----T:  7113765 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113765----T:  7116370 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116370----T:  7118975 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118975----T:  7121580 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121580----T:  7124185 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124185----T:  7126790 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126790----T:  7129395 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7129395----T:  7132000 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7132000----T:  7134605 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7134605----T:  7137210 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7137210----T:  7139815 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139815----T:  7142420 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7142420----T:  7145025 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7145025----T:  7147630 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7147630----T:  7150235 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7150235----T:  7152840 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152840----T:  7155445 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7155445----T:  7158050 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7158050----T:  7160655 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7160655----T:  7163260 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7163260----T:  7165865 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165865----T:  7168470 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7168470----T:  7171075 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7171075----T:  7173680 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7173680----T:  7176285 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7176285----T:  7178890 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7178890----T:  7181495 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7181495----T:  7184100 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7184100----T:  7186705 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7186705----T:  7189310 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7189310----T:  7191915 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7191915----T:  7194520 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7194520----T:  7197125 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7197125----T:  7199730 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7199730----T:  7202335 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7202335----T:  7204940 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204940----T:  7207545 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7207545----T:  7210150 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7210150----T:  7212755 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7212755----T:  7215360 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7215360----T:  7217965 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7217965----T:  7220570 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7220570----T:  7223175 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7223175----T:  7225780 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7225780----T:  7228385 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7228385----T:  7230990 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7230990----T:  7233595 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7233595----T:  7236200 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7236200----T:  7238805 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7238805----T:  7241410 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7241410----T:  7244015 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7244015----T:  7246620 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7246620----T:  7249225 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7249225----T:  7251830 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7251830----T:  7254435 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7254435----T:  7257040 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7257040----T:  7259645 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7259645----T:  7262250 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7262250----T:  7264855 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7264855----T:  7267460 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7267460----T:  7270065 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7270065----T:  7272670 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7272670----T:  7275275 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7275275----T:  7277880 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7277880----T:  7280485 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7280485----T:  7283090 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7283090----T:  7285695 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7285695----T:  7288300 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7288300----T:  7290905 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7290905----T:  7293510 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7293510----T:  7296115 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7296115----T:  7298720 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7298720----T:  7301325 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7301325----T:  7303930 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7303930----T:  7306535 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7306535----T:  7309140 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7309140----T:  7311745 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7311745----T:  7314350 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7314350----T:  7316955 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7316955----T:  7319560 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7319560----T:  7322165 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7322165----T:  7324770 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7324770----T:  7327375 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7327375----T:  7329980 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7329980----T:  7332585 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332585----T:  7335190 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7335190----T:  7337795 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7337795----T:  7340400 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7340400----T:  7343005 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7343005----T:  7345610 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7345610----T:  7348215 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7348215----T:  7350820 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7350820----T:  7353425 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7353425----T:  7356030 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7356030----T:  7358635 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7358635----T:  7361240 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7361240----T:  7363845 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7363845----T:  7366450 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7366450----T:  7369055 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7369055----T:  7371660 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7371660----T:  7374265 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7374265----T:  7376870 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7376870----T:  7379475 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7380016----T:  7382621 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382621----T:  7385226 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7385226----T:  7387831 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387831----T:  7390436 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7390436----T:  7393041 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7393041----T:  7395646 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395646----T:  7398251 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7398251----T:  7400856 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400856----T:  7403461 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403461----T:  7406066 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7406066----T:  7408671 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408671----T:  7411276 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7411276----T:  7413881 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413881----T:  7416486 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416486----T:  7419091 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7419091----T:  7421696 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7421696----T:  7424301 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7424301----T:  7426906 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426906----T:  7429511 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7429511----T:  7432116 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7432116----T:  7434721 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434721----T:  7437326 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7437326----T:  7439931 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439931----T:  7442536 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7442536----T:  7445141 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7445141----T:  7447746 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447746----T:  7450351 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7450351----T:  7452956 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452956----T:  7455561 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7455561----T:  7458166 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7458166----T:  7460771 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460771----T:  7463376 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7463376----T:  7465981 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465981----T:  7468586 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7468586----T:  7471191 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7471191----T:  7473796 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473796----T:  7476401 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7476401----T:  7479006 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7479006----T:  7481611 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7481611----T:  7484216 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7484216----T:  7486821 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486821----T:  7489426 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7489426----T:  7492031 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7492031----T:  7494636 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7494636----T:  7497241 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7497241----T:  7499846 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7499846----T:  7502451 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7502451----T:  7505056 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7505056----T:  7507661 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7507661----T:  7510266 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7510266----T:  7512871 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7512871----T:  7515476 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7515476----T:  7518081 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7518081----T:  7520686 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7520686----T:  7523291 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7523291----T:  7525896 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7525896----T:  7528501 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7528501----T:  7531106 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7531106----T:  7533711 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7533711----T:  7536316 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7536316----T:  7538921 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7538921----T:  7541526 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7541526----T:  7544131 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7544131----T:  7546736 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7546736----T:  7549341 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7549341----T:  7551946 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7551946----T:  7554551 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7554551----T:  7557156 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7557156----T:  7559761 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7559761----T:  7562366 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7562366----T:  7564971 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7564971----T:  7567576 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7567576----T:  7570181 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7570181----T:  7572786 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7572786----T:  7575391 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7575391----T:  7577996 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7577996----T:  7580601 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7580601----T:  7583206 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7583206----T:  7585811 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7585811----T:  7588416 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7588416----T:  7591021 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7591021----T:  7593626 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7593626----T:  7596231 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7596231----T:  7598836 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7598836----T:  7601441 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7601441----T:  7604046 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7604046----T:  7606651 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7606651----T:  7609256 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7609256----T:  7611861 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7611861----T:  7614466 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7614466----T:  7617071 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7617071----T:  7619676 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7619676----T:  7622281 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7622281----T:  7624886 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7624886----T:  7627491 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7627491----T:  7630096 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7630096----T:  7632701 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7632701----T:  7635306 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7635306----T:  7637911 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7637911----T:  7640516 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7640516----T:  7643121 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7643121----T:  7645726 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7645726----T:  7648331 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7648331----T:  7650936 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7650936----T:  7653541 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7653541----T:  7656146 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7656146----T:  7658751 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7658751----T:  7661356 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7661356----T:  7663961 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7663961----T:  7666566 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7666566----T:  7669171 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7669171----T:  7671776 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7671776----T:  7674381 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7674381----T:  7676986 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7676986----T:  7679591 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7679591----T:  7682196 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7682196----T:  7684801 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7684801----T:  7687406 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7687406----T:  7690011 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7690011----T:  7692616 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7692616----T:  7695221 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7695221----T:  7697826 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7697826----T:  7700431 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7700431----T:  7703036 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7703036----T:  7705641 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7705641----T:  7708246 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7708246----T:  7710851 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7710851----T:  7713456 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7713456----T:  7716061 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7716061----T:  7718666 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7718666----T:  7721271 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7721271----T:  7723876 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7723876----T:  7726481 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7726481----T:  7729086 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7729086----T:  7731691 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7731691----T:  7734296 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7734296----T:  7736901 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7736901----T:  7739506 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7739506----T:  7742111 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7742111----T:  7744716 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7744716----T:  7747321 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7747321----T:  7749926 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7749926----T:  7752531 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7752531----T:  7755136 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7755136----T:  7757741 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7757741----T:  7760346 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7760346----T:  7762951 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7762951----T:  7765556 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7765556----T:  7768161 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7768161----T:  7770766 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7770766----T:  7773371 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7773371----T:  7775976 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7775976----T:  7778581 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7778581----T:  7781186 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7781186----T:  7783791 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7783791----T:  7786396 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786396----T:  7789001 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7789001----T:  7791606 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7791606----T:  7794211 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794211----T:  7796816 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7796816----T:  7799421 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7799421----T:  7802026 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7802026----T:  7804631 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7804631----T:  7807236 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7807236----T:  7809841 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7809841----T:  7812446 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7812446----T:  7815051 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7815592----T:  7818197 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7818197----T:  7820802 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7820802----T:  7823407 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7823407----T:  7826012 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7826012----T:  7828617 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7828617----T:  7831222 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7831222----T:  7833827 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7833827----T:  7836432 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7836432----T:  7839037 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7839037----T:  7841642 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7841642----T:  7844247 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7844247----T:  7846852 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7846852----T:  7849457 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7849457----T:  7852062 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7852062----T:  7854667 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7854667----T:  7857272 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7857272----T:  7859877 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859877----T:  7862482 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7862482----T:  7865087 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7865087----T:  7867692 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7867692----T:  7870297 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7870297----T:  7872902 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872902----T:  7875507 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7875507----T:  7878112 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7878112----T:  7880717 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7880717----T:  7883322 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7883322----T:  7885927 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885927----T:  7888532 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7888532----T:  7891137 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7891137----T:  7893742 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7893742----T:  7896347 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7896347----T:  7898952 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898952----T:  7901557 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7901557----T:  7904162 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7904162----T:  7906767 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906767----T:  7909372 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7909372----T:  7911977 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911977----T:  7914582 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7914582----T:  7917187 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7917187----T:  7919792 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919792----T:  7922397 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7922397----T:  7925002 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7925002----T:  7927607 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7927607----T:  7930212 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7930212----T:  7932817 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932817----T:  7935422 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7935422----T:  7938027 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7938027----T:  7940632 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7940632----T:  7943237 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7943237----T:  7945842 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945842----T:  7948447 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7948447----T:  7951052 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7951052----T:  7953657 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7953657----T:  7956262 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7956262----T:  7958867 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958867----T:  7961472 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7961472----T:  7964077 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7964077----T:  7966682 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7966682----T:  7969287 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7969287----T:  7971892 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971892----T:  7974497 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7974497----T:  7977102 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7977102----T:  7979707 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979707----T:  7982312 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7982312----T:  7984917 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984917----T:  7987522 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7987522----T:  7990127 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7990127----T:  7992732 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992732----T:  7995337 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7995337----T:  7997942 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997942----T:  8000547 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8000547----T:  8003152 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8003152----T:  8005757 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8005757----T:  8008362 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8008362----T:  8010967 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8010967----T:  8013572 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8013572----T:  8016177 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8016177----T:  8018782 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8018782----T:  8021387 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8021387----T:  8023992 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8023992----T:  8026597 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8026597----T:  8029202 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8029202----T:  8031807 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8031807----T:  8034412 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8034412----T:  8037017 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8037017----T:  8039622 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8039622----T:  8042227 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8042227----T:  8044832 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8044832----T:  8047437 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8047437----T:  8050042 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8050042----T:  8052647 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8052647----T:  8055252 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8055252----T:  8057857 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8057857----T:  8060462 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8060462----T:  8063067 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8063067----T:  8065672 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8065672----T:  8068277 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8068277----T:  8070882 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8070882----T:  8073487 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8073487----T:  8076092 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8076092----T:  8078697 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8078697----T:  8081302 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8081302----T:  8083907 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8083907----T:  8086512 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8086512----T:  8089117 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8089117----T:  8091722 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8091722----T:  8094327 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8094327----T:  8096932 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8096932----T:  8099537 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8099537----T:  8102142 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8102142----T:  8104747 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8104747----T:  8107352 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8107352----T:  8109957 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8109957----T:  8112562 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8112562----T:  8115167 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8115167----T:  8117772 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8117772----T:  8120377 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8120377----T:  8122982 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8122982----T:  8125587 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8125587----T:  8128192 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8128192----T:  8130797 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8130797----T:  8133402 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8133402----T:  8136007 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8136007----T:  8138612 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8138612----T:  8141217 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8141217----T:  8143822 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8143822----T:  8146427 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8146427----T:  8149032 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8149032----T:  8151637 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8151637----T:  8154242 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8154242----T:  8156847 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8156847----T:  8159452 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8159452----T:  8162057 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8162057----T:  8164662 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8164662----T:  8167267 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8167267----T:  8169872 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8169872----T:  8172477 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8172477----T:  8175082 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8175082----T:  8177687 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8177687----T:  8180292 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8180292----T:  8182897 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8182897----T:  8185502 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8185502----T:  8188107 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8188107----T:  8190712 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8190712----T:  8193317 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8193317----T:  8195922 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8195922----T:  8198527 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8198527----T:  8201132 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8201132----T:  8203737 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8203737----T:  8206342 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8206342----T:  8208947 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8208947----T:  8211552 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8211552----T:  8214157 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8214157----T:  8216762 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8216762----T:  8219367 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8219367----T:  8221972 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8221972----T:  8224577 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8224577----T:  8227182 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8227182----T:  8229787 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8229787----T:  8232392 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8232392----T:  8234997 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8234997----T:  8237602 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8237602----T:  8240207 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8240207----T:  8242812 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8242812----T:  8245417 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8245417----T:  8248022 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8248022----T:  8250627 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8250627----T:  8253232 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8253232----T:  8255837 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8255837----T:  8258442 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8258442----T:  8261047 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8261047----T:  8263652 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8263652----T:  8266257 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8266257----T:  8268862 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8268862----T:  8271467 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8271467----T:  8274072 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8274072----T:  8276677 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8276677----T:  8279282 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8279282----T:  8281887 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8281887----T:  8284492 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8285033----T:  8287638 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8287638----T:  8290243 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8290243----T:  8292848 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8292848----T:  8295453 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8295453----T:  8298058 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8298058----T:  8300663 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8300663----T:  8303268 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8303268----T:  8305873 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8305873----T:  8308478 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8308478----T:  8311083 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8311083----T:  8313688 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8313688----T:  8316293 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8316293----T:  8318898 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8318898----T:  8321503 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8321503----T:  8324108 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8324108----T:  8326713 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8326713----T:  8329318 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8329318----T:  8331923 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8331923----T:  8334528 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8334528----T:  8337133 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8337133----T:  8339738 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8339738----T:  8342343 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8342343----T:  8344948 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8344948----T:  8347553 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8347553----T:  8350158 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8350158----T:  8352763 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8352763----T:  8355368 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8355368----T:  8357973 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8357973----T:  8360578 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8360578----T:  8363183 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8363183----T:  8365788 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8365788----T:  8368393 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8368393----T:  8370998 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8370998----T:  8373603 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8373603----T:  8376208 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8376208----T:  8378813 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8378813----T:  8381418 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8381418----T:  8384023 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8384023----T:  8386628 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8386628----T:  8389233 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8389233----T:  8391838 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8391838----T:  8394443 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8394443----T:  8397048 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8397048----T:  8399653 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8399653----T:  8402258 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8402258----T:  8404863 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8404863----T:  8407468 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8407468----T:  8410073 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8410073----T:  8412678 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8412678----T:  8415283 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8415283----T:  8417888 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8417888----T:  8420493 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8420493----T:  8423098 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8423098----T:  8425703 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8425703----T:  8428308 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8428308----T:  8430913 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8430913----T:  8433518 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8433518----T:  8436123 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8436123----T:  8438728 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8438728----T:  8441333 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8441333----T:  8443938 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8443938----T:  8446543 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8446543----T:  8449148 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8449148----T:  8451753 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8451753----T:  8454358 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8454358----T:  8456963 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8456963----T:  8459568 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8459568----T:  8462173 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8462173----T:  8464778 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8464778----T:  8467383 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8467383----T:  8469988 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8469988----T:  8472593 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8472593----T:  8475198 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8475198----T:  8477803 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8477803----T:  8480408 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8480408----T:  8483013 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8483013----T:  8485618 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8485618----T:  8488223 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8488223----T:  8490828 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8490828----T:  8493433 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8493433----T:  8496038 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8496038----T:  8498643 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8498643----T:  8501248 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8501248----T:  8503853 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8503853----T:  8506458 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8506458----T:  8509063 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8509063----T:  8511668 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8511668----T:  8514273 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8514273----T:  8516878 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8516878----T:  8519483 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8519483----T:  8522088 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8522088----T:  8524693 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8524693----T:  8527298 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8527298----T:  8529903 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8529903----T:  8532508 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8532508----T:  8535113 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8535113----T:  8537718 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8537718----T:  8540323 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8540323----T:  8542928 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8542928----T:  8545533 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8545533----T:  8548138 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8548138----T:  8550743 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8550743----T:  8553348 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8553348----T:  8555953 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8555953----T:  8558558 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8558558----T:  8561163 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8561163----T:  8563768 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8563768----T:  8566373 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8566373----T:  8568978 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8568978----T:  8571583 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8571583----T:  8574188 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8574188----T:  8576793 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8576793----T:  8579398 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8579398----T:  8582003 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8582003----T:  8584608 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8584608----T:  8587213 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8587213----T:  8589818 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8589818----T:  8592423 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8592423----T:  8595028 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8595028----T:  8597633 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8597633----T:  8600238 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8600238----T:  8602843 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8602843----T:  8605448 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8605448----T:  8608053 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8608053----T:  8610658 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8610658----T:  8613263 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8613263----T:  8615868 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8615868----T:  8618473 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8618473----T:  8621078 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8621078----T:  8623683 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8623683----T:  8626288 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8626288----T:  8628893 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8628893----T:  8631498 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8631498----T:  8634103 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8634103----T:  8636708 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8636708----T:  8639313 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8639313----T:  8641918 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8641918----T:  8644523 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8644523----T:  8647128 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8647128----T:  8649733 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8649733----T:  8652338 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8652338----T:  8654943 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8654943----T:  8657548 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8657548----T:  8660153 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8660153----T:  8662758 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8662758----T:  8665363 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8665363----T:  8667968 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8667968----T:  8670573 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8670573----T:  8673178 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8673178----T:  8675783 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8675783----T:  8678388 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8678388----T:  8680993 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8680993----T:  8683598 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8683598----T:  8686203 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8686602----T:  8689207 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8689207----T:  8691812 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8691812----T:  8694417 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8694417----T:  8697022 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8697022----T:  8699627 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8699627----T:  8702232 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8702232----T:  8704837 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8704837----T:  8707442 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8707442----T:  8710047 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8710047----T:  8712652 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8712652----T:  8715257 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8715257----T:  8717862 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8717862----T:  8720467 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8720467----T:  8723072 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8723072----T:  8725677 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8725677----T:  8728282 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8728282----T:  8730887 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8730887----T:  8733492 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8733492----T:  8736097 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8736097----T:  8738702 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8738702----T:  8741307 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8741307----T:  8743912 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8743912----T:  8746517 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8746517----T:  8749122 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8749122----T:  8751727 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8751727----T:  8754332 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8754332----T:  8756937 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8756937----T:  8759542 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8759542----T:  8762147 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8762147----T:  8764752 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8764752----T:  8767357 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8767357----T:  8769962 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8769962----T:  8772567 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8772567----T:  8775172 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8775172----T:  8777777 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8777777----T:  8780382 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8780382----T:  8782987 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8782987----T:  8785592 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8785592----T:  8788197 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8788197----T:  8790802 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8790802----T:  8793407 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8793407----T:  8796012 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8796012----T:  8798617 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8798617----T:  8801222 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8801222----T:  8803827 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8803827----T:  8806432 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8806432----T:  8809037 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8809037----T:  8811642 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8811642----T:  8814247 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8814247----T:  8816852 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8816852----T:  8819457 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8819457----T:  8822062 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8822062----T:  8824667 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8824667----T:  8827272 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8827272----T:  8829877 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8829877----T:  8832482 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8832482----T:  8835087 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8835087----T:  8837692 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8837692----T:  8840297 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8840297----T:  8842902 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8842902----T:  8845507 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8845507----T:  8848112 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8848112----T:  8850717 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8850717----T:  8853322 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8853322----T:  8855927 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8855927----T:  8858532 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8858532----T:  8861137 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8861137----T:  8863742 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8863742----T:  8866347 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8866347----T:  8868952 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8868952----T:  8871557 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8871557----T:  8874162 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8874162----T:  8876767 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8876767----T:  8879372 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8879372----T:  8881977 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8881977----T:  8884582 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8884582----T:  8887187 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8887187----T:  8889792 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8889792----T:  8892397 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8892397----T:  8895002 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8895002----T:  8897607 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8897607----T:  8900212 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8900212----T:  8902817 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8902817----T:  8905422 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8905422----T:  8908027 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8908027----T:  8910632 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8910632----T:  8913237 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8913237----T:  8915842 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8915842----T:  8918447 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8918447----T:  8921052 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8921052----T:  8923657 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8923657----T:  8926262 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8926262----T:  8928867 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8928867----T:  8931472 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8931472----T:  8934077 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8934077----T:  8936682 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8936682----T:  8939287 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9165067----T:  9179667 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.858204)
F:  9179667----T:  9182202 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9182203----T:  9184738 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9406889----T:  9535360 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(86.746117)
F:  9409054----T:  9411659 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9411659----T:  9414264 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9414264----T:  9416869 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9416869----T:  9419474 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9441605----T:  9444210 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9451987----T:  9454592 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9454592----T:  9457197 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9458931----T:  9461536 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9462604----T:  9465209 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9467019----T:  9469624 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9469624----T:  9472229 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9472229----T:  9474834 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9476102----T:  9478707 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9478707----T:  9481312 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9481312----T:  9483917 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9485163----T:  9487768 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9490483----T:  9493088 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9493088----T:  9495693 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9497867----T:  9500472 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9502064----T:  9504669 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9506266----T:  9508871 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9510753----T:  9513358 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9513358----T:  9515963 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9515963----T:  9518568 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9520049----T:  9522654 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9522654----T:  9525259 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9525259----T:  9527864 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9757510----T:  9772628 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.207968)
F:  9772628----T:  9775163 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9775164----T:  9777699 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9999850----T: 10304723 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(205.856171)
F: 10526873----T: 10542008 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.219446)
F: 10542008----T: 10544543 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10544544----T: 10547079 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 10769230----T: 10956576 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(126.499664)
F: 11178726----T: 11189095 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(7.001350)
F: 11189095----T: 11191630 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11191631----T: 11194166 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11416317----T: 11436265 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(13.469277)
F: 11658415----T: 11661651 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.185010)
F: 11661651----T: 11664186 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11664187----T: 11666722 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11888873----T: 11893958 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.433491)
F: 12116108----T: 12119287 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.146523)
F: 12119287----T: 12121822 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12121823----T: 12124428 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12121823----T: 12130063 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12132668----T: 12135273 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12132668----T: 12140908 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12143513----T: 12146118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12143513----T: 12159208 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12161813----T: 12164418 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12161813----T: 12192536 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12195141----T: 12197746 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12195141----T: 12255977 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12258582----T: 12261187 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12258582----T: 12349543 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7178731(cycle), 4847.218750(us)
Tot_kernel_exec_time_and_fault_time: 173191426(cycle), 116942.218750(us)
Tot_memcpy_h2d_time: 6516940(cycle), 4400.364746(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6544825(cycle), 4419.192871(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 258210(cycle), 174.348419(us)
GPGPU-Sim: *** exit detected ***
