# Info: [9569]: Logging session transcript to file C:/MentorGraphics/bin/precision.log
//  Precision RTL Synthesis 64-bit 2018.1.0.19 (Production Release) Fri Aug 10 05:55:53 PDT 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 Xiaoxi Lin@DESKTOP-A0VSQRS  10.0.17763 x64
//  
//  Start time Mon Apr 15 10:19:24 2019
# -------------------------------------------------
# Info: [9569]: Logging session transcript to file C:/MentorGraphics/bin/precision.log
# COMMAND: source D:/CAD/cad_lib/ps/Reg_tracker_Behavior/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Info: [9577]: Input directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior
# Info: [9572]: Moving session transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/precision.log
# Info: [9578]: The Results Directory has been set to: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_6/
# Info: [9568]: Appending project transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_6/precision.log
# Info: [9568]: Appending suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation Reg_tracker_Behavior_impl_6 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
# Info: [9531]: Created directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7.
# Info: [9557]: Created implementation Reg_tracker_Behavior_impl_7 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
# Info: [9578]: The Results Directory has been set to: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/
# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/precision.log.suppressed
# Info: [9552]: Activated implementation Reg_tracker_Behavior_impl_7 in project D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis6.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN6.
# Info: [15326]: Setting Part to: "6SLX16CSG324".
# Info: [15327]: Setting Process to: "3".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis6.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.Reg_tracker(Behavior){generic map (RegSel => 5)}: Pre-processing...
# Warning: [45540]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 38: Index value might be out of prefix index constraints
# Warning: [45540]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 47: Index value might be out of prefix index constraints
# Warning: [45540]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 56: Index value might be out of prefix index constraints
# Warning: [45540]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 75: Index value might be out of prefix index constraints
# Warning: [45540]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 82: Index value might be out of prefix index constraints
# Warning: [45729]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 9: Input port PC has never been used.
# Info: [44523]: Root Module work.Reg_tracker(Behavior){generic map (RegSel => 5)}: Compiling...
# Warning: [45784]: "D:/CAD/cad_lib/hdl/Reg_tracker_entity.vhd", line 24: Module work.Reg_tracker(Behavior){generic map (RegSel => 5)}, Net(s) RegNumber[0:31]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 76.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7.
# Info: [20013]: Precision will use 3 processor(s).
# Info: [15002]: Optimizing design view:.work.Reg_tracker.Behavior
# Info: [15002]: Optimizing design view:.work.Reg_tracker.Behavior
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:Clock
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/Reg_tracker.edf.
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/Reg_tracker.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 6.7 s secs.
# Info: [11020]: Overall running time for synthesis: 6.1 s secs.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Reg_tracker_Behavior/hds/precision.tcl
# COMMAND: report_area D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/Reg_tracker_area.rep -cell_usage
report_area D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior_impl_7/Reg_tracker_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation Reg_tracker_Behavior_impl_7.
# Info: [9530]: Closed project: D:/CAD/cad_lib/ps/Reg_tracker_Behavior/Reg_tracker_Behavior.psp.
close_project -discard
exit -force
