Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 23 15:28:55 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     56.101        0.000                      0                22313        0.108        0.000                      0                22313        2.000        0.000                       0                 11233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       56.101        0.000                      0                22313        0.108        0.000                      0                22313       31.572        0.000                       0                 11228  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.101ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[85515]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.456ns (5.391%)  route 8.003ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 63.739 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       8.003     7.468    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[85515]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.780    63.739    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[85515]_srl32/CLK
                         clock pessimism              0.467    64.206    
                         clock uncertainty           -0.121    64.086    
    SLICE_X90Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.569    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[85515]_srl32
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 56.101    

Slack (MET) :             56.101ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86027]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.456ns (5.391%)  route 8.003ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 63.739 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       8.003     7.468    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86027]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.780    63.739    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86027]_srl32/CLK
                         clock pessimism              0.467    64.206    
                         clock uncertainty           -0.121    64.086    
    SLICE_X90Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.569    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86027]_srl32
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 56.101    

Slack (MET) :             56.101ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86539]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.456ns (5.391%)  route 8.003ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 63.739 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       8.003     7.468    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86539]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.780    63.739    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86539]_srl32/CLK
                         clock pessimism              0.467    64.206    
                         clock uncertainty           -0.121    64.086    
    SLICE_X90Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.569    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[86539]_srl32
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 56.101    

Slack (MET) :             56.101ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[87051]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 0.456ns (5.391%)  route 8.003ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 63.739 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       8.003     7.468    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[87051]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.780    63.739    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X90Y149        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[87051]_srl32/CLK
                         clock pessimism              0.467    64.206    
                         clock uncertainty           -0.121    64.086    
    SLICE_X90Y149        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.569    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[87051]_srl32
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 56.101    

Slack (MET) :             56.189ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77325]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.456ns (5.445%)  route 7.918ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.918     7.383    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77325]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77325]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X100Y149       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77325]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 56.189    

Slack (MET) :             56.189ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77837]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.456ns (5.445%)  route 7.918ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.918     7.383    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77837]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77837]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X100Y149       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[77837]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 56.189    

Slack (MET) :             56.189ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78349]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.456ns (5.445%)  route 7.918ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.918     7.383    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78349]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78349]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X100Y149       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78349]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 56.189    

Slack (MET) :             56.189ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78861]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.456ns (5.445%)  route 7.918ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.918     7.383    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78861]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X100Y149       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78861]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X100Y149       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[78861]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 56.189    

Slack (MET) :             56.240ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[91661]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.456ns (5.479%)  route 7.867ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.867     7.332    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y147        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[91661]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y147        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[91661]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X96Y147        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[91661]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                 56.240    

Slack (MET) :             56.240ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[92173]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 0.456ns (5.479%)  route 7.867ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 63.742 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.701    -0.991    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X80Y74         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  design_1_i/top_0/inst/inst_pipe/inst_delay/valid_reg[1]/Q
                         net (fo=10985, routed)       7.867     7.332    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/Q[0]
    SLICE_X96Y147        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[92173]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       1.783    63.742    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y147        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[92173]_srl32/CLK
                         clock pessimism              0.467    64.209    
                         clock uncertainty           -0.121    64.089    
    SLICE_X96Y147        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    63.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[92173]_srl32
  -------------------------------------------------------------------
                         required time                         63.572    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                 56.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[33806]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[34318]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.378ns (65.068%)  route 0.203ns (34.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.636    -0.572    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X108Y99        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[33806]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.194 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[33806]_srl32/Q31
                         net (fo=1, routed)           0.203     0.009    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[33806]_srl32_n_1
    SLICE_X108Y100       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[34318]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.992    -0.723    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X108Y100       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[34318]_srl32/CLK
                         clock pessimism              0.503    -0.220    
    SLICE_X108Y100       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.098    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[34318]_srl32
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[113675]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[114187]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.378ns (65.068%)  route 0.203ns (34.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.580    -0.628    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X62Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[113675]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.250 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[113675]_srl32/Q31
                         net (fo=1, routed)           0.203    -0.047    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[113675]_srl32_n_1
    SLICE_X62Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[114187]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.935    -0.780    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X62Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[114187]_srl32/CLK
                         clock pessimism              0.503    -0.277    
    SLICE_X62Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.155    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[114187]_srl32
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[522]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.595    -0.613    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X105Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[10]/Q
                         net (fo=1, routed)           0.117    -0.355    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg_n_0_[10]
    SLICE_X102Y75        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[522]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.862    -0.853    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X102Y75        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[522]_srl32/CLK
                         clock pessimism              0.274    -0.580    
    SLICE_X102Y75        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.465    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[522]_srl32
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[158731]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[159243]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.378ns (63.128%)  route 0.221ns (36.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.553    -0.655    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X50Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[158731]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.277 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[158731]_srl32/Q31
                         net (fo=1, routed)           0.221    -0.056    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[158731]_srl32_n_1
    SLICE_X50Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[159243]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.907    -0.808    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X50Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[159243]_srl32/CLK
                         clock pessimism              0.503    -0.305    
    SLICE_X50Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.183    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[159243]_srl32
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[199690]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[200202]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.378ns (62.627%)  route 0.226ns (37.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.559    -0.649    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[199690]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.271 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[199690]_srl32/Q31
                         net (fo=1, routed)           0.226    -0.045    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[199690]_srl32_n_1
    SLICE_X36Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[200202]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.911    -0.804    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X36Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[200202]_srl32/CLK
                         clock pessimism              0.503    -0.301    
    SLICE_X36Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.179    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[200202]_srl32
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349196]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349708]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.378ns (62.071%)  route 0.231ns (37.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.607    -0.601    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X92Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349196]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.223 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349196]_srl32/Q31
                         net (fo=1, routed)           0.231     0.008    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349196]_srl32_n_1
    SLICE_X92Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349708]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.963    -0.752    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X92Y100        SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349708]_srl32/CLK
                         clock pessimism              0.503    -0.249    
    SLICE_X92Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.127    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[349708]_srl32
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[377862]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[378374]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.378ns (69.687%)  route 0.164ns (30.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X96Y50         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[377862]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.222 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[377862]_srl32/Q31
                         net (fo=1, routed)           0.164    -0.057    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[377862]_srl32_n_1
    SLICE_X94Y49         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[378374]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X94Y49         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[378374]_srl32/CLK
                         clock pessimism              0.508    -0.323    
    SLICE_X94Y49         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.201    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[378374]_srl32
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52236]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52748]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.378ns (60.729%)  route 0.244ns (39.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X98Y99         SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52236]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378    -0.221 r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52236]_srl32/Q31
                         net (fo=1, routed)           0.244     0.024    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52236]_srl32_n_1
    SLICE_X100Y100       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52748]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.965    -0.750    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/CLK
    SLICE_X100Y100       SRLC32E                                      r  design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52748]_srl32/CLK
                         clock pessimism              0.503    -0.247    
    SLICE_X100Y100       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122    -0.125    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[52748]_srl32
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.622    -0.586    design_1_i/top_0/inst/inst_pipe/inst_delay/CLK
    SLICE_X107Y75        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1][10]/Q
                         net (fo=2, routed)           0.071    -0.374    design_1_i/top_0/inst/inst_pipe/inst_delay/delay_data_reg[1]_2[10]
    SLICE_X106Y75        LUT4 (Prop_lut4_I0_O)        0.045    -0.329 r  design_1_i/top_0/inst/inst_pipe/inst_delay/reg_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    design_1_i/top_0/inst/inst_i2s/D[10]
    SLICE_X106Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.889    -0.826    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X106Y75        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X106Y75        FDRE (Hold_fdre_C_D)         0.091    -0.482    design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.626    -0.582    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X110Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/inst_i2s/reg_in_reg[12]/Q
                         net (fo=1, routed)           0.118    -0.322    design_1_i/top_0/inst/inst_i2s/reg_in[12]
    SLICE_X109Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=11227, routed)       0.892    -0.823    design_1_i/top_0/inst/inst_i2s/ac_mclk
    SLICE_X109Y72        FDRE                                         r  design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X109Y72        FDRE (Hold_fdre_C_D)         0.071    -0.479    design_1_i/top_0/inst/inst_i2s/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y16   design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X105Y75    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X107Y72    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X107Y72    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X105Y75    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y68    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[399986]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X112Y65    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[399987]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X104Y31    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[399988]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X112Y57    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[399989]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X50Y44     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[273414]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X46Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[297481]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y65     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[394248]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X34Y27     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[201732]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X50Y45     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[273926]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X46Y75     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[297993]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X50Y45     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[274438]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X66Y93     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[105995]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X50Y45     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[274950]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X66Y93     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[106507]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X66Y92     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[104459]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X108Y114   design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[104462]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X104Y106   design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[104463]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y107    design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[128527]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X94Y27     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[129026]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X98Y23     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[153602]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X38Y48     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[153606]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X38Y60     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[153607]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X32Y59     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[177159]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         32.552      31.572     SLICE_X38Y93     design_1_i/top_0/inst/inst_pipe/inst_delay/inst_buffer/data_buffer_reg[177162]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



