#ifndef __PMU_H
#define __PMU_H

#define BP_PLATFORM_INFO_ADDR		0x8200
#define AP_PLATFORM_INFO_ADDR		0x8300

#define MSR_IA32_PERFEVTSEL0		0x00000186
#define MSR_IA32_PERFEVTSEL1		0x00000187
#define MSR_IA32_PERFEVTSEL2		0x00000188
#define MSR_IA32_PERFEVTSEL3		0x00000189

#define MSR_IA32_PMC0		0x000000c1
#define MSR_IA32_PMC1		0x000000c2
#define MSR_IA32_PMC2		0x000000c3
#define MSR_IA32_PMC3		0x000000c4
#define MSR_IA32_PMC4		0x000000c5
#define MSR_IA32_PMC5		0x000000c6
#define MSR_IA32_PMC6		0x000000c7
#define MSR_IA32_PMC7		0x000000c8

#define MSR_IA32_A_PMC0		0x000004c1
#define MSR_IA32_A_PMC1		0x000004c2
#define MSR_IA32_A_PMC2		0x000004c3
#define MSR_IA32_A_PMC3		0x000004c4
#define MSR_IA32_A_PMC4		0x000004c5
#define MSR_IA32_A_PMC5		0x000004c6
#define MSR_IA32_A_PMC6		0x000004c7
#define MSR_IA32_A_PMC7		0x000004c8


#define MSR_IA32_PMC0				0x000000c1
#define MSR_IA32_PMC1				0x000000c2
#define MSR_IA32_PMC2				0x000000c3
#define MSR_IA32_PMC3				0x000000c4
#define MSR_IA32_PMC4				0x000000c5
#define MSR_IA32_PMC5				0x000000c6
#define MSR_IA32_PMC6				0x000000c7
#define MSR_IA32_PMC7				0x000000c8
#define MSR_PLATFORM_INFO			0x000000ce
#define MSR_IA32_PERFEVTSEL0			0x00000186
#define MSR_IA32_PERFEVTSEL1			0x00000187
#define MSR_IA32_PERFEVTSEL2			0x00000188
#define MSR_IA32_PERFEVTSEL3			0x00000189
#define MSR_OFFCORE_RSP_0			0x000001a6
#define MSR_OFFCORE_RSP_1			0x000001a7
#define MSR_UNC_ARB_PERFCTR0			0x000003b0
#define MSR_UNC_ARB_PERFCTR1			0x000003b1
#define MSR_UNC_ARB_PERFEVTSEL0			0x000003b2
#define MSR_UNC_ARB_PERFEVTSEL1			0x000003b3
#define MSR_CORE_PERF_GLOBAL_STATUS_RESET	0x00000390
#define MSR_CORE_PERF_GLOBAL_STATUS_SET		0x00000391
#define MSR_CORE_PERF_GLOBAL_INUSE		0x00000392
#define MSR_UNC_PERF_FIXED_CTRL			0x00000394
#define MSR_UNC_PERF_FIXED_CTR			0x00000395
#define MSR_UNC_CBO_CONFIG			0x00000396
#define MSR_PEBS_ENABLE				0x000003f1
#define MSR_PEBS_LD_LAT				0x000003f6
#define MSR_PEBS_FRONTEND			0x000003f7
#define MSR_UNC_CBO_0_PERFEVTSEL0		0x00000700
#define MSR_UNC_CBO_0_PERFEVTSEL1		0x00000701
#define MSR_UNC_CBO_0_PERFCTR0			0x00000706
#define MSR_UNC_CBO_0_PERFCTR1			0x00000707
#define MSR_UNC_CBO_1_PERFEVTSEL0		0x00000710
#define MSR_UNC_CBO_1_PERFEVTSEL1		0x00000711
#define MSR_UNC_CBO_1_PERFCTR0			0x00000716
#define MSR_UNC_CBO_1_PERFCTR1			0x00000717
#define MSR_UNC_CBO_2_PERFEVTSEL0		0x00000720
#define MSR_UNC_CBO_2_PERFEVTSEL1		0x00000721
#define MSR_UNC_CBO_2_PERFCTR0			0x00000726
#define MSR_UNC_CBO_2_PERFCTR1			0x00000727
#define MSR_UNC_CBO_3_PERFEVTSEL0		0x00000730
#define MSR_UNC_CBO_3_PERFEVTSEL1		0x00000731
#define MSR_UNC_CBO_3_PERFCTR0			0x00000736
#define MSR_UNC_CBO_3_PERFCTR1			0x00000737
#define MSR_UNC_PERF_GLOBAL_CTRL		0x00000e01
#define MSR_UNC_PERF_GLOBAL_STATUS		0x00000e02

#define VAL 1
#define INIT_CR4_ADDR				(0x8100)


#endif

