<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../../for_testing_submission/project/microprogram_controlled_data_path_VHDL/microprogram_controlled_data_path_VHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_input_mux_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="not_gate_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="shift_rotate.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="shift_rotate.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="shift_rotate.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="shift_rotate.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_rotate.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="shift_rotate.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="shift_rotate.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="shift_rotate_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_rotate_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_rotate_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_rotate_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="shift_rotate_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1509845146" xil_pn:in_ck="7596490301380129522" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1509845146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/AND.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/NAND.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/NOT.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/OR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/XOR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/four_input_nor_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/full_adder.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/half_adder.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/nor_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/three_input_or_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/four_input_mux.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/shift_control_logic.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/shift_rotate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/four_input_nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/full_adder_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/half_adder_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/nand_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_NOT.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_OR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_XOR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_two_input_and.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/three_input_or_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/two_input_multiplexer_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/shift_rotate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509843645" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6091227592425409508" xil_pn:start_ts="1509843645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509843645" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8560775733294056432" xil_pn:start_ts="1509843645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509819979" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2709965951016306660" xil_pn:start_ts="1509819979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509845146" xil_pn:in_ck="7596490301380129522" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1509845146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/AND.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/NAND.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/NOT.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/OR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/XOR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/four_input_nor_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/full_adder.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/half_adder.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/nor_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/three_input_or_gate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab1/two_input_multiplexer.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/four_input_mux.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/shift_control_logic.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/src/lab2/shift_rotate.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/four_input_nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/full_adder_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/half_adder_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/nand_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/nor_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_NOT.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_OR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_XOR.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/test_two_input_and.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/three_input_or_gate_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab1/two_input_multiplexer_test.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="../../../for_testing_submission/test/lab2/shift_rotate_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1509845150" xil_pn:in_ck="7596490301380129522" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5804842446032477556" xil_pn:start_ts="1509845146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_rotate_tb_beh.prj"/>
      <outfile xil_pn:name="shift_rotate_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1509845151" xil_pn:in_ck="6315153697231899928" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2277843652824518105" xil_pn:start_ts="1509845150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_rotate_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7275155673062884603" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2709965951016306660" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8505176915942123983" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820264" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2096548227877983142" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509820309" xil_pn:in_ck="-125305860449552919" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8643894852673254064" xil_pn:start_ts="1509820264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="shift_rotate.lso"/>
      <outfile xil_pn:name="shift_rotate.ngc"/>
      <outfile xil_pn:name="shift_rotate.ngr"/>
      <outfile xil_pn:name="shift_rotate.prj"/>
      <outfile xil_pn:name="shift_rotate.stx"/>
      <outfile xil_pn:name="shift_rotate.syr"/>
      <outfile xil_pn:name="shift_rotate.xst"/>
      <outfile xil_pn:name="shift_rotate_stx_beh.prj"/>
      <outfile xil_pn:name="shift_rotate_tb_stx_beh.prj"/>
      <outfile xil_pn:name="shift_rotate_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
