ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPI_1_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPI_1_SpiPostEnable,"ax",%progbits
  20              		.align	2
  21              		.global	SPI_1_SpiPostEnable
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPI_1_SpiPostEnable, %function
  25              	SPI_1_SpiPostEnable:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\SPI_1_SPI.c"
   1:Generated_Source\PSoC4/SPI_1_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPI_1_SPI.c **** * \file SPI_1_SPI.c
   3:Generated_Source\PSoC4/SPI_1_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   5:Generated_Source\PSoC4/SPI_1_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPI_1_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPI_1_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPI_1_SPI.c **** *
   9:Generated_Source\PSoC4/SPI_1_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPI_1_SPI.c **** *
  11:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPI_1_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPI_1_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPI_1_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPI_1_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPI_1_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  19:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_PVT.h"
  20:Generated_Source\PSoC4/SPI_1_SPI.c **** #include "SPI_1_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  22:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  24:Generated_Source\PSoC4/SPI_1_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPI_1_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  28:Generated_Source\PSoC4/SPI_1_SPI.c ****     const SPI_1_SPI_INIT_STRUCT SPI_1_configSpi =
  29:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  30:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MODE,
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 2


  31:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPI_1_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPI_1_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint32) SPI_1_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPI_1_SPI.c ****         (uint8) SPI_1_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPI_1_SPI.c ****     };
  54:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  55:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  56:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
  58:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  60:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SPI_1 for SPI operation.
  61:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  62:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is intended specifically to be used when the SPI_1 
  63:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  configuration is set to “Unconfigured SPI_1” in the customizer. 
  64:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initializing the SPI_1 in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  the component can be enabled using the SPI_1_Start() or 
  66:Generated_Source\PSoC4/SPI_1_SPI.c ****     * SPI_1_Enable() function.
  67:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  71:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
  75:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(const SPI_1_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  78:Generated_Source\PSoC4/SPI_1_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  80:Generated_Source\PSoC4/SPI_1_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
  82:Generated_Source\PSoC4/SPI_1_SPI.c ****         else
  83:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
  84:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SetPins(SPI_1_SCB_MODE_SPI, config->mode, SPI_1_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  87:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 3


  88:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbMode       = (uint8) SPI_1_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  92:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPI_1_SPI.c **** 
  97:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 102:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_CTRL_REG     = SPI_1_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_CTRL_SPI;
 107:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 108:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG = SPI_1_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                                           SPI_1_SPI_MODE_TI_PRECEDE
 111:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)    
 112:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateS
 113:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRu
 114:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)  
 115:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_SUB_MODE      (config->submode)     
 116:Generated_Source\PSoC4/SPI_1_SPI.c ****                                             SPI_1_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 118:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_CTRL_REG     =  SPI_1_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_BIT_ORDER (config->bitOrder)     
 121:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_RX_CTRL_MEDIAN    (config->enableMedianFi
 122:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 124:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_RX_FIFO_CTRL_REG = SPI_1_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 126:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_CTRL_REG      = SPI_1_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPI_1_SPI.c ****                                                 SPI_1_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 131:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_TX_FIFO_CTRL_REG = SPI_1_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 133:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 138:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_MASTER_MASK_REG = SPI_1_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_RX_MASK_REG     = SPI_1_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_INTR_TX_MASK_REG     = SPI_1_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 4


 145:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 146:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 149:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 152:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 157:Generated_Source\PSoC4/SPI_1_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 161:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 162:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 163:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 164:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 165:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiInit
 167:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 169:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 171:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiInit(void)
 173:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 174:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_CTRL_REG     = SPI_1_SPI_DEFAULT_CTRL;
 176:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 177:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 178:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_CTRL_REG      = SPI_1_SPI_DEFAULT_RX_CTRL;
 180:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 181:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 182:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_CTRL_REG      = SPI_1_SPI_DEFAULT_TX_CTRL;
 184:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 185:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 186:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntDisable    (SPI_1_ISR_NUMBER);
 189:Generated_Source\PSoC4/SPI_1_SPI.c ****             CyIntSetPriority(SPI_1_ISR_NUMBER, SPI_1_ISR_PRIORITY);
 190:Generated_Source\PSoC4/SPI_1_SPI.c ****             (void) CyIntSetVector(SPI_1_ISR_NUMBER, &SPI_1_SPI_UART_ISR);
 191:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 193:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_I2C_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 198:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 199:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 200:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 201:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 5


 202:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_INTR_TX_MASK_REG);
 203:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 204:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SpiSetActiveSlaveSelect(SPI_1_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 209:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 215:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if(SPI_1_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferHead = 0u;
 217:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_txBufferTail = 0u;
 218:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 220:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 222:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 223:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiPostEnable
 225:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 227:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPI_1_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 230:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPI_1_SPI.c **** {
  28              		.loc 1 232 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 233:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 235:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 237:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_CTS_SCLK_HSIOM_REG, SPI_1_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_CTS_SCLK_HSIOM_POS, SPI_1_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 243:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_RTS_SS0_HSIOM_REG, SPI_1_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_RTS_SS0_HSIOM_POS, SPI_1_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 249:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 250:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 6


 254:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 255:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 256:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 260:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 261:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 262:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 266:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 267:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 268:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 269:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 270:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 273:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 276:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 279:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 282:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 288:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 294:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_SPI);
 298:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 300:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 302:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SetTxInterruptMode(SPI_1_IntrTxMask);
  33              		.loc 1 303 0
  34 0000 024B     		ldr	r3, .L2
  35 0002 1A88     		ldrh	r2, [r3]
  36 0004 024B     		ldr	r3, .L2+4
  37 0006 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/SPI_1_SPI.c **** }
  38              		.loc 1 304 0
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 7


  39              		@ sp needed
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a C046     		.align	2
  43              	.L2:
  44 000c 00000000 		.word	SPI_1_IntrTxMask
  45 0010 880F2640 		.word	1076236168
  46              		.cfi_endproc
  47              	.LFE2:
  48              		.size	SPI_1_SpiPostEnable, .-SPI_1_SpiPostEnable
  49              		.section	.text.SPI_1_SpiStop,"ax",%progbits
  50              		.align	2
  51              		.global	SPI_1_SpiStop
  52              		.code	16
  53              		.thumb_func
  54              		.type	SPI_1_SpiStop, %function
  55              	SPI_1_SpiStop:
  56              	.LFB3:
 305:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 306:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 307:Generated_Source\PSoC4/SPI_1_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPI_1_SPI.c **** * Function Name: SPI_1_SpiStop
 309:Generated_Source\PSoC4/SPI_1_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 311:Generated_Source\PSoC4/SPI_1_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/SPI_1_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPI_1_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPI_1_SPI.c **** *
 315:Generated_Source\PSoC4/SPI_1_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPI_1_SPI.c **** void SPI_1_SpiStop(void)
 317:Generated_Source\PSoC4/SPI_1_SPI.c **** {
  57              		.loc 1 317 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
 318:Generated_Source\PSoC4/SPI_1_SPI.c **** #if(SPI_1_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 320:Generated_Source\PSoC4/SPI_1_SPI.c ****     if (SPI_1_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 322:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_uart_cts_spi_sclk_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 326:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_CTS_SCLK_HSIOM_REG, SPI_1_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_CTS_SCLK_HSIOM_POS, SPI_1_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 331:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_uart_rts_spi_ss0_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 335:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_RTS_SS0_HSIOM_REG, SPI_1_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_RTS_SS0_HSIOM_POS, SPI_1_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_uart_rts_spi_ss0_PIN) */
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 8


 339:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 340:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS1_PIN)
 341:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss1_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 344:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS1_HSIOM_REG, SPI_1_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS1_HSIOM_POS, SPI_1_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS1_PIN) */
 348:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 349:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS2_PIN)
 350:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss2_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 353:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS2_HSIOM_REG, SPI_1_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS2_HSIOM_POS, SPI_1_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS2_PIN) */
 357:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 358:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SS3_PIN)
 359:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_spi_ss3_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 362:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SET_HSIOM_SEL(SPI_1_SS3_HSIOM_REG, SPI_1_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPI_1_SPI.c ****                                        SPI_1_SS3_HSIOM_POS, SPI_1_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SS3_PIN) */
 366:Generated_Source\PSoC4/SPI_1_SPI.c ****     
 367:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 370:Generated_Source\PSoC4/SPI_1_SPI.c ****     else
 371:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 372:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 375:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 376:Generated_Source\PSoC4/SPI_1_SPI.c **** #else
 377:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 378:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_sclk_m_Write(SPI_1_GET_SPI_SCLK_INACTIVE);
 381:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 382:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SCLK_M_HSIOM_REG, SPI_1_SCLK_M_HSIOM_MASK,
 384:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SCLK_M_HSIOM_POS, SPI_1_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 387:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss0_m_Write(SPI_1_GET_SPI_SS0_INACTIVE);
 390:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 391:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS0_M_HSIOM_REG, SPI_1_SS0_M_HSIOM_MASK,
 393:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS0_M_HSIOM_POS, SPI_1_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPI_1_SPI.c **** 
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 9


 396:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss1_m_Write(SPI_1_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 400:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS1_M_HSIOM_REG, SPI_1_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS1_M_HSIOM_POS, SPI_1_SS1_M_HSIOM_SEL_GPIO);
 403:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 405:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss2_m_Write(SPI_1_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 409:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS2_M_HSIOM_REG, SPI_1_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS2_M_HSIOM_POS, SPI_1_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 414:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_ss3_m_Write(SPI_1_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 418:Generated_Source\PSoC4/SPI_1_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPI_1_SPI.c ****     SPI_1_SET_HSIOM_SEL(SPI_1_SS3_M_HSIOM_REG, SPI_1_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/SPI_1_SPI.c ****                                    SPI_1_SS3_M_HSIOM_POS, SPI_1_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 423:Generated_Source\PSoC4/SPI_1_SPI.c ****     #if (SPI_1_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIM_TX_RESTORE);
  62              		.loc 1 425 0
  63 0000 034B     		ldr	r3, .L5
  64 0002 1B68     		ldr	r3, [r3]
  65 0004 2022     		movs	r2, #32
  66 0006 1340     		ands	r3, r2
  67 0008 024A     		ldr	r2, .L5+4
  68 000a 1380     		strh	r3, [r2]
 426:Generated_Source\PSoC4/SPI_1_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_IntrTxMask = LO16(SPI_1_GetTxInterruptMode() & SPI_1_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 431:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPI_1_SPI.c **** }
  69              		.loc 1 432 0
  70              		@ sp needed
  71 000c 7047     		bx	lr
  72              	.L6:
  73 000e C046     		.align	2
  74              	.L5:
  75 0010 880F2640 		.word	1076236168
  76 0014 00000000 		.word	SPI_1_IntrTxMask
  77              		.cfi_endproc
  78              	.LFE3:
  79              		.size	SPI_1_SpiStop, .-SPI_1_SpiStop
  80              		.section	.text.SPI_1_SpiSetActiveSlaveSelect,"ax",%progbits
  81              		.align	2
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 10


  82              		.global	SPI_1_SpiSetActiveSlaveSelect
  83              		.code	16
  84              		.thumb_func
  85              		.type	SPI_1_SpiSetActiveSlaveSelect, %function
  86              	SPI_1_SpiSetActiveSlaveSelect:
  87              	.LFB4:
 433:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 434:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 435:Generated_Source\PSoC4/SPI_1_SPI.c **** #if (SPI_1_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 440:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/SPI_1_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 448:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 451:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 458:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
  88              		.loc 1 460 0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  93              	.LVL0:
 461:Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 463:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl = SPI_1_SPI_CTRL_REG;
  94              		.loc 1 463 0
  95 0000 0549     		ldr	r1, .L8
  96 0002 0A68     		ldr	r2, [r1]
  97              	.LVL1:
 464:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 465:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl &= (uint32) ~SPI_1_SPI_CTRL_SLAVE_SELECT_MASK;
  98              		.loc 1 465 0
  99 0004 054B     		ldr	r3, .L8+4
 100 0006 1A40     		ands	r2, r3
 101              	.LVL2:
 466:Generated_Source\PSoC4/SPI_1_SPI.c ****         spiCtrl |= (uint32)  SPI_1_GET_SPI_CTRL_SS(slaveSelect);
 102              		.loc 1 466 0
 103 0008 8006     		lsls	r0, r0, #26
 104              	.LVL3:
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 11


 105 000a C023     		movs	r3, #192
 106 000c 1B05     		lsls	r3, r3, #20
 107 000e 1840     		ands	r0, r3
 108 0010 1043     		orrs	r0, r2
 109              	.LVL4:
 467:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 468:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = spiCtrl;
 110              		.loc 1 468 0
 111 0012 0860     		str	r0, [r1]
 469:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 112              		.loc 1 469 0
 113              		@ sp needed
 114 0014 7047     		bx	lr
 115              	.L9:
 116 0016 C046     		.align	2
 117              	.L8:
 118 0018 20002640 		.word	1076232224
 119 001c FFFFFFF3 		.word	-201326593
 120              		.cfi_endproc
 121              	.LFE4:
 122              		.size	SPI_1_SpiSetActiveSlaveSelect, .-SPI_1_SpiSetActiveSlaveSelect
 123              		.section	.text.SPI_1_SpiInit,"ax",%progbits
 124              		.align	2
 125              		.global	SPI_1_SpiInit
 126              		.code	16
 127              		.thumb_func
 128              		.type	SPI_1_SpiInit, %function
 129              	SPI_1_SpiInit:
 130              	.LFB1:
 173:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Configure SPI interface */
 131              		.loc 1 173 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135 0000 10B5     		push	{r4, lr}
 136              		.cfi_def_cfa_offset 8
 137              		.cfi_offset 4, -8
 138              		.cfi_offset 14, -4
 175:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_SPI_CTRL_REG = SPI_1_SPI_DEFAULT_SPI_CTRL;
 139              		.loc 1 175 0
 140 0002 124A     		ldr	r2, .L11
 141 0004 124B     		ldr	r3, .L11+4
 142 0006 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 143              		.loc 1 176 0
 144 0008 124A     		ldr	r2, .L11+8
 145 000a 134B     		ldr	r3, .L11+12
 146 000c 1A60     		str	r2, [r3]
 179:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_RX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_RX_FIFO_CTRL;
 147              		.loc 1 179 0
 148 000e 134A     		ldr	r2, .L11+16
 149 0010 134B     		ldr	r3, .L11+20
 150 0012 1A60     		str	r2, [r3]
 180:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 151              		.loc 1 180 0
 152 0014 0723     		movs	r3, #7
 153 0016 1349     		ldr	r1, .L11+24
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 12


 154 0018 0B60     		str	r3, [r1]
 183:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_TX_FIFO_CTRL_REG = SPI_1_SPI_DEFAULT_TX_FIFO_CTRL;
 155              		.loc 1 183 0
 156 001a 1349     		ldr	r1, .L11+28
 157 001c 0A60     		str	r2, [r1]
 184:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 158              		.loc 1 184 0
 159 001e 134A     		ldr	r2, .L11+32
 160 0020 1360     		str	r3, [r2]
 194:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SPI_EC_MASK_REG = SPI_1_SPI_DEFAULT_INTR_SPI_EC_MASK;
 161              		.loc 1 194 0
 162 0022 0023     		movs	r3, #0
 163 0024 124A     		ldr	r2, .L11+36
 164 0026 1360     		str	r3, [r2]
 195:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_SLAVE_MASK_REG  = SPI_1_SPI_DEFAULT_INTR_SLAVE_MASK;
 165              		.loc 1 195 0
 166 0028 124A     		ldr	r2, .L11+40
 167 002a 1360     		str	r3, [r2]
 196:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_MASTER_MASK_REG = SPI_1_SPI_DEFAULT_INTR_MASTER_MASK;
 168              		.loc 1 196 0
 169 002c 124A     		ldr	r2, .L11+44
 170 002e 1360     		str	r3, [r2]
 197:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_RX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_RX_MASK;
 171              		.loc 1 197 0
 172 0030 124A     		ldr	r2, .L11+48
 173 0032 1360     		str	r3, [r2]
 198:Generated_Source\PSoC4/SPI_1_SPI.c ****         SPI_1_INTR_TX_MASK_REG     = SPI_1_SPI_DEFAULT_INTR_TX_MASK;
 174              		.loc 1 198 0
 175 0034 124A     		ldr	r2, .L11+52
 176 0036 1360     		str	r3, [r2]
 199:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 177              		.loc 1 199 0
 178 0038 124A     		ldr	r2, .L11+56
 179 003a 1360     		str	r3, [r2]
 202:Generated_Source\PSoC4/SPI_1_SPI.c ****             
 180              		.loc 1 202 0
 181 003c 1268     		ldr	r2, [r2]
 182 003e 124B     		ldr	r3, .L11+60
 183 0040 1A80     		strh	r2, [r3]
 206:Generated_Source\PSoC4/SPI_1_SPI.c ****     #endif /* (SPI_1_SPI_MASTER_CONST) */
 184              		.loc 1 206 0
 185 0042 0020     		movs	r0, #0
 186 0044 FFF7FEFF 		bl	SPI_1_SpiSetActiveSlaveSelect
 187              	.LVL5:
 219:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SCB_MODE_UNCONFIG_CONST_CFG) */
 188              		.loc 1 219 0
 189              		@ sp needed
 190 0048 10BD     		pop	{r4, pc}
 191              	.L12:
 192 004a C046     		.align	2
 193              	.L11:
 194 004c 0F000001 		.word	16777231
 195 0050 00002640 		.word	1076232192
 196 0054 01000080 		.word	-2147483647
 197 0058 20002640 		.word	1076232224
 198 005c 07010080 		.word	-2147483385
 199 0060 00032640 		.word	1076232960
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 13


 200 0064 04032640 		.word	1076232964
 201 0068 00022640 		.word	1076232704
 202 006c 04022640 		.word	1076232708
 203 0070 880E2640 		.word	1076235912
 204 0074 C80E2640 		.word	1076235976
 205 0078 480F2640 		.word	1076236104
 206 007c 080F2640 		.word	1076236040
 207 0080 C80F2640 		.word	1076236232
 208 0084 880F2640 		.word	1076236168
 209 0088 00000000 		.word	SPI_1_IntrTxMask
 210              		.cfi_endproc
 211              	.LFE1:
 212              		.size	SPI_1_SpiInit, .-SPI_1_SpiInit
 213              		.section	.text.SPI_1_SpiSetSlaveSelectPolarity,"ax",%progbits
 214              		.align	2
 215              		.global	SPI_1_SpiSetSlaveSelectPolarity
 216              		.code	16
 217              		.thumb_func
 218              		.type	SPI_1_SpiSetSlaveSelectPolarity, %function
 219              	SPI_1_SpiSetSlaveSelectPolarity:
 220              	.LFB5:
 470:Generated_Source\PSoC4/SPI_1_SPI.c **** #endif /* (SPI_1_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 472:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 473:Generated_Source\PSoC4/SPI_1_SPI.c **** #if !(SPI_1_CY_SCBIP_V0 || SPI_1_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/SPI_1_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/SPI_1_SPI.c ****     * Function Name: SPI_1_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/SPI_1_SPI.c ****     ****************************************************************************//**
 477:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 478:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  The component should be in one of the following states to change the active
 480:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  
 484:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 486:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 492:Generated_Source\PSoC4/SPI_1_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/SPI_1_SPI.c ****     *   - SPI_1_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/SPI_1_SPI.c ****     *
 496:Generated_Source\PSoC4/SPI_1_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/SPI_1_SPI.c ****     void SPI_1_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/SPI_1_SPI.c ****     {
 221              		.loc 1 498 0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 226              	.LVL6:
 499:Generated_Source\PSoC4/SPI_1_SPI.c ****         uint32 ssPolarity;
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 14


 500:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 501:Generated_Source\PSoC4/SPI_1_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/SPI_1_SPI.c ****         ssPolarity = SPI_1_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 227              		.loc 1 502 0
 228 0000 0123     		movs	r3, #1
 229 0002 8340     		lsls	r3, r3, r0
 230 0004 1B02     		lsls	r3, r3, #8
 231 0006 F022     		movs	r2, #240
 232 0008 1201     		lsls	r2, r2, #4
 233 000a 1340     		ands	r3, r2
 234              	.LVL7:
 503:Generated_Source\PSoC4/SPI_1_SPI.c **** 
 504:Generated_Source\PSoC4/SPI_1_SPI.c ****         if (0u != polarity)
 235              		.loc 1 504 0
 236 000c 0029     		cmp	r1, #0
 237 000e 04D0     		beq	.L14
 505:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
 506:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG |= (uint32)  ssPolarity;
 238              		.loc 1 506 0
 239 0010 0449     		ldr	r1, .L16
 240              	.LVL8:
 241 0012 0A68     		ldr	r2, [r1]
 242 0014 1343     		orrs	r3, r2
 243              	.LVL9:
 244 0016 0B60     		str	r3, [r1]
 245 0018 03E0     		b	.L13
 246              	.LVL10:
 247              	.L14:
 507:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 508:Generated_Source\PSoC4/SPI_1_SPI.c ****         else
 509:Generated_Source\PSoC4/SPI_1_SPI.c ****         {
 510:Generated_Source\PSoC4/SPI_1_SPI.c ****             SPI_1_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 248              		.loc 1 510 0
 249 001a 0249     		ldr	r1, .L16
 250              	.LVL11:
 251 001c 0A68     		ldr	r2, [r1]
 252 001e 9A43     		bics	r2, r3
 253 0020 0A60     		str	r2, [r1]
 254              	.LVL12:
 255              	.L13:
 511:Generated_Source\PSoC4/SPI_1_SPI.c ****         }
 512:Generated_Source\PSoC4/SPI_1_SPI.c ****     }
 256              		.loc 1 512 0
 257              		@ sp needed
 258 0022 7047     		bx	lr
 259              	.L17:
 260              		.align	2
 261              	.L16:
 262 0024 20002640 		.word	1076232224
 263              		.cfi_endproc
 264              	.LFE5:
 265              		.size	SPI_1_SpiSetSlaveSelectPolarity, .-SPI_1_SpiSetSlaveSelectPolarity
 266              		.text
 267              	.Letext0:
 268              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 269              		.file 3 "Generated_Source\\PSoC4\\SPI_1_PVT.h"
 270              		.section	.debug_info,"",%progbits
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 15


 271              	.Ldebug_info0:
 272 0000 83010000 		.4byte	0x183
 273 0004 0400     		.2byte	0x4
 274 0006 00000000 		.4byte	.Ldebug_abbrev0
 275 000a 04       		.byte	0x4
 276 000b 01       		.uleb128 0x1
 277 000c 3F010000 		.4byte	.LASF26
 278 0010 0C       		.byte	0xc
 279 0011 53000000 		.4byte	.LASF27
 280 0015 C0000000 		.4byte	.LASF28
 281 0019 00000000 		.4byte	.Ldebug_ranges0+0
 282 001d 00000000 		.4byte	0
 283 0021 00000000 		.4byte	.Ldebug_line0
 284 0025 02       		.uleb128 0x2
 285 0026 01       		.byte	0x1
 286 0027 06       		.byte	0x6
 287 0028 41020000 		.4byte	.LASF0
 288 002c 02       		.uleb128 0x2
 289 002d 01       		.byte	0x1
 290 002e 08       		.byte	0x8
 291 002f 45000000 		.4byte	.LASF1
 292 0033 02       		.uleb128 0x2
 293 0034 02       		.byte	0x2
 294 0035 05       		.byte	0x5
 295 0036 22020000 		.4byte	.LASF2
 296 003a 02       		.uleb128 0x2
 297 003b 02       		.byte	0x2
 298 003c 07       		.byte	0x7
 299 003d 88000000 		.4byte	.LASF3
 300 0041 02       		.uleb128 0x2
 301 0042 04       		.byte	0x4
 302 0043 05       		.byte	0x5
 303 0044 2C020000 		.4byte	.LASF4
 304 0048 02       		.uleb128 0x2
 305 0049 04       		.byte	0x4
 306 004a 07       		.byte	0x7
 307 004b 76000000 		.4byte	.LASF5
 308 004f 02       		.uleb128 0x2
 309 0050 08       		.byte	0x8
 310 0051 05       		.byte	0x5
 311 0052 E7010000 		.4byte	.LASF6
 312 0056 02       		.uleb128 0x2
 313 0057 08       		.byte	0x8
 314 0058 07       		.byte	0x7
 315 0059 1F010000 		.4byte	.LASF7
 316 005d 03       		.uleb128 0x3
 317 005e 04       		.byte	0x4
 318 005f 05       		.byte	0x5
 319 0060 696E7400 		.ascii	"int\000"
 320 0064 02       		.uleb128 0x2
 321 0065 04       		.byte	0x4
 322 0066 07       		.byte	0x7
 323 0067 12010000 		.4byte	.LASF8
 324 006b 04       		.uleb128 0x4
 325 006c 04010000 		.4byte	.LASF9
 326 0070 02       		.byte	0x2
 327 0071 E501     		.2byte	0x1e5
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 16


 328 0073 3A000000 		.4byte	0x3a
 329 0077 04       		.uleb128 0x4
 330 0078 0B010000 		.4byte	.LASF10
 331 007c 02       		.byte	0x2
 332 007d E601     		.2byte	0x1e6
 333 007f 48000000 		.4byte	0x48
 334 0083 02       		.uleb128 0x2
 335 0084 04       		.byte	0x4
 336 0085 04       		.byte	0x4
 337 0086 31000000 		.4byte	.LASF11
 338 008a 02       		.uleb128 0x2
 339 008b 08       		.byte	0x8
 340 008c 04       		.byte	0x4
 341 008d B9000000 		.4byte	.LASF12
 342 0091 02       		.uleb128 0x2
 343 0092 01       		.byte	0x1
 344 0093 08       		.byte	0x8
 345 0094 15020000 		.4byte	.LASF13
 346 0098 04       		.uleb128 0x4
 347 0099 00000000 		.4byte	.LASF14
 348 009d 02       		.byte	0x2
 349 009e 9002     		.2byte	0x290
 350 00a0 A4000000 		.4byte	0xa4
 351 00a4 05       		.uleb128 0x5
 352 00a5 77000000 		.4byte	0x77
 353 00a9 02       		.uleb128 0x2
 354 00aa 08       		.byte	0x8
 355 00ab 04       		.byte	0x4
 356 00ac 35020000 		.4byte	.LASF15
 357 00b0 02       		.uleb128 0x2
 358 00b1 04       		.byte	0x4
 359 00b2 07       		.byte	0x7
 360 00b3 CD010000 		.4byte	.LASF16
 361 00b7 06       		.uleb128 0x6
 362 00b8 12000000 		.4byte	.LASF17
 363 00bc 01       		.byte	0x1
 364 00bd E7       		.byte	0xe7
 365 00be 00000000 		.4byte	.LFB2
 366 00c2 14000000 		.4byte	.LFE2-.LFB2
 367 00c6 01       		.uleb128 0x1
 368 00c7 9C       		.byte	0x9c
 369 00c8 07       		.uleb128 0x7
 370 00c9 37000000 		.4byte	.LASF18
 371 00cd 01       		.byte	0x1
 372 00ce 3C01     		.2byte	0x13c
 373 00d0 00000000 		.4byte	.LFB3
 374 00d4 18000000 		.4byte	.LFE3-.LFB3
 375 00d8 01       		.uleb128 0x1
 376 00d9 9C       		.byte	0x9c
 377 00da 08       		.uleb128 0x8
 378 00db 9B000000 		.4byte	.LASF19
 379 00df 01       		.byte	0x1
 380 00e0 CB01     		.2byte	0x1cb
 381 00e2 00000000 		.4byte	.LFB4
 382 00e6 20000000 		.4byte	.LFE4-.LFB4
 383 00ea 01       		.uleb128 0x1
 384 00eb 9C       		.byte	0x9c
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 17


 385 00ec 11010000 		.4byte	0x111
 386 00f0 09       		.uleb128 0x9
 387 00f1 06000000 		.4byte	.LASF22
 388 00f5 01       		.byte	0x1
 389 00f6 CB01     		.2byte	0x1cb
 390 00f8 77000000 		.4byte	0x77
 391 00fc 00000000 		.4byte	.LLST0
 392 0100 0A       		.uleb128 0xa
 393 0101 1A020000 		.4byte	.LASF24
 394 0105 01       		.byte	0x1
 395 0106 CD01     		.2byte	0x1cd
 396 0108 77000000 		.4byte	0x77
 397 010c 21000000 		.4byte	.LLST1
 398 0110 00       		.byte	0
 399 0111 0B       		.uleb128 0xb
 400 0112 4D020000 		.4byte	.LASF20
 401 0116 01       		.byte	0x1
 402 0117 AC       		.byte	0xac
 403 0118 00000000 		.4byte	.LFB1
 404 011c 8C000000 		.4byte	.LFE1-.LFB1
 405 0120 01       		.uleb128 0x1
 406 0121 9C       		.byte	0x9c
 407 0122 36010000 		.4byte	0x136
 408 0126 0C       		.uleb128 0xc
 409 0127 48000000 		.4byte	.LVL5
 410 012b DA000000 		.4byte	0xda
 411 012f 0D       		.uleb128 0xd
 412 0130 01       		.uleb128 0x1
 413 0131 50       		.byte	0x50
 414 0132 01       		.uleb128 0x1
 415 0133 30       		.byte	0x30
 416 0134 00       		.byte	0
 417 0135 00       		.byte	0
 418 0136 08       		.uleb128 0x8
 419 0137 F5010000 		.4byte	.LASF21
 420 013b 01       		.byte	0x1
 421 013c F101     		.2byte	0x1f1
 422 013e 00000000 		.4byte	.LFB5
 423 0142 28000000 		.4byte	.LFE5-.LFB5
 424 0146 01       		.uleb128 0x1
 425 0147 9C       		.byte	0x9c
 426 0148 7B010000 		.4byte	0x17b
 427 014c 0E       		.uleb128 0xe
 428 014d 06000000 		.4byte	.LASF22
 429 0151 01       		.byte	0x1
 430 0152 F101     		.2byte	0x1f1
 431 0154 77000000 		.4byte	0x77
 432 0158 01       		.uleb128 0x1
 433 0159 50       		.byte	0x50
 434 015a 09       		.uleb128 0x9
 435 015b 36010000 		.4byte	.LASF23
 436 015f 01       		.byte	0x1
 437 0160 F101     		.2byte	0x1f1
 438 0162 77000000 		.4byte	0x77
 439 0166 3F000000 		.4byte	.LLST2
 440 016a 0A       		.uleb128 0xa
 441 016b 26000000 		.4byte	.LASF25
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 18


 442 016f 01       		.byte	0x1
 443 0170 F301     		.2byte	0x1f3
 444 0172 77000000 		.4byte	0x77
 445 0176 79000000 		.4byte	.LLST3
 446 017a 00       		.byte	0
 447 017b 0F       		.uleb128 0xf
 448 017c D6010000 		.4byte	.LASF29
 449 0180 03       		.byte	0x3
 450 0181 5B       		.byte	0x5b
 451 0182 6B000000 		.4byte	0x6b
 452 0186 00       		.byte	0
 453              		.section	.debug_abbrev,"",%progbits
 454              	.Ldebug_abbrev0:
 455 0000 01       		.uleb128 0x1
 456 0001 11       		.uleb128 0x11
 457 0002 01       		.byte	0x1
 458 0003 25       		.uleb128 0x25
 459 0004 0E       		.uleb128 0xe
 460 0005 13       		.uleb128 0x13
 461 0006 0B       		.uleb128 0xb
 462 0007 03       		.uleb128 0x3
 463 0008 0E       		.uleb128 0xe
 464 0009 1B       		.uleb128 0x1b
 465 000a 0E       		.uleb128 0xe
 466 000b 55       		.uleb128 0x55
 467 000c 17       		.uleb128 0x17
 468 000d 11       		.uleb128 0x11
 469 000e 01       		.uleb128 0x1
 470 000f 10       		.uleb128 0x10
 471 0010 17       		.uleb128 0x17
 472 0011 00       		.byte	0
 473 0012 00       		.byte	0
 474 0013 02       		.uleb128 0x2
 475 0014 24       		.uleb128 0x24
 476 0015 00       		.byte	0
 477 0016 0B       		.uleb128 0xb
 478 0017 0B       		.uleb128 0xb
 479 0018 3E       		.uleb128 0x3e
 480 0019 0B       		.uleb128 0xb
 481 001a 03       		.uleb128 0x3
 482 001b 0E       		.uleb128 0xe
 483 001c 00       		.byte	0
 484 001d 00       		.byte	0
 485 001e 03       		.uleb128 0x3
 486 001f 24       		.uleb128 0x24
 487 0020 00       		.byte	0
 488 0021 0B       		.uleb128 0xb
 489 0022 0B       		.uleb128 0xb
 490 0023 3E       		.uleb128 0x3e
 491 0024 0B       		.uleb128 0xb
 492 0025 03       		.uleb128 0x3
 493 0026 08       		.uleb128 0x8
 494 0027 00       		.byte	0
 495 0028 00       		.byte	0
 496 0029 04       		.uleb128 0x4
 497 002a 16       		.uleb128 0x16
 498 002b 00       		.byte	0
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 19


 499 002c 03       		.uleb128 0x3
 500 002d 0E       		.uleb128 0xe
 501 002e 3A       		.uleb128 0x3a
 502 002f 0B       		.uleb128 0xb
 503 0030 3B       		.uleb128 0x3b
 504 0031 05       		.uleb128 0x5
 505 0032 49       		.uleb128 0x49
 506 0033 13       		.uleb128 0x13
 507 0034 00       		.byte	0
 508 0035 00       		.byte	0
 509 0036 05       		.uleb128 0x5
 510 0037 35       		.uleb128 0x35
 511 0038 00       		.byte	0
 512 0039 49       		.uleb128 0x49
 513 003a 13       		.uleb128 0x13
 514 003b 00       		.byte	0
 515 003c 00       		.byte	0
 516 003d 06       		.uleb128 0x6
 517 003e 2E       		.uleb128 0x2e
 518 003f 00       		.byte	0
 519 0040 3F       		.uleb128 0x3f
 520 0041 19       		.uleb128 0x19
 521 0042 03       		.uleb128 0x3
 522 0043 0E       		.uleb128 0xe
 523 0044 3A       		.uleb128 0x3a
 524 0045 0B       		.uleb128 0xb
 525 0046 3B       		.uleb128 0x3b
 526 0047 0B       		.uleb128 0xb
 527 0048 27       		.uleb128 0x27
 528 0049 19       		.uleb128 0x19
 529 004a 11       		.uleb128 0x11
 530 004b 01       		.uleb128 0x1
 531 004c 12       		.uleb128 0x12
 532 004d 06       		.uleb128 0x6
 533 004e 40       		.uleb128 0x40
 534 004f 18       		.uleb128 0x18
 535 0050 9742     		.uleb128 0x2117
 536 0052 19       		.uleb128 0x19
 537 0053 00       		.byte	0
 538 0054 00       		.byte	0
 539 0055 07       		.uleb128 0x7
 540 0056 2E       		.uleb128 0x2e
 541 0057 00       		.byte	0
 542 0058 3F       		.uleb128 0x3f
 543 0059 19       		.uleb128 0x19
 544 005a 03       		.uleb128 0x3
 545 005b 0E       		.uleb128 0xe
 546 005c 3A       		.uleb128 0x3a
 547 005d 0B       		.uleb128 0xb
 548 005e 3B       		.uleb128 0x3b
 549 005f 05       		.uleb128 0x5
 550 0060 27       		.uleb128 0x27
 551 0061 19       		.uleb128 0x19
 552 0062 11       		.uleb128 0x11
 553 0063 01       		.uleb128 0x1
 554 0064 12       		.uleb128 0x12
 555 0065 06       		.uleb128 0x6
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 20


 556 0066 40       		.uleb128 0x40
 557 0067 18       		.uleb128 0x18
 558 0068 9742     		.uleb128 0x2117
 559 006a 19       		.uleb128 0x19
 560 006b 00       		.byte	0
 561 006c 00       		.byte	0
 562 006d 08       		.uleb128 0x8
 563 006e 2E       		.uleb128 0x2e
 564 006f 01       		.byte	0x1
 565 0070 3F       		.uleb128 0x3f
 566 0071 19       		.uleb128 0x19
 567 0072 03       		.uleb128 0x3
 568 0073 0E       		.uleb128 0xe
 569 0074 3A       		.uleb128 0x3a
 570 0075 0B       		.uleb128 0xb
 571 0076 3B       		.uleb128 0x3b
 572 0077 05       		.uleb128 0x5
 573 0078 27       		.uleb128 0x27
 574 0079 19       		.uleb128 0x19
 575 007a 11       		.uleb128 0x11
 576 007b 01       		.uleb128 0x1
 577 007c 12       		.uleb128 0x12
 578 007d 06       		.uleb128 0x6
 579 007e 40       		.uleb128 0x40
 580 007f 18       		.uleb128 0x18
 581 0080 9742     		.uleb128 0x2117
 582 0082 19       		.uleb128 0x19
 583 0083 01       		.uleb128 0x1
 584 0084 13       		.uleb128 0x13
 585 0085 00       		.byte	0
 586 0086 00       		.byte	0
 587 0087 09       		.uleb128 0x9
 588 0088 05       		.uleb128 0x5
 589 0089 00       		.byte	0
 590 008a 03       		.uleb128 0x3
 591 008b 0E       		.uleb128 0xe
 592 008c 3A       		.uleb128 0x3a
 593 008d 0B       		.uleb128 0xb
 594 008e 3B       		.uleb128 0x3b
 595 008f 05       		.uleb128 0x5
 596 0090 49       		.uleb128 0x49
 597 0091 13       		.uleb128 0x13
 598 0092 02       		.uleb128 0x2
 599 0093 17       		.uleb128 0x17
 600 0094 00       		.byte	0
 601 0095 00       		.byte	0
 602 0096 0A       		.uleb128 0xa
 603 0097 34       		.uleb128 0x34
 604 0098 00       		.byte	0
 605 0099 03       		.uleb128 0x3
 606 009a 0E       		.uleb128 0xe
 607 009b 3A       		.uleb128 0x3a
 608 009c 0B       		.uleb128 0xb
 609 009d 3B       		.uleb128 0x3b
 610 009e 05       		.uleb128 0x5
 611 009f 49       		.uleb128 0x49
 612 00a0 13       		.uleb128 0x13
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 21


 613 00a1 02       		.uleb128 0x2
 614 00a2 17       		.uleb128 0x17
 615 00a3 00       		.byte	0
 616 00a4 00       		.byte	0
 617 00a5 0B       		.uleb128 0xb
 618 00a6 2E       		.uleb128 0x2e
 619 00a7 01       		.byte	0x1
 620 00a8 3F       		.uleb128 0x3f
 621 00a9 19       		.uleb128 0x19
 622 00aa 03       		.uleb128 0x3
 623 00ab 0E       		.uleb128 0xe
 624 00ac 3A       		.uleb128 0x3a
 625 00ad 0B       		.uleb128 0xb
 626 00ae 3B       		.uleb128 0x3b
 627 00af 0B       		.uleb128 0xb
 628 00b0 27       		.uleb128 0x27
 629 00b1 19       		.uleb128 0x19
 630 00b2 11       		.uleb128 0x11
 631 00b3 01       		.uleb128 0x1
 632 00b4 12       		.uleb128 0x12
 633 00b5 06       		.uleb128 0x6
 634 00b6 40       		.uleb128 0x40
 635 00b7 18       		.uleb128 0x18
 636 00b8 9742     		.uleb128 0x2117
 637 00ba 19       		.uleb128 0x19
 638 00bb 01       		.uleb128 0x1
 639 00bc 13       		.uleb128 0x13
 640 00bd 00       		.byte	0
 641 00be 00       		.byte	0
 642 00bf 0C       		.uleb128 0xc
 643 00c0 898201   		.uleb128 0x4109
 644 00c3 01       		.byte	0x1
 645 00c4 11       		.uleb128 0x11
 646 00c5 01       		.uleb128 0x1
 647 00c6 31       		.uleb128 0x31
 648 00c7 13       		.uleb128 0x13
 649 00c8 00       		.byte	0
 650 00c9 00       		.byte	0
 651 00ca 0D       		.uleb128 0xd
 652 00cb 8A8201   		.uleb128 0x410a
 653 00ce 00       		.byte	0
 654 00cf 02       		.uleb128 0x2
 655 00d0 18       		.uleb128 0x18
 656 00d1 9142     		.uleb128 0x2111
 657 00d3 18       		.uleb128 0x18
 658 00d4 00       		.byte	0
 659 00d5 00       		.byte	0
 660 00d6 0E       		.uleb128 0xe
 661 00d7 05       		.uleb128 0x5
 662 00d8 00       		.byte	0
 663 00d9 03       		.uleb128 0x3
 664 00da 0E       		.uleb128 0xe
 665 00db 3A       		.uleb128 0x3a
 666 00dc 0B       		.uleb128 0xb
 667 00dd 3B       		.uleb128 0x3b
 668 00de 05       		.uleb128 0x5
 669 00df 49       		.uleb128 0x49
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 22


 670 00e0 13       		.uleb128 0x13
 671 00e1 02       		.uleb128 0x2
 672 00e2 18       		.uleb128 0x18
 673 00e3 00       		.byte	0
 674 00e4 00       		.byte	0
 675 00e5 0F       		.uleb128 0xf
 676 00e6 34       		.uleb128 0x34
 677 00e7 00       		.byte	0
 678 00e8 03       		.uleb128 0x3
 679 00e9 0E       		.uleb128 0xe
 680 00ea 3A       		.uleb128 0x3a
 681 00eb 0B       		.uleb128 0xb
 682 00ec 3B       		.uleb128 0x3b
 683 00ed 0B       		.uleb128 0xb
 684 00ee 49       		.uleb128 0x49
 685 00ef 13       		.uleb128 0x13
 686 00f0 3F       		.uleb128 0x3f
 687 00f1 19       		.uleb128 0x19
 688 00f2 3C       		.uleb128 0x3c
 689 00f3 19       		.uleb128 0x19
 690 00f4 00       		.byte	0
 691 00f5 00       		.byte	0
 692 00f6 00       		.byte	0
 693              		.section	.debug_loc,"",%progbits
 694              	.Ldebug_loc0:
 695              	.LLST0:
 696 0000 00000000 		.4byte	.LVL0
 697 0004 0A000000 		.4byte	.LVL3
 698 0008 0100     		.2byte	0x1
 699 000a 50       		.byte	0x50
 700 000b 0A000000 		.4byte	.LVL3
 701 000f 20000000 		.4byte	.LFE4
 702 0013 0400     		.2byte	0x4
 703 0015 F3       		.byte	0xf3
 704 0016 01       		.uleb128 0x1
 705 0017 50       		.byte	0x50
 706 0018 9F       		.byte	0x9f
 707 0019 00000000 		.4byte	0
 708 001d 00000000 		.4byte	0
 709              	.LLST1:
 710 0021 04000000 		.4byte	.LVL1
 711 0025 12000000 		.4byte	.LVL4
 712 0029 0100     		.2byte	0x1
 713 002b 52       		.byte	0x52
 714 002c 12000000 		.4byte	.LVL4
 715 0030 20000000 		.4byte	.LFE4
 716 0034 0100     		.2byte	0x1
 717 0036 50       		.byte	0x50
 718 0037 00000000 		.4byte	0
 719 003b 00000000 		.4byte	0
 720              	.LLST2:
 721 003f 00000000 		.4byte	.LVL6
 722 0043 12000000 		.4byte	.LVL8
 723 0047 0100     		.2byte	0x1
 724 0049 51       		.byte	0x51
 725 004a 12000000 		.4byte	.LVL8
 726 004e 1A000000 		.4byte	.LVL10
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 23


 727 0052 0400     		.2byte	0x4
 728 0054 F3       		.byte	0xf3
 729 0055 01       		.uleb128 0x1
 730 0056 51       		.byte	0x51
 731 0057 9F       		.byte	0x9f
 732 0058 1A000000 		.4byte	.LVL10
 733 005c 1C000000 		.4byte	.LVL11
 734 0060 0100     		.2byte	0x1
 735 0062 51       		.byte	0x51
 736 0063 1C000000 		.4byte	.LVL11
 737 0067 28000000 		.4byte	.LFE5
 738 006b 0400     		.2byte	0x4
 739 006d F3       		.byte	0xf3
 740 006e 01       		.uleb128 0x1
 741 006f 51       		.byte	0x51
 742 0070 9F       		.byte	0x9f
 743 0071 00000000 		.4byte	0
 744 0075 00000000 		.4byte	0
 745              	.LLST3:
 746 0079 0C000000 		.4byte	.LVL7
 747 007d 16000000 		.4byte	.LVL9
 748 0081 0100     		.2byte	0x1
 749 0083 53       		.byte	0x53
 750 0084 16000000 		.4byte	.LVL9
 751 0088 1A000000 		.4byte	.LVL10
 752 008c 0B00     		.2byte	0xb
 753 008e 31       		.byte	0x31
 754 008f 70       		.byte	0x70
 755 0090 00       		.sleb128 0
 756 0091 24       		.byte	0x24
 757 0092 38       		.byte	0x38
 758 0093 24       		.byte	0x24
 759 0094 0A       		.byte	0xa
 760 0095 000F     		.2byte	0xf00
 761 0097 1A       		.byte	0x1a
 762 0098 9F       		.byte	0x9f
 763 0099 1A000000 		.4byte	.LVL10
 764 009d 22000000 		.4byte	.LVL12
 765 00a1 0100     		.2byte	0x1
 766 00a3 53       		.byte	0x53
 767 00a4 22000000 		.4byte	.LVL12
 768 00a8 28000000 		.4byte	.LFE5
 769 00ac 0B00     		.2byte	0xb
 770 00ae 31       		.byte	0x31
 771 00af 70       		.byte	0x70
 772 00b0 00       		.sleb128 0
 773 00b1 24       		.byte	0x24
 774 00b2 38       		.byte	0x38
 775 00b3 24       		.byte	0x24
 776 00b4 0A       		.byte	0xa
 777 00b5 000F     		.2byte	0xf00
 778 00b7 1A       		.byte	0x1a
 779 00b8 9F       		.byte	0x9f
 780 00b9 00000000 		.4byte	0
 781 00bd 00000000 		.4byte	0
 782              		.section	.debug_aranges,"",%progbits
 783 0000 3C000000 		.4byte	0x3c
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 24


 784 0004 0200     		.2byte	0x2
 785 0006 00000000 		.4byte	.Ldebug_info0
 786 000a 04       		.byte	0x4
 787 000b 00       		.byte	0
 788 000c 0000     		.2byte	0
 789 000e 0000     		.2byte	0
 790 0010 00000000 		.4byte	.LFB2
 791 0014 14000000 		.4byte	.LFE2-.LFB2
 792 0018 00000000 		.4byte	.LFB3
 793 001c 18000000 		.4byte	.LFE3-.LFB3
 794 0020 00000000 		.4byte	.LFB4
 795 0024 20000000 		.4byte	.LFE4-.LFB4
 796 0028 00000000 		.4byte	.LFB1
 797 002c 8C000000 		.4byte	.LFE1-.LFB1
 798 0030 00000000 		.4byte	.LFB5
 799 0034 28000000 		.4byte	.LFE5-.LFB5
 800 0038 00000000 		.4byte	0
 801 003c 00000000 		.4byte	0
 802              		.section	.debug_ranges,"",%progbits
 803              	.Ldebug_ranges0:
 804 0000 00000000 		.4byte	.LFB2
 805 0004 14000000 		.4byte	.LFE2
 806 0008 00000000 		.4byte	.LFB3
 807 000c 18000000 		.4byte	.LFE3
 808 0010 00000000 		.4byte	.LFB4
 809 0014 20000000 		.4byte	.LFE4
 810 0018 00000000 		.4byte	.LFB1
 811 001c 8C000000 		.4byte	.LFE1
 812 0020 00000000 		.4byte	.LFB5
 813 0024 28000000 		.4byte	.LFE5
 814 0028 00000000 		.4byte	0
 815 002c 00000000 		.4byte	0
 816              		.section	.debug_line,"",%progbits
 817              	.Ldebug_line0:
 818 0000 D2000000 		.section	.debug_str,"MS",%progbits,1
 818      02005500 
 818      00000201 
 818      FB0E0D00 
 818      01010101 
 819              	.LASF14:
 820 0000 72656733 		.ascii	"reg32\000"
 820      3200
 821              	.LASF22:
 822 0006 736C6176 		.ascii	"slaveSelect\000"
 822      6553656C 
 822      65637400 
 823              	.LASF17:
 824 0012 5350495F 		.ascii	"SPI_1_SpiPostEnable\000"
 824      315F5370 
 824      69506F73 
 824      74456E61 
 824      626C6500 
 825              	.LASF25:
 826 0026 7373506F 		.ascii	"ssPolarity\000"
 826      6C617269 
 826      747900
 827              	.LASF11:
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 25


 828 0031 666C6F61 		.ascii	"float\000"
 828      7400
 829              	.LASF18:
 830 0037 5350495F 		.ascii	"SPI_1_SpiStop\000"
 830      315F5370 
 830      6953746F 
 830      7000
 831              	.LASF1:
 832 0045 756E7369 		.ascii	"unsigned char\000"
 832      676E6564 
 832      20636861 
 832      7200
 833              	.LASF27:
 834 0053 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPI_1_SPI.c\000"
 834      72617465 
 834      645F536F 
 834      75726365 
 834      5C50536F 
 835              	.LASF5:
 836 0076 6C6F6E67 		.ascii	"long unsigned int\000"
 836      20756E73 
 836      69676E65 
 836      6420696E 
 836      7400
 837              	.LASF3:
 838 0088 73686F72 		.ascii	"short unsigned int\000"
 838      7420756E 
 838      7369676E 
 838      65642069 
 838      6E7400
 839              	.LASF19:
 840 009b 5350495F 		.ascii	"SPI_1_SpiSetActiveSlaveSelect\000"
 840      315F5370 
 840      69536574 
 840      41637469 
 840      7665536C 
 841              	.LASF12:
 842 00b9 646F7562 		.ascii	"double\000"
 842      6C6500
 843              	.LASF28:
 844 00c0 453A5C44 		.ascii	"E:\\Documents\\Engineering\\Code\\synth-wavetable\\"
 844      6F63756D 
 844      656E7473 
 844      5C456E67 
 844      696E6565 
 845 00ee 73796E74 		.ascii	"synth-wavetable.cydsn\000"
 845      682D7761 
 845      76657461 
 845      626C652E 
 845      63796473 
 846              	.LASF9:
 847 0104 75696E74 		.ascii	"uint16\000"
 847      313600
 848              	.LASF10:
 849 010b 75696E74 		.ascii	"uint32\000"
 849      333200
 850              	.LASF8:
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 26


 851 0112 756E7369 		.ascii	"unsigned int\000"
 851      676E6564 
 851      20696E74 
 851      00
 852              	.LASF7:
 853 011f 6C6F6E67 		.ascii	"long long unsigned int\000"
 853      206C6F6E 
 853      6720756E 
 853      7369676E 
 853      65642069 
 854              	.LASF23:
 855 0136 706F6C61 		.ascii	"polarity\000"
 855      72697479 
 855      00
 856              	.LASF26:
 857 013f 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 857      43313120 
 857      352E342E 
 857      31203230 
 857      31363036 
 858 0172 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0 -mthumb -g -O"
 858      20726576 
 858      6973696F 
 858      6E203233 
 858      37373135 
 859 01a5 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 859      66756E63 
 859      74696F6E 
 859      2D736563 
 859      74696F6E 
 860              	.LASF16:
 861 01cd 73697A65 		.ascii	"sizetype\000"
 861      74797065 
 861      00
 862              	.LASF29:
 863 01d6 5350495F 		.ascii	"SPI_1_IntrTxMask\000"
 863      315F496E 
 863      74725478 
 863      4D61736B 
 863      00
 864              	.LASF6:
 865 01e7 6C6F6E67 		.ascii	"long long int\000"
 865      206C6F6E 
 865      6720696E 
 865      7400
 866              	.LASF21:
 867 01f5 5350495F 		.ascii	"SPI_1_SpiSetSlaveSelectPolarity\000"
 867      315F5370 
 867      69536574 
 867      536C6176 
 867      6553656C 
 868              	.LASF13:
 869 0215 63686172 		.ascii	"char\000"
 869      00
 870              	.LASF24:
 871 021a 73706943 		.ascii	"spiCtrl\000"
 871      74726C00 
ARM GAS  C:\Users\psmus\AppData\Local\Temp\ccyyEybN.s 			page 27


 872              	.LASF2:
 873 0222 73686F72 		.ascii	"short int\000"
 873      7420696E 
 873      7400
 874              	.LASF4:
 875 022c 6C6F6E67 		.ascii	"long int\000"
 875      20696E74 
 875      00
 876              	.LASF15:
 877 0235 6C6F6E67 		.ascii	"long double\000"
 877      20646F75 
 877      626C6500 
 878              	.LASF0:
 879 0241 7369676E 		.ascii	"signed char\000"
 879      65642063 
 879      68617200 
 880              	.LASF20:
 881 024d 5350495F 		.ascii	"SPI_1_SpiInit\000"
 881      315F5370 
 881      69496E69 
 881      7400
 882              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
