m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim
valu
Z1 !s110 1607294177
!i10b 1
!s100 h5`;GBDWG^YZLbY]o7S]l3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@_C]NSaf6ETzS;kdz9`273
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1607294168
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v
!i122 15
Z4 L0 1 18
Z5 OV;L;2020.1_3;71
r1
!s85 0
31
Z6 !s108 1607294177.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
valu_test
R1
!i10b 1
!s100 b]nb46QEMSDe2T1kSh;LJ1
R2
IkUgASTk[S?_b@@;TKI@H81
R3
R0
Z9 w1459766494
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v
!i122 14
L0 1 61
R5
r1
!s85 0
31
R6
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab6-alu/alu_test.v|
!i113 1
R7
R8
vcontroller
Z10 !s110 1607302443
!i10b 1
!s100 O50EmC0LkHZ_oLQ:h70go0
R2
IIO5MYdL?b<_=iWFlASD7T1
R3
R0
w1607302311
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v
!i122 28
L0 1 53
R5
r1
!s85 0
31
Z11 !s108 1607302443.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller.v|
!i113 1
R7
R8
vcontroller_test
R10
!i10b 1
!s100 4VhYWzUzRRDj^U<e:QRQB3
R2
IT:9VA1PHJX[7OW5Y;dh0:2
R3
R0
w1459766495
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v
!i122 27
L0 1 145
R5
r1
!s85 0
31
R11
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab7-ctrl/controller_test.v|
!i113 1
R7
R8
vcounter
!s110 1608751460
!i10b 1
!s100 Ib=GfCzAhNMKz]D5Y`=5_3
R2
I7kXKmNEaG<T]kQX3KdX9;0
R3
Z12 d/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim
w1608751251
8/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/cntr/counter.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/cntr/counter.v
!i122 74
R4
R5
r1
!s85 0
31
!s108 1608751460.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/cntr/counter.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/cntr/counter.v|
!i113 1
R7
R8
vcounter_test
!s110 1608770641
!i10b 1
!s100 H8l3AFUU:o>QcClZalS@>1
R2
I21X?7i<]knG:1i5gZG18?0
R3
R12
w1608770620
Z13 8/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
Z14 F/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v
!i122 80
Z15 L0 1 54
R5
r1
!s85 0
31
!s108 1608770641.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v|
Z16 !s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v|
!i113 1
R7
R8
vcounterfunc
Z17 !s110 1608770711
!i10b 1
!s100 T0BXbY_16dVdUnb5UCnm_1
R2
I_Z=>8j>WSi9IaiGl2zKJ11
R3
R12
w1608770525
8/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v
!i122 81
L0 1 37
R5
r1
!s85 0
31
Z18 !s108 1608770711.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter.v|
!i113 1
R7
R8
vcounterfunc_test
R17
!i10b 1
!s100 XcUJEg2jz?N6VQJPM>3R41
R2
Ik4=gb<OiahR5`DhNT<m452
R3
R12
w1608770684
R13
R14
!i122 82
R15
R5
r1
!s85 0
31
R18
Z19 !s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/func/counter_test.v|
R16
!i113 1
R7
R8
vdriver
Z20 !s110 1607285259
!i10b 1
!s100 ohSo88GzMF0:X>=9i0TKO2
R2
I09^6^Yb>`SbUST3bRNz1g3
R3
R0
w1607285258
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v
!i122 10
L0 1 12
R5
r1
!s85 0
31
Z21 !s108 1607285259.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver.v|
!i113 1
R7
R8
vdriver_test
R20
!i10b 1
!s100 zGc>zV_:=W?@ELoCl1`N;2
R2
IjiVY1@7EV[h=NjQTWYDn33
R3
R0
R9
8/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v
!i122 9
L0 1 43
R5
r1
!s85 0
31
R21
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA_modelsim/lab5-drvr/driver_test.v|
!i113 1
R7
R8
vmemory
!s110 1608681655
!i10b 1
!s100 m=Z7U`HgO]TXJ9X1Xg3SH2
R2
I8eTb`aWIW1fVU=QCR>Vcz2
R3
R12
w1608681640
8/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v
!i122 72
R4
R5
r1
!s85 0
31
!s108 1608681655.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory.v|
!i113 1
R7
R8
vmemory_test
!s110 1608674966
!i10b 1
!s100 AKILY<2TgLUSP6:cBGdJU0
R2
IFjjL0bhkA5:F@QCNBoK9i1
R3
R12
w1459766497
8/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v
F/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v
!i122 31
L0 1 77
R5
r1
!s85 0
31
!s108 1608674966.000000
!s107 /home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v|
!s90 -reportprogress|300|-work|work|/home/quangphan2903/TUNI/Cadence/verilog/VLA/VLA_modelsim/mem/memory_test.v|
!i113 1
R7
R8
vmultiplexor
Z22 !s110 1602708405
!i10b 1
!s100 B1K=lKR7SBfWS<<cSDG>i3
R2
IGnFCn37eOGk=;K>dN=72I3
R3
R0
w1602270532
8lab4-mux/multiplexor.v
Flab4-mux/multiplexor.v
!i122 1
L0 1 11
R5
r1
!s85 0
31
Z23 !s108 1602708405.000000
Z24 !s107 lab4-mux/multiplexor.v|lab4-mux/multiplexor_test.v|
Z25 !s90 -reportprogress|300|lab4-mux/multiplexor_test.v|lab4-mux/multiplexor.v|
!i113 1
R8
vmultiplexor_test
R22
!i10b 1
!s100 PY>]nZTVnV51e<hcae9Mh2
R2
IRE10>4DLR2ZFUgJIe2@>40
R3
R0
w1459766493
8lab4-mux/multiplexor_test.v
Flab4-mux/multiplexor_test.v
!i122 1
L0 1 46
R5
r1
!s85 0
31
R23
R24
R25
!i113 1
R8
