
---------- Begin Simulation Statistics ----------
final_tick                               1171200991000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702488                       # Number of bytes of host memory used
host_op_rate                                    55977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21979.62                       # Real time elapsed on the host
host_tick_rate                               53285777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226717454                       # Number of instructions simulated
sim_ops                                    1230342846                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.171201                       # Number of seconds simulated
sim_ticks                                1171200991000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.940435                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              152763527                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           179847828                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12823994                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239352745                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25667108                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25867340                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          200232                       # Number of indirect misses.
system.cpu0.branchPred.lookups              308506470                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1899861                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811489                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8264740                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274817613                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35576779                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      151613493                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1131858148                       # Number of instructions committed
system.cpu0.commit.committedOps            1133672162                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1992510094                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.365857                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1460979550     73.32%     73.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    310802580     15.60%     88.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     80634837      4.05%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     63212427      3.17%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27764766      1.39%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7829458      0.39%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2825838      0.14%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2883859      0.14%     98.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35576779      1.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1992510094                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23203436                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097524055                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345438504                       # Number of loads committed
system.cpu0.commit.membars                    3625383                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625389      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       629985375     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347249985     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141393940     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133672162                       # Class of committed instruction
system.cpu0.commit.refs                     488643953                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1131858148                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133672162                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.066998                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.066998                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            364549544                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4565680                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149818629                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1305216688                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               722393349                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                914549936                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8280523                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16561532                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7388063                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  308506470                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                229727070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1280151818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4153353                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1337034467                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1254                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25679904                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131866                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724168126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         178430635                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571492                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2017161415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.663729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1053643086     52.23%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               720357013     35.71%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149357667      7.40%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71131342      3.53%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11514369      0.57%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8440662      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  902315      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1811638      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3323      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2017161415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       62                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      29                       # number of floating regfile writes
system.cpu0.idleCycles                      322387614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8361964                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               292737376                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542227                       # Inst execution rate
system.cpu0.iew.exec_refs                   573522376                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 174821954                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              292435805                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            397962727                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816329                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3760971                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           180296427                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1285271522                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            398700422                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6980847                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1268566706                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1412230                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8971144                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8280523                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12646509                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       325417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27211186                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7911                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17433                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7601031                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52524223                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     37090967                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17433                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       911820                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7450144                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                550047513                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1254899474                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.843856                       # average fanout of values written-back
system.cpu0.iew.wb_producers                464160660                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536385                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1254978412                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1566594976                       # number of integer regfile reads
system.cpu0.int_regfile_writes              798994564                       # number of integer regfile writes
system.cpu0.ipc                              0.483793                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.483793                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627062      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            684551797     53.67%     53.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564317      0.67%     54.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860464      0.22%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              6      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402314908     31.54%     86.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          173628949     13.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1275547554                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     61                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                118                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           57                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3637996                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002852                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 609020     16.74%     16.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   133      0.00%     16.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 384649     10.57%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2280959     62.70%     90.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               363231      9.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1275558427                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4572113915                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1254899417                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1436887437                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1279829493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1275547554                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442029                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      151599275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           219515                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           580                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34080955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2017161415                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.632348                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1107371115     54.90%     54.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          627179813     31.09%     85.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          225864970     11.20%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39684589      1.97%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11722663      0.58%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2017141      0.10%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2784831      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             391653      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             144640      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2017161415                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.545211                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21436256                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11091356                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           397962727                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          180296427                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1509                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2339549029                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3759471                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              319125438                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724496888                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13488273                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               732780549                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20000762                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29690                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1608047815                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1299024372                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          830721130                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                910733643                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12289716                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8280523                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             46102625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106224175                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               62                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1608047753                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138637                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4790                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28511786                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4781                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3242199925                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2595243896                       # The number of ROB writes
system.cpu0.timesIdled                       22107880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.465346                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12530523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15012845                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2142325                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20169107                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1266362                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1522253                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          255891                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24228959                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23075                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811203                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1219286                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17159336                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3929174                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21516374                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94859306                       # Number of instructions committed
system.cpu1.commit.committedOps              96670684                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    369815713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.068233                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    333226369     90.11%     90.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17644363      4.77%     94.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6477572      1.75%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3669044      0.99%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2288757      0.62%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1403088      0.38%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       781237      0.21%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       396109      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3929174      1.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    369815713                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2256222                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92246022                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24464571                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56310549     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26275774     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9316256      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96670684                       # Class of committed instruction
system.cpu1.commit.refs                      35592042                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94859306                       # Number of Instructions Simulated
system.cpu1.committedOps                     96670684                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.954974                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.954974                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            292310552                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               935158                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11512343                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             124648358                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19521370                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 56229563                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1219726                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1655294                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4110171                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24228959                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 17949944                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    349005950                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               181780                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     136902974                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                4285542                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.064582                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22242608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13796885                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.364913                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         373391382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.375406                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.854524                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               287162753     76.91%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54298311     14.54%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20341443      5.45%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6179065      1.65%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1545244      0.41%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2714002      0.73%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1150339      0.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     218      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           373391382                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1774720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1282426                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19540252                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.279934                       # Inst execution rate
system.cpu1.iew.exec_refs                    37375714                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11394715                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              253321001                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29539927                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2533497                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1175848                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13850808                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          118177921                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25980999                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1182593                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            105021800                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1749999                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2705938                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1219726                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6678469                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          783409                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10092                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          525                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          528                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5075356                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2723337                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           525                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       175902                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1106524                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60559880                       # num instructions consuming a value
system.cpu1.iew.wb_count                    104538467                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817687                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49519022                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278646                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     104572030                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               134053272                       # number of integer regfile reads
system.cpu1.int_regfile_writes               72960510                       # number of integer regfile writes
system.cpu1.ipc                              0.252846                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252846                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622633      3.41%      3.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63799412     60.07%     63.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383160      0.36%     63.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762524      0.72%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28018172     26.38%     90.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9618480      9.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             106204393                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2894075                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027250                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 349187     12.07%     12.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1643      0.06%     12.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 342399     11.83%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1956244     67.59%     91.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               244598      8.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             105475819                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         588819240                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    104538455                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        139685623                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 110578441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                106204393                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7599480                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21507236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           125025                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2165203                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14634622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    373391382                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284432                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.748827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          306064246     81.97%     81.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44662974     11.96%     93.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           14117323      3.78%     97.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3267831      0.88%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4030092      1.08%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             456284      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             508828      0.14%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             221908      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61896      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      373391382                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.283086                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15305587                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3406186                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29539927                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13850808                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       375166102                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1967220086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              271217423                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67684339                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11092690                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22552265                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2438854                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18884                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            155944087                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             122253661                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           85462088                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 56273166                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7873367                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1219726                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22104565                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17777749                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       155944075                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24237                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               617                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22325326                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           619                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   484073350                       # The number of ROB reads
system.cpu1.rob.rob_writes                  239956459                       # The number of ROB writes
system.cpu1.timesIdled                         177577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15194127                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3645                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15215064                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                919292                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15236950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30376410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1424207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       885956                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65582409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13696203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131147637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14582159                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11520885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4940944                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10198437                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3714825                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3714825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11520885                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           694                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     45612120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45612120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1291305856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1291305856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15237029                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15237029    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15237029                       # Request fanout histogram
system.membus.respLayer1.occupancy        79107512375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54500946203                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    234967437.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   415914674.159895                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1193208500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1169321251500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1879739500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    202644560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       202644560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    202644560                       # number of overall hits
system.cpu0.icache.overall_hits::total      202644560                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27082510                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27082510                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27082510                       # number of overall misses
system.cpu0.icache.overall_misses::total     27082510                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 463262122500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 463262122500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 463262122500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 463262122500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    229727070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    229727070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    229727070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    229727070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117890                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117890                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117890                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117890                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17105.582994                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17105.582994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17105.582994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17105.582994                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2145                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.883721                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25171848                       # number of writebacks
system.cpu0.icache.writebacks::total         25171848                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1910627                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1910627                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1910627                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1910627                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25171883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25171883                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25171883                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25171883                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 420063476000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 420063476000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 420063476000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 420063476000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109573                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109573                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109573                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109573                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16687.805040                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16687.805040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16687.805040                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16687.805040                       # average overall mshr miss latency
system.cpu0.icache.replacements              25171848                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    202644560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      202644560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27082510                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27082510                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 463262122500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 463262122500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    229727070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    229727070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117890                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117890                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17105.582994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17105.582994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1910627                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1910627                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25171883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25171883                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 420063476000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 420063476000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16687.805040                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16687.805040                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          227816326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25171850                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.050440                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        484626022                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       484626022                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    442809388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       442809388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    442809388                       # number of overall hits
system.cpu0.dcache.overall_hits::total      442809388                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     61470089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      61470089                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     61470089                       # number of overall misses
system.cpu0.dcache.overall_misses::total     61470089                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1553254762495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1553254762495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1553254762495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1553254762495                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    504279477                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    504279477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    504279477                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    504279477                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121897                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121897                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.121897                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.121897                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25268.464513                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25268.464513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25268.464513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25268.464513                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14454981                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14355                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1431506                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            247                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.097744                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.117409                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     37853853                       # number of writebacks
system.cpu0.dcache.writebacks::total         37853853                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24369856                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24369856                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24369856                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24369856                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37100233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37100233                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37100233                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37100233                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 758403583198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 758403583198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 758403583198                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 758403583198                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073571                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073571                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073571                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20442.016717                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20442.016717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20442.016717                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20442.016717                       # average overall mshr miss latency
system.cpu0.dcache.replacements              37853853                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    325061423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      325061423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37827195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37827195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 901165424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 901165424500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    362888618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    362888618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104239                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23823.215665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23823.215665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9305991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9305991                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28521204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28521204                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 540341279000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 540341279000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078595                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18945.247858                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18945.247858                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    117747965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     117747965                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23642894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23642894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 652089337995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 652089337995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141390859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141390859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.167217                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.167217                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27580.774925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27580.774925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15063865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15063865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      8579029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      8579029                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 218062304198                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 218062304198                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25418.063536                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25418.063536                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1781                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1781                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1392                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1392                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10066000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10066000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.438702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7231.321839                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7231.321839                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1379                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1379                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       624500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       624500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004097                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48038.461538                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2941                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       659000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       659000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050371                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050371                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4224.358974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4224.358974                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050371                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3224.358974                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3224.358974                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049057                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049057                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762432                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762432                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  63377666000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  63377666000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811489                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811489                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420887                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420887                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83125.663666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83125.663666                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762432                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762432                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  62615234000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  62615234000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420887                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420887                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82125.663666                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82125.663666                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990996                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          481726146                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         37862375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.723083                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990996                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999719                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1050056879                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1050056879                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23617330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32836364                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              185762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              854943                       # number of demand (read+write) hits
system.l2.demand_hits::total                 57494399                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23617330                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32836364                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             185762                       # number of overall hits
system.l2.overall_hits::.cpu1.data             854943                       # number of overall hits
system.l2.overall_hits::total                57494399                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1554550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5013710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1493707                       # number of demand (read+write) misses
system.l2.demand_misses::total                8067178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1554550                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5013710                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5211                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1493707                       # number of overall misses
system.l2.overall_misses::total               8067178                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 128195785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 379581194498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    471608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 151263466997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     659512054495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 128195785000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 379581194498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    471608000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 151263466997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    659512054495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25171880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        37850074                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          190973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2348650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65561577                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25171880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       37850074                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         190973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2348650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65561577                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.061757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.132462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.027287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.635985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.061757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.132462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.027287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.635985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82464.883728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75708.645793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90502.398772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101267.160827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81752.510543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82464.883728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75708.645793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90502.398772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101267.160827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81752.510543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5798434                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4940944                       # number of writebacks
system.l2.writebacks::total                   4940944                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         349177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         122933                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              472224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        349177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        122933                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             472224                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1554457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4664533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1370774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7594954                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1554457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4664533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1370774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8331370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15926324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 112645528500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 310632428999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    418536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128047292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 551743785999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 112645528500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 310632428999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    418536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128047292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 608628495558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1160372281557                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.061754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.123237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.583643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.061754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.123237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.583643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72466.159244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66594.539903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80642.870906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93412.402044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72646.099766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72466.159244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66594.539903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80642.870906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93412.402044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73052.630667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72858.763991                       # average overall mshr miss latency
system.l2.replacements                       28100532                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11243453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11243453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11243453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11243453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54046537                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54046537                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54046537                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54046537                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8331370                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8331370                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 608628495558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 608628495558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73052.630667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73052.630667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1488000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1731000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.900990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18835.443038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        20250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19021.978022                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1596000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       242000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1838000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.897727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.900990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20202.531646                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20197.802198                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6526166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           325537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6851703                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2804647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1101336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3905983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 195042529000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112637831998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  307680360998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9330813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1426873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10757686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.300579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.771853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 69542.630142                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102273.812895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78771.556609                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       145355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        49817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           195172                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2659292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1051519                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3710811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157985313500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97995453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 255980766500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.285001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.736939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.344945                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 59408.787565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93194.181941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68982.431738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23617330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        185762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23803092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1554550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1559761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 128195785000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    471608000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 128667393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25171880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       190973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25362853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.061757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.027287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82464.883728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90502.398772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82491.736234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1554457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1559647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 112645528500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    418536500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 113064065000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.061754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72466.159244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80642.870906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72493.368692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26310198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       529406                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26839604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2209063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       392371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2601434                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 184538665498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  38625634999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 223164300497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28519261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       921777                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29441038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.077459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.425668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83537.076805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98441.615203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85785.109481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       203822                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73116                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       276938                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2005241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       319255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2324496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 152647115499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30051839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182698954499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.070312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.346347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76124.074612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94131.145949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78597.233335                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1589                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1625                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1236                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1271                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32790000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       861000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33651000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2825                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           71                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2896                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.437522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.492958                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.438881                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26529.126214                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        24600                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26476.003147                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          619                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          639                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          617                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          632                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12960439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       312499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13272938                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.218407                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.211268                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.218232                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21005.573744                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20833.266667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21001.484177                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999850                       # Cycle average of tags in use
system.l2.tags.total_refs                   138021702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28102734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.911326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.361720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.733630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.158090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.069494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.641529                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.127470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.416274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1074939358                       # Number of tag accesses
system.l2.tags.data_accesses               1074939358                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      99485248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     298928256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        332160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      87791744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    488548032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          975085440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     99485248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       332160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      99817408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    316220416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       316220416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1554457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4670754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1371746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7633563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15235710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4940944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4940944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         84942934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        255232243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74958734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    417134237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             832551755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     84942934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85226540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      269996711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269996711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      269996711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        84942934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       255232243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74958734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    417134237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1102548466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3535666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1554457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3222073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1342016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7586614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007664797250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       214682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       214682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28405694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3333033                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    15235710                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4940944                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15235710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4940944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1525360                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1405278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            428681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            433501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            519847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            539708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2108560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1920257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            716861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            825701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            704528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            698892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           691406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           878387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           677012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1506745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           443149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           617115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            194439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            184064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            194600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            220773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            272730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            314943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            269732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            264850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           263485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           277276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163740                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 363199483869                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68551750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            620268546369                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26490.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45240.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10553057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2303147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15235710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4940944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4740194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2895209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2371071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1302004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1012020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  723980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  234216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  173944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  118743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   50357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  23714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 151344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 198015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 219213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 231475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 233324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 233131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 236667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 244651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 225744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 221331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 219222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 220227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4389785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.434098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.859734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.213074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1252060     28.52%     28.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1896463     43.20%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       335392      7.64%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       281919      6.42%     85.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       218015      4.97%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        86834      1.98%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70272      1.60%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45314      1.03%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203516      4.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4389785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       214682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.863496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    377.907719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       214681    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        214682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       214682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.469206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.122802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           176161     82.06%     82.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3747      1.75%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18755      8.74%     92.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9169      4.27%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4101      1.91%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1651      0.77%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              650      0.30%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              282      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               99      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        214682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              877462400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                97623040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               226281088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               975085440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            316220416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       749.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    832.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1171200980500                       # Total gap between requests
system.mem_ctrls.avgGap                      58047.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     99485248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    206212672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       332160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     85889024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    485543296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    226281088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 84942933.590806692839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 176069413.862031131983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283606.317406198301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73334145.599267169833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 414568720.254779875278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193204317.396278560162                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1554457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4670754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1371746                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7633563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4940944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  48613390960                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 131910451779                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    199957709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71201670948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 368343074973                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28709311705024                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31273.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28241.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38527.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51905.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48253.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5810491.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13979513100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7430279835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44391050760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9581304780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92453534160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     508346995380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21659500320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       697842178335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.834689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51854400362                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39108940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1080237650638                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17363573220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9228954240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53500848240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8874746460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92453534160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     509366958510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20800584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       711589198830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.572231                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49034695111                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39108940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1083057355889                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11991561682.926828                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53192875364.132889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 385630782500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   187892933000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 983308058000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     17756639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17756639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     17756639                       # number of overall hits
system.cpu1.icache.overall_hits::total       17756639                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       193305                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        193305                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       193305                       # number of overall misses
system.cpu1.icache.overall_misses::total       193305                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3071251000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3071251000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3071251000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3071251000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     17949944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17949944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     17949944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17949944                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010769                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010769                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010769                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010769                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15888.109464                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15888.109464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15888.109464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15888.109464                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       190941                       # number of writebacks
system.cpu1.icache.writebacks::total           190941                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2332                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2332                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2332                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2332                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       190973                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       190973                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       190973                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       190973                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2828495500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2828495500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2828495500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2828495500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010639                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010639                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010639                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010639                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14810.970661                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14810.970661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14810.970661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14810.970661                       # average overall mshr miss latency
system.cpu1.icache.replacements                190941                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     17756639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17756639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       193305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       193305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3071251000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3071251000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     17949944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17949944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010769                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010769                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15888.109464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15888.109464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2332                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2332                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       190973                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       190973                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2828495500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2828495500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010639                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14810.970661                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14810.970661                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991495                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17884710                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           190941                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            93.666159                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        309937000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991495                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36090861                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36090861                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27896333                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27896333                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27896333                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27896333                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6548222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6548222                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6548222                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6548222                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 394745309526                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 394745309526                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 394745309526                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 394745309526                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34444555                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34444555                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34444555                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34444555                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190109                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190109                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190109                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190109                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60282.823265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60282.823265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60282.823265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60282.823265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1204853                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       113999                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21843                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1052                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.159685                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.364068                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2347735                       # number of writebacks
system.cpu1.dcache.writebacks::total          2347735                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4902780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4902780                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4902780                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4902780                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1645442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1645442                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1645442                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1645442                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102880357079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102880357079                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102880357079                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102880357079                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047771                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047771                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047771                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047771                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62524.450621                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62524.450621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62524.450621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62524.450621                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2347735                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21510539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21510539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3618196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3618196                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 187758463500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 187758463500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     25128735                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25128735                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.143986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.143986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 51892.839277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51892.839277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2696107                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2696107                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       922089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       922089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  46330928000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  46330928000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036695                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 50245.614035                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50245.614035                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6385794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6385794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2930026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2930026                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 206986846026                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 206986846026                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9315820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9315820                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.314522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.314522                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70643.347884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70643.347884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2206673                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2206673                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       723353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       723353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56549429079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56549429079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077648                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077648                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78176.808666                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78176.808666                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5923500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5923500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.327660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.327660                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38464.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38464.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       482500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       482500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.236607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.236607                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4551.886792                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4551.886792                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236607                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3551.886792                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3551.886792                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099196                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099196                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712007                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712007                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63335517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63335517500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811203                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811203                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393113                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88953.503968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88953.503968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712007                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712007                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62623510500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62623510500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393113                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87953.503968                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87953.503968                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.681982                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31350072                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2357322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.299020                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        309948500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.681982                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927562                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74870703                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74870703                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1171200991000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54804629                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16184397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54320920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23159588                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12210105                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             370                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10775089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10775088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25362856                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29441774                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2896                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75515610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    113569682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       572887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7054030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196712209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3221998528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4845051776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     24442496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    300568768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8392061568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40329321                       # Total snoops (count)
system.tol2bus.snoopTraffic                 317382400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105893895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.159691                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388487                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               89869596     84.87%     84.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15138343     14.30%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 885956      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105893895                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131138200981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56831555717                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38208030779                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3539400297                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         286542333                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            21008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2134682046000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115476                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733248                       # Number of bytes of host memory used
host_op_rate                                   116069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14047.94                       # Real time elapsed on the host
host_tick_rate                               68585217                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622205211                       # Number of instructions simulated
sim_ops                                    1630531328                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.963481                       # Number of seconds simulated
sim_ticks                                963481055000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.415301                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24713824                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27034669                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3971208                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         51595334                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            935702                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1167746                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          232044                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57123512                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       136856                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        196089                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3334502                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  31573844                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11239850                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        4773663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82080938                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           182228309                       # Number of instructions committed
system.cpu0.commit.committedOps             184435996                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1215104885                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.151786                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.898194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1157553655     95.26%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25069561      2.06%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6111728      0.50%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9647703      0.79%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2177418      0.18%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1064963      0.09%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1433466      0.12%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       806541      0.07%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11239850      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1215104885                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     21679                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821840                       # Number of function calls committed.
system.cpu0.commit.int_insts                179136987                       # Number of committed integer instructions.
system.cpu0.commit.loads                     61856793                       # Number of loads committed
system.cpu0.commit.membars                    3379798                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3384769      1.84%      1.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       105068162     56.97%     58.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2187455      1.19%     59.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1018969      0.55%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3314      0.00%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9943      0.01%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1657      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1691      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       62049514     33.64%     94.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10705448      5.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3368      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1690      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        184435996                       # Class of committed instruction
system.cpu0.commit.refs                      72760020                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  182228309                       # Number of Instructions Simulated
system.cpu0.committedOps                    184435996                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.316736                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.316736                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1034590983                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               646474                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19851229                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             285044559                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92664943                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 87607148                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3372494                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1378955                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9840087                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57123512                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17643255                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1118333775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               821139                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        15564                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     344415464                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                5450                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        26443                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8026940                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037692                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         105680953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25649526                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.227255                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1228075655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.283628                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.825856                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1035175336     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120169684      9.79%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25592625      2.08%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21376318      1.74%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21447197      1.75%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2288441      0.19%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  264279      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78329      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1683446      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1228075655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21098                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14792                       # number of floating regfile writes
system.cpu0.idleCycles                      287469077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3559832                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                37217544                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.170142                       # Inst execution rate
system.cpu0.iew.exec_refs                   120172103                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11585639                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               31282111                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             94300516                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1935336                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           709744                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12498601                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          264356354                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            108586464                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2028960                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            257857919                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                314047                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            345316232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3372494                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            345259889                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5338548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          336995                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4392                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3616                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          532                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32443723                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1595385                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3616                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1476967                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2082865                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                191538162                       # num instructions consuming a value
system.cpu0.iew.wb_count                    228583609                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.776571                       # average fanout of values written-back
system.cpu0.iew.wb_producers                148743034                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.150826                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     229355311                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332803248                       # number of integer regfile reads
system.cpu0.int_regfile_writes              179728527                       # number of integer regfile writes
system.cpu0.ipc                              0.120239                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.120239                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3428405      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            130857651     50.35%     51.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3160532      1.22%     52.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1019435      0.39%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                170      0.00%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3314      0.00%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9943      0.00%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            532      0.00%     53.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1657      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1691      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109925047     42.30%     95.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11470216      4.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           5693      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2592      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             259886878                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25632                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              51291                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        23813                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             30015                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3944932                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015179                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 679491     17.22%     17.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4845      0.12%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3104851     78.70%     96.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               155703      3.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               39      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             260377773                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1752664731                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    228559796                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        344249305                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 258086081                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                259886878                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6270273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79920442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           921678                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1496610                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     45807698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1228075655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.211621                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722437                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1089548744     88.72%     88.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           74405696      6.06%     94.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32819915      2.67%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14429346      1.17%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11095667      0.90%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3363197      0.27%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1801089      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             347881      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             264120      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1228075655                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.171481                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5615204                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          865366                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            94300516                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12498601                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  61286                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16621                       # number of misc regfile writes
system.cpu0.numCycles                      1515544732                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   411417954                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              387294230                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            140927747                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5736098                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                99335088                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             264246462                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               496144                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            358998166                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             270589253                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          212419426                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 89841014                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3805331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3372494                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            271634339                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                71491746                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21459                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       358976707                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     376598490                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1736843                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53314255                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1768396                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1470067616                       # The number of ROB reads
system.cpu0.rob.rob_writes                  546013728                       # The number of ROB writes
system.cpu0.timesIdled                        3536973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35788                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.700031                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26862062                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30284163                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4380008                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56826387                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1546565                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1857276                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          310711                       # Number of indirect misses.
system.cpu1.branchPred.lookups               63782535                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       227812                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        183059                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3702708                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  37672509                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12553415                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5367492                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       84387808                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           213259448                       # Number of instructions committed
system.cpu1.commit.committedOps             215752486                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1316757220                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163851                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.920131                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1246771957     94.69%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31380868      2.38%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8502946      0.65%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10627097      0.81%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2996577      0.23%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1337357      0.10%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1724999      0.13%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       862004      0.07%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12553415      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1316757220                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    102540                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2818183                       # Number of function calls committed.
system.cpu1.commit.int_insts                209717575                       # Number of committed integer instructions.
system.cpu1.commit.loads                     68951920                       # Number of loads committed
system.cpu1.commit.membars                    3794887                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3818539      1.77%      1.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       124768089     57.83%     59.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2451318      1.14%     60.74% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1219998      0.57%     61.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15768      0.01%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         47304      0.02%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7884      0.00%     61.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7884      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       69119179     32.04%     93.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14272823      6.62%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15800      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7900      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        215752486                       # Class of committed instruction
system.cpu1.commit.refs                      83415702                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  213259448                       # Number of Instructions Simulated
system.cpu1.committedOps                    215752486                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.953799                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.953799                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1084624966                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               686969                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22145637                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             320062773                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               128002645                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                103735375                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3765984                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1459654                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10177803                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   63782535                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22017982                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1179228916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1078846                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        14493                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     380947474                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                6693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        31882                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8896806                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037603                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         146576386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28408627                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224586                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1330306773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837684                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1117354258     83.99%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               132659003      9.97%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                29132567      2.19%     96.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22873768      1.72%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22872753      1.72%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2801424      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  400952      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  142664      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2069384      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1330306773                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    88851                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   64282                       # number of floating regfile writes
system.cpu1.idleCycles                      365916090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3933137                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43438137                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171501                       # Inst execution rate
system.cpu1.iew.exec_refs                   132048886                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  15193867                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               31829709                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102246464                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2156280                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           933398                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16184448                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          297968505                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            116855019                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2289531                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            290904440                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                330579                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            346205184                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3765984                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            346162430                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5444772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          856854                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8364                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4609                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          475                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33294544                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1720666                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4609                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1687993                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2245144                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                209530210                       # num instructions consuming a value
system.cpu1.iew.wb_count                    260795342                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.775477                       # average fanout of values written-back
system.cpu1.iew.wb_producers                162485953                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.153751                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     261617420                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               376149695                       # number of integer regfile reads
system.cpu1.int_regfile_writes              202338257                       # number of integer regfile writes
system.cpu1.ipc                              0.125726                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125726                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3886991      1.33%      1.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            151217108     51.58%     52.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3392077      1.16%     54.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1222896      0.42%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                119      0.00%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15768      0.01%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              47304      0.02%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            430      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7884      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7884      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           118267382     40.34%     94.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           15101954      5.15%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17620      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8554      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             293193971                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 105588                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             211170                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       104210                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            108860                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4299486                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014664                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 727084     16.91%     16.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6687      0.16%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     32      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                1      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3290145     76.52%     93.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               275513      6.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               23      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             293500878                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1921728841                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    260691132                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        380078825                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 290973790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                293193971                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6994715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       82216019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           945810                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1627223                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47373604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1330306773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.220396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.731105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1171826817     88.09%     88.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           86721624      6.52%     94.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           37332750      2.81%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15942264      1.20%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12106075      0.91%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3727512      0.28%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1940806      0.15%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             398041      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             310884      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1330306773                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.172851                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6233856                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          926346                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102246464                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16184448                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 179544                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 78840                       # number of misc regfile writes
system.cpu1.numCycles                      1696222863                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   230671308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              388654613                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            162782914                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6071178                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135138285                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             262126729                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               500168                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            403943005                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             304811068                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          236463502                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                105844828                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3927530                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3765984                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            269915797                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                73680588                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            89124                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       403853881                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     426987266                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1954798                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55649037                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1990799                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1603770461                       # The number of ROB reads
system.cpu1.rob.rob_writes                  613835204                       # The number of ROB writes
system.cpu1.timesIdled                        5035514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         58151948                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               144214                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            59222713                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1656453                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     80085887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     157794055                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3871132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3461663                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38278018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     34207971                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76611820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       37669634                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           77080525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7595166                       # Transaction distribution
system.membus.trans_dist::CleanEvict         70138933                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           146788                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          76844                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2741866                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2739816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      77080528                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13930                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    237614396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              237614396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5594592448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5594592448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           172434                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          80059956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                80059956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            80059956                       # Request fanout histogram
system.membus.respLayer1.occupancy       410278260900                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        204738377954                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   963481055000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   963481055000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23626                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17414279.480234                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   65813352.736497                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1444630000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11813                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   757766171500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 205714883500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14181538                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14181538                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14181538                       # number of overall hits
system.cpu0.icache.overall_hits::total       14181538                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3461711                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3461711                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3461711                       # number of overall misses
system.cpu0.icache.overall_misses::total      3461711                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 223677289395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 223677289395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 223677289395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 223677289395                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17643249                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17643249                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17643249                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17643249                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.196206                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.196206                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.196206                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.196206                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64614.662921                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64614.662921                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64614.662921                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64614.662921                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       281166                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3122                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.059577                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3203776                       # number of writebacks
system.cpu0.icache.writebacks::total          3203776                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       254652                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       254652                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       254652                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       254652                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3207059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3207059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3207059                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3207059                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205925793907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205925793907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205925793907                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205925793907                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.181773                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.181773                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.181773                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.181773                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64210.166981                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64210.166981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64210.166981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64210.166981                       # average overall mshr miss latency
system.cpu0.icache.replacements               3203776                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14181538                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14181538                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3461711                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3461711                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 223677289395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 223677289395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17643249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17643249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.196206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.196206                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64614.662921                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64614.662921                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       254652                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       254652                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3207059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3207059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205925793907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205925793907                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.181773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.181773                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64210.166981                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64210.166981                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.976148                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17388712                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3207090                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.421959                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.976148                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999255                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999255                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38493556                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38493556                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     63568955                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        63568955                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     63568955                       # number of overall hits
system.cpu0.dcache.overall_hits::total       63568955                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29340920                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29340920                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29340920                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29340920                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2676161649963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2676161649963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2676161649963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2676161649963                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     92909875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     92909875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     92909875                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     92909875                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.315800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.315800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.315800                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.315800                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91209.193507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91209.193507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91209.193507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91209.193507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    387566370                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        80522                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5924629                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1201                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.416142                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.045795                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14495687                       # number of writebacks
system.cpu0.dcache.writebacks::total         14495687                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14698144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14698144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14698144                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14698144                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14642776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14642776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14642776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14642776                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1522717729105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1522717729105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1522717729105                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1522717729105                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157602                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157602                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157602                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157602                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103991.055323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103991.055323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103991.055323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103991.055323                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14495644                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     57683939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57683939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25675815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25675815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2393235113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2393235113500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     83359754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     83359754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.308012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.308012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 93209.703898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93209.703898                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12613266                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12613266                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13062549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13062549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1375527004500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1375527004500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105303.107724                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105303.107724                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5885016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5885016                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3665105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3665105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 282926536463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 282926536463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9550121                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9550121                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.383776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383776                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77194.660579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77194.660579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2084878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2084878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1580227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1580227                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147190724605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147190724605                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.165467                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.165467                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93145.304190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93145.304190                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1126219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1126219                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        65747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        65747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   3308421000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3308421000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1191966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1191966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.055158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055158                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50320.486106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50320.486106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        48468                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        48468                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        17279                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        17279                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    325588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    325588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014496                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014496                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18842.988599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18842.988599                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1115150                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1115150                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        40962                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        40962                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    409627500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    409627500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1156112                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1156112                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035431                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10000.183097                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10000.183097                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        40774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        40774                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    368909500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    368909500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035268                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9047.665179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9047.665179                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1217500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1217500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1161500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1161500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       127666                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         127666                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        68423                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        68423                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1108872919                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1108872919                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       196089                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       196089                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.348938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.348938                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16206.142949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16206.142949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        68412                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        68412                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1040180920                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1040180920                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.348882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.348882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15204.655908                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15204.655908                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.869297                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80741609                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14637644                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.516025                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.869297                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995916                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        205545696                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       205545696                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1390981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1728632                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2302939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2098164                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7520716                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1390981                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1728632                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2302939                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2098164                       # number of overall hits
system.l2.overall_hits::total                 7520716                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1815357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          12751863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2423583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13448780                       # number of demand (read+write) misses
system.l2.demand_misses::total               30439583                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1815357                       # number of overall misses
system.l2.overall_misses::.cpu0.data         12751863                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2423583                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13448780                       # number of overall misses
system.l2.overall_misses::total              30439583                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 185619604537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1476878916172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 235412800445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1540108444309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3438019765463                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 185619604537                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1476878916172                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 235412800445                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1540108444309                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3438019765463                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3206338                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14480495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4726522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15546944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37960299                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3206338                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14480495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4726522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15546944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37960299                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.566178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.880623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.512762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865043                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.566178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.880623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.512762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865043                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 102249.642653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115816.717618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97134.201901                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114516.591416                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112945.691978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 102249.642653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115816.717618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97134.201901                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114516.591416                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112945.691978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4503275                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    148584                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.307940                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  47173568                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7595166                       # number of writebacks
system.l2.writebacks::total                   7595166                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          20515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         808968                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          17426                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         840439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1687348                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         20515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        808968                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         17426                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        840439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1687348                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1794842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11942895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2406157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12608341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28752235                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1794842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11942895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2406157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12608341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     53874006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         82626241                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 166167846589                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1301423494435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 210098116020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1356159706527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3033849163571                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 166167846589                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1301423494435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 210098116020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1356159706527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4721853287458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7755702451029                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.559779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.824757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.509076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.810985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.559779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.824757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.509076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.810985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.176649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 92580.765655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108970.521338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87316.877502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107560.519384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105516.985499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 92580.765655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108970.521338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87316.877502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107560.519384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87646.225667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93864.883083                       # average overall mshr miss latency
system.l2.replacements                      107987105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8132501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8132501                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8132501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8132501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27086106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27086106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27086106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27086106                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     53874006                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       53874006                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4721853287458                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4721853287458                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87646.225667                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87646.225667                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9627                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3736                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13363                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         26231                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38392                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    262167000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    161377000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    423544000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        35858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15897                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            51755                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.731524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.764987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.741803                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9994.548435                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13270.043582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11032.090019                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          102                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           85                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             187                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        26129                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12076                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38205                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    533950995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    247561494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    781512489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.728680                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.759640                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.738190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20435.186766                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20500.289334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20455.764664                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          3675                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1845                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5520                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7286                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12641                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    124144000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     59227000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    183371000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10961                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.664720                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.743750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.696052                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17038.704365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11060.130719                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14506.051736                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           47                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            56                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7239                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5346                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12585                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    146805000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    107786492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    254591492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.660432                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.742500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.692968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20279.734770                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20162.082305                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20229.757012                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           164707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           242022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                406729                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1371451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1583337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2954788                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 142538002461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 159851840444                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  302389842905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1536158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1825359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3361517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.892780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103932.260402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100958.823323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102338.930206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       106450                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       111797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           218247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1265001                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1471540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2736541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 122356385983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 137343078463                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 259699464446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.823484                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.806165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.814079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96724.339335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93332.888310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94900.629826                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1390981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2302939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3693920                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1815357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2423583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4238940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 185619604537                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 235412800445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 421032404982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3206338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4726522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7932860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.566178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.512762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.534352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 102249.642653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97134.201901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99324.926746                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        20515                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        17426                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         37941                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1794842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2406157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4200999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 166167846589                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 210098116020                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 376265962609                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.559779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.509076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.529569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 92580.765655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87316.877502                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89565.830082                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1563925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1856142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3420067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11380412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11865443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23245855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1334340913711                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1380256603865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2714597517576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12944337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13721585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26665922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.864728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871744                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117248.910998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116325.754029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116777.701555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       702518                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       728642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1431160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     10677894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11136801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21814695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1179067108452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1218816628064                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2397883736516                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.824909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.811626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110421.316081                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109440.460332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109920.571272                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1569                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1745                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3314                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3876                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        11138                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           15014                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     47717500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     36959000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     84676500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5445                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        12883                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         18328                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.711846                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864550                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.819184                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12311.016512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3318.279763                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  5639.836153                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          631                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          520                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1151                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3245                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        10618                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        13863                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     63294962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    207835471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    271130433                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.595960                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.824187                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.756384                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19505.381202                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19573.881239                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19557.847003                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999695                       # Cycle average of tags in use
system.l2.tags.total_refs                   122603969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 107991573                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.135311                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.952745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.492126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.140076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.288586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.797800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.328362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.264887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.095939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.035759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.473881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 694132757                       # Number of tag accesses
system.l2.tags.data_accesses                694132757                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     114871744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     767559360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     153996800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     810474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3261599424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5108501824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    114871744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    153996800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     268868544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    486090624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       486090624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1794871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11993115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2406200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12663664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     50962491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            79820341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7595166                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7595166                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        119225742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        796652260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        159833760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        841194014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3385224242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5302130019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    119225742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    159833760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        279059503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      504514979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            504514979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      504514979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       119225742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       796652260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       159833760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       841194014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3385224242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5806644997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7408992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1794845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  11692641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2406160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12313299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  50671423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190645750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       459416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       459416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           109623746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6989003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    79820344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7595166                       # Number of write requests accepted
system.mem_ctrls.readBursts                  79820344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7595166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 941976                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                186174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2016322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2320466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3886313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2718985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3423366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6630440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8156398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8227484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6890950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7214691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6711131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8247097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3862394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3604599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2720949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2246783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            236759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            377402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            390898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            479363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            551233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            439301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            677042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            539829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            513967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            461008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           485493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           632204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           609619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           362764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           386394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           265713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3465089131041                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               394391840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4944058531041                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43929.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62679.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 61643338                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4660085                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              79820344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7595166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5269627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5814026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6638188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6064981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6357653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6275392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5786142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5687436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5425980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5099894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5496858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6236429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3905855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1929462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1323856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 794119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 473856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 238320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  51040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 183552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 319953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 404175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 447680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 469748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 481463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 486852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 490731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 496675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 508272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 496684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 490235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 485947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 482755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 479376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 480466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  78834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  36997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  19583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19983925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.341556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.472673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.082543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2629004     13.16%     13.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10803777     54.06%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1921285      9.61%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1945063      9.73%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       871395      4.36%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       415738      2.08%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       380774      1.91%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       239072      1.20%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       777817      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19983925                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       459416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.692305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.125802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    157.072505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        252303     54.92%     54.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       120748     26.28%     81.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        47304     10.30%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21510      4.68%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         8176      1.78%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         4151      0.90%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2166      0.47%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1246      0.27%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          748      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          440      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          247      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          161      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           91      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           69      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        459416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       459416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.126972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.118417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           432006     94.03%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6486      1.41%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13871      3.02%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4888      1.06%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1584      0.34%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              419      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              126      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        459416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5048215552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                60286464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               474175296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5108502016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            486090624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5239.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       492.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5302.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    504.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        44.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  963481029000                       # Total gap between requests
system.mem_ctrls.avgGap                      11021.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    114870080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    748329024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    153994240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    788051136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3242971072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    474175296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 119224015.255805939436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 776693034.197750806808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 159831103.269591540098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 817920738.462262749672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3365889817.106990337372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 492148022.568020284176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1794872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11993115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2406200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12663664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     50962493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7595166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  91150663353                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 802536908188                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 109958018361                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 830063908662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3110349032477                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24184762977142                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     50783.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66916.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45697.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65546.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61032.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3184230.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          76403754840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40609551180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        296299961160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19403585640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76056168240.021393                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     434821089120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3811597440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       947405707620.264160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        983.315347                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6314827326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32172660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 924993567674                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          66281533920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          35229444195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        266891586360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19271336940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76056168240.021393                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     435686520120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3082813440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       902499403215.263794                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        936.706953                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4413211189                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32172660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 926895183811                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33526                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6882489.799571                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46343880.498147                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16764    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1375224000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   848102996000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 115378059000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16965076                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16965076                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16965076                       # number of overall hits
system.cpu1.icache.overall_hits::total       16965076                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5052898                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5052898                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5052898                       # number of overall misses
system.cpu1.icache.overall_misses::total      5052898                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 290857193958                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 290857193958                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 290857193958                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 290857193958                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22017974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22017974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22017974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22017974                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.229490                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.229490                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.229490                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.229490                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57562.451084                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57562.451084                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57562.451084                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57562.451084                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       816077                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8833                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    92.389562                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4724352                       # number of writebacks
system.cpu1.icache.writebacks::total          4724352                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       325798                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       325798                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       325798                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       325798                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4727100                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4727100                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4727100                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4727100                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 267947233461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 267947233461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 267947233461                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 267947233461                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.214693                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.214693                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.214693                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.214693                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56683.216657                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56683.216657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56683.216657                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56683.216657                       # average overall mshr miss latency
system.cpu1.icache.replacements               4724352                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16965076                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16965076                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5052898                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5052898                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 290857193958                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 290857193958                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22017974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22017974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.229490                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.229490                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57562.451084                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57562.451084                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       325798                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       325798                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4727100                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4727100                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 267947233461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 267947233461                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.214693                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.214693                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56683.216657                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56683.216657                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.972960                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21755078                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4727132                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.602173                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.972960                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999155                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999155                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48763048                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48763048                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     71583780                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        71583780                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     71583780                       # number of overall hits
system.cpu1.dcache.overall_hits::total       71583780                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31704769                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31704769                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31704769                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31704769                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2797500530877                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2797500530877                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2797500530877                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2797500530877                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    103288549                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    103288549                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    103288549                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    103288549                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.306953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.306953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.306953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.306953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88235.953742                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88235.953742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88235.953742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88235.953742                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    393639991                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        83845                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          6032546                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1312                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.252713                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.906250                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15608608                       # number of writebacks
system.cpu1.dcache.writebacks::total         15608608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15989105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15989105                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15989105                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15989105                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15715664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15715664                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15715664                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15715664                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1589952670471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1589952670471                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1589952670471                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1589952670471                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152153                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101169.932780                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101169.932780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101169.932780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101169.932780                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15608608                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     63060372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       63060372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27252516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27252516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2481976973000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2481976973000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     90312888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     90312888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91073.314956                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91073.314956                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13421671                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13421671                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13830845                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13830845                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1423260627000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1423260627000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.153144                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.153144                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102904.820855                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102904.820855                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8523408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8523408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4452253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4452253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 315523557877                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 315523557877                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12975661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12975661                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.343123                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.343123                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70868.290251                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70868.290251                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2567434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2567434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1884819                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1884819                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 166692043471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 166692043471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88439.284340                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88439.284340                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1261550                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1261550                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        87684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        87684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   5133457500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5133457500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1349234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1349234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.064988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.064988                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 58544.973998                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58544.973998                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38533                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38533                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        49151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        49151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3449140500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3449140500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036429                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036429                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70174.370816                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70174.370816                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1262385                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1262385                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        41719                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        41719                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    339029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    339029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1304104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1304104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.031991                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031991                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8126.501115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8126.501115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        41713                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        41713                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    297373500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    297373500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.031986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.031986                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7129.036511                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7129.036511                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       560500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       560500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       503500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       503500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       127869                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         127869                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        55190                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        55190                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    539046456                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    539046456                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       183059                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       183059                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.301487                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.301487                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9767.103751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9767.103751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          528                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          528                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        54662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        54662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    469815458                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    469815458                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.298603                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.298603                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8594.918920                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8594.918920                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.856987                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90126156                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15752702                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.721314                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.856987                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995531                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995531                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        228002565                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       228002565                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 963481055000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34893791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15727667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29899895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       100391939                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         85973007                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             137                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          157926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         82374                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         240300                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412257                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7934158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26959634                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        18328                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        18328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9617172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43797824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14177971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     47052898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114645865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    410247296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1854478848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    604855744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1993959360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4863541248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       194476495                       # Total snoops (count)
system.tol2bus.snoopTraffic                 508234560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        232529777                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431792                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              190767809     82.04%     82.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               38299920     16.47%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3461775      1.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    273      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          232529777                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76345358382                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22036830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4821737626                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23690748893                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7099442849                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           205588                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
