library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity comp8 is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port 
	(
		a	   : in signed	((DATA_WIDTH-1) downto 0);
		b	   : in signed	((DATA_WIDTH-1) downto 0);
		result : out std_logic_vector (1 downto 0)
	);

end comp8;

architecture arq_comp8 of comp8 is
begin
	result <= "00" when (a < b)
				 "01" when (a = b)
				 "10" when (a > b);
				

end arq_comp8;
