[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Shifter|Shifter>io_shifted_Sign_Imm",
    "sources":[
      "~Shifter|Shifter>io_sign_Imm"
    ]
  }
]