// Seed: 594605835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wire id_7,
    input supply1 id_8
);
  tri1 id_10, id_11;
  always_latch begin
    id_10 = 1;
  end
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
