;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @7
	CMP 0, 40
	SUB <107, 110
	SLT 221, 0
	SLT 221, 0
	JMP 12, #10
	MOV -1, <-420
	SUB @124, 106
	MOV -1, <-420
	MOV -1, <-420
	SUB 12, <10
	SLT 221, 0
	SUB #82, <20
	SUB #12, @200
	CMP 12, <10
	SLT 221, 0
	SUB #22, @200
	SUB @121, 106
	SUB @121, 106
	CMP 12, <10
	SUB #102, 700
	SUB 1, <201
	SUB 1, <201
	SLT #918, 121
	SPL 0
	ADD #22, @200
	MOV -4, <-20
	ADD #22, @200
	SUB #12, @200
	SUB #72, @200
	SUB -2, -10
	SLT #130, 9
	SLT @-8, @-291
	SUB 912, @10
	SUB -2, -10
	SUB -2, -10
	SPL 0, <132
	DJN -2, -19
	SLT 20, 0
	SLT 20, 0
	JMN 0, 0
	SLT 20, 0
	SPL 0, <-12
	SPL 0, <-12
	CMP -207, <-120
