Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jul 24 14:27:58 2025
| Host         : GuoXinYi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file C:/Users/29910/Desktop/timing_report.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[10]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[11]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[12]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[2]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[3]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[4]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[5]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[6]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[7]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[8]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/pc_reg_reg[9]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

sccpu/alu/ans_reg[0]/D
sccpu/alu/ans_reg[10]/D
sccpu/alu/ans_reg[11]/D
sccpu/alu/ans_reg[12]/D
sccpu/alu/ans_reg[13]/D
sccpu/alu/ans_reg[14]/D
sccpu/alu/ans_reg[15]/D
sccpu/alu/ans_reg[16]/D
sccpu/alu/ans_reg[17]/D
sccpu/alu/ans_reg[18]/D
sccpu/alu/ans_reg[19]/D
sccpu/alu/ans_reg[1]/D
sccpu/alu/ans_reg[20]/D
sccpu/alu/ans_reg[21]/D
sccpu/alu/ans_reg[22]/D
sccpu/alu/ans_reg[23]/D
sccpu/alu/ans_reg[24]/D
sccpu/alu/ans_reg[25]/D
sccpu/alu/ans_reg[26]/D
sccpu/alu/ans_reg[27]/D
sccpu/alu/ans_reg[28]/D
sccpu/alu/ans_reg[29]/D
sccpu/alu/ans_reg[2]/D
sccpu/alu/ans_reg[30]/D
sccpu/alu/ans_reg[31]/D
sccpu/alu/ans_reg[32]/D
sccpu/alu/ans_reg[3]/D
sccpu/alu/ans_reg[4]/D
sccpu/alu/ans_reg[5]/D
sccpu/alu/ans_reg[6]/D
sccpu/alu/ans_reg[7]/D
sccpu/alu/ans_reg[8]/D
sccpu/alu/ans_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.172        0.000                      0                11488        0.284        0.000                      0                11488       48.750        0.000                       0                  2625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             12.172        0.000                      0                11392        0.284        0.000                      0                11392       48.750        0.000                       0                  2625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_in             clk_in                  48.757        0.000                      0                   96       50.300        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_in                      
(none)                      clk_in        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       12.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.695ns  (logic 60.015ns (68.437%)  route 27.680ns (31.564%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 f  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      f  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 r  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      r  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 r  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      r  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 f  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      f  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 f  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.767   138.861    sccpu/div/HI[20]_i_3_n_1
                                                                      f  sccpu/div/HI[31]_i_15/I1
                         LUT6 (Prop_lut6_I1_O)        0.124   138.985 r  sccpu/div/HI[31]_i_15/O
                         net (fo=3, unplaced)         0.467   139.452    sccpu/div/HI[31]_i_15_n_1
                                                                      r  sccpu/div/HI[29]_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124   139.576 r  sccpu/div/HI[29]_i_2/O
                         net (fo=1, unplaced)         0.449   140.025    sccpu/MUX_HI/div_r[12]
                                                                      r  sccpu/MUX_HI/HI[29]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124   140.149 r  sccpu/MUX_HI/HI[29]_i_1/O
                         net (fo=1, unplaced)         0.000   140.149    sccpu/hi_lo/D[29]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[29]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -140.149    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.695ns  (logic 60.015ns (68.437%)  route 27.680ns (31.564%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 f  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      f  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 r  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      r  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 r  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      r  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 f  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      f  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 f  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.767   138.861    sccpu/div/HI[20]_i_3_n_1
                                                                      f  sccpu/div/HI[31]_i_15/I1
                         LUT6 (Prop_lut6_I1_O)        0.124   138.985 r  sccpu/div/HI[31]_i_15/O
                         net (fo=3, unplaced)         0.467   139.452    sccpu/div/HI[31]_i_15_n_1
                                                                      r  sccpu/div/HI[30]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.576 r  sccpu/div/HI[30]_i_2/O
                         net (fo=1, unplaced)         0.449   140.025    sccpu/MUX_HI/data0[17]
                                                                      r  sccpu/MUX_HI/HI[30]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   140.149 r  sccpu/MUX_HI/HI[30]_i_1/O
                         net (fo=1, unplaced)         0.000   140.149    sccpu/hi_lo/D[30]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[30]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -140.149    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.172ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.695ns  (logic 60.015ns (68.437%)  route 27.680ns (31.564%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 f  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      f  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 r  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      r  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 r  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      r  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 f  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      f  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 f  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.767   138.861    sccpu/div/HI[20]_i_3_n_1
                                                                      f  sccpu/div/HI[31]_i_15/I1
                         LUT6 (Prop_lut6_I1_O)        0.124   138.985 r  sccpu/div/HI[31]_i_15/O
                         net (fo=3, unplaced)         0.467   139.452    sccpu/div/HI[31]_i_15_n_1
                                                                      r  sccpu/div/HI[31]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124   139.576 r  sccpu/div/HI[31]_i_7/O
                         net (fo=1, unplaced)         0.449   140.025    sccpu/MUX_HI/data0[18]
                                                                      r  sccpu/MUX_HI/HI[31]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   140.149 r  sccpu/MUX_HI/HI[31]_i_2/O
                         net (fo=1, unplaced)         0.000   140.149    sccpu/hi_lo/D[31]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[31]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -140.149    
  -------------------------------------------------------------------
                         slack                                 12.172    

Slack (MET) :             12.190ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.677ns  (logic 60.015ns (68.451%)  route 27.662ns (31.550%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.767   138.861    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[28]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124   138.985 r  sccpu/div/HI[28]_i_3/O
                         net (fo=1, unplaced)         0.449   139.434    sccpu/div/HI[28]_i_3_n_1
                                                                      r  sccpu/div/HI[28]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   139.558 r  sccpu/div/HI[28]_i_2/O
                         net (fo=1, unplaced)         0.449   140.007    sccpu/MUX_HI/div_r[11]
                                                                      r  sccpu/MUX_HI/HI[28]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124   140.131 r  sccpu/MUX_HI/HI[28]_i_1/O
                         net (fo=1, unplaced)         0.000   140.131    sccpu/hi_lo/D[28]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[28]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -140.131    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.405ns  (logic 60.015ns (68.664%)  route 27.390ns (31.337%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[23]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   138.702 r  sccpu/div/HI[23]_i_9/O
                         net (fo=2, unplaced)         0.460   139.162    sccpu/div/HI[23]_i_9_n_1
                                                                      r  sccpu/div/HI[22]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   139.286 r  sccpu/div/HI[22]_i_2/O
                         net (fo=1, unplaced)         0.449   139.735    sccpu/MUX_HI/div_r[9]
                                                                      r  sccpu/MUX_HI/HI[22]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124   139.859 r  sccpu/MUX_HI/HI[22]_i_1/O
                         net (fo=1, unplaced)         0.000   139.859    sccpu/hi_lo/D[22]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[22]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.859    
  -------------------------------------------------------------------
                         slack                                 12.462    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.405ns  (logic 60.015ns (68.664%)  route 27.390ns (31.337%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[23]_i_9/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   138.702 r  sccpu/div/HI[23]_i_9/O
                         net (fo=2, unplaced)         0.460   139.162    sccpu/div/HI[23]_i_9_n_1
                                                                      r  sccpu/div/HI[23]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.286 r  sccpu/div/HI[23]_i_3/O
                         net (fo=1, unplaced)         0.449   139.735    sccpu/MUX_HI/data0[13]
                                                                      r  sccpu/MUX_HI/HI[23]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.859 r  sccpu/MUX_HI/HI[23]_i_1/O
                         net (fo=1, unplaced)         0.000   139.859    sccpu/hi_lo/D[23]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[23]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.859    
  -------------------------------------------------------------------
                         slack                                 12.462    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.405ns  (logic 60.015ns (68.664%)  route 27.390ns (31.337%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[25]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124   138.702 r  sccpu/div/HI[25]_i_3/O
                         net (fo=2, unplaced)         0.460   139.162    sccpu/div/HI[25]_i_3_n_1
                                                                      r  sccpu/div/HI[24]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   139.286 r  sccpu/div/HI[24]_i_2/O
                         net (fo=1, unplaced)         0.449   139.735    sccpu/MUX_HI/div_r[10]
                                                                      r  sccpu/MUX_HI/HI[24]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124   139.859 r  sccpu/MUX_HI/HI[24]_i_1/O
                         net (fo=1, unplaced)         0.000   139.859    sccpu/hi_lo/D[24]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[24]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.859    
  -------------------------------------------------------------------
                         slack                                 12.462    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.405ns  (logic 60.015ns (68.664%)  route 27.390ns (31.337%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[25]_i_3/I1
                         LUT5 (Prop_lut5_I1_O)        0.124   138.702 r  sccpu/div/HI[25]_i_3/O
                         net (fo=2, unplaced)         0.460   139.162    sccpu/div/HI[25]_i_3_n_1
                                                                      r  sccpu/div/HI[25]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.286 r  sccpu/div/HI[25]_i_2/O
                         net (fo=1, unplaced)         0.449   139.735    sccpu/MUX_HI/data0[14]
                                                                      r  sccpu/MUX_HI/HI[25]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.859 r  sccpu/MUX_HI/HI[25]_i_1/O
                         net (fo=1, unplaced)         0.000   139.859    sccpu/hi_lo/D[25]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[25]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.859    
  -------------------------------------------------------------------
                         slack                                 12.462    

Slack (MET) :             12.473ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.394ns  (logic 60.015ns (68.672%)  route 27.379ns (31.328%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 r  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      r  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 f  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      f  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 f  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      f  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 r  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      r  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 r  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      r  sccpu/div/HI[26]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124   138.702 r  sccpu/div/HI[26]_i_3/O
                         net (fo=1, unplaced)         0.449   139.151    sccpu/div/HI[26]_i_3_n_1
                                                                      r  sccpu/div/HI[26]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124   139.275 r  sccpu/div/HI[26]_i_2/O
                         net (fo=1, unplaced)         0.449   139.724    sccpu/MUX_HI/data0[15]
                                                                      r  sccpu/MUX_HI/HI[26]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124   139.848 r  sccpu/MUX_HI/HI[26]_i_1/O
                         net (fo=1, unplaced)         0.000   139.848    sccpu/hi_lo/D[26]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[26]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.848    
  -------------------------------------------------------------------
                         slack                                 12.473    

Slack (MET) :             12.481ns  (required time - arrival time)
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_in fall@150.000ns - clk_in fall@50.000ns)
  Data Path Delay:        87.386ns  (logic 60.007ns (68.669%)  route 27.379ns (31.331%))
  Logic Levels:           298  (CARRY4=282 LUT1=1 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 152.131 - 150.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g6_b16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 r  imem/IM/U0/g6_b16/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g6_b16_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.184 r  imem/IM/U0/spo[16]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.732    55.916    imem/IM/U0/spo[16]_INST_0_i_6_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.040 r  imem/IM/U0/spo[16]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.489    imem/IM/U0/spo[16]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/spo[16]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.613 r  imem/IM/U0/spo[16]_INST_0/O
                         net (fo=259, unplaced)       0.542    57.155    sccpu/cpu_ref/spo[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.279 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_9/O
                         net (fo=1, unplaced)         0.000    57.279    sccpu/cpu_ref/DM_reg_0_255_1_1_i_9_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.526 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_3/O
                         net (fo=1, unplaced)         0.735    58.261    sccpu/cpu_ref/DM_reg_0_255_1_1_i_3_n_1
                                                                      f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.559 f  sccpu/cpu_ref/DM_reg_0_255_1_1_i_1/O
                         net (fo=124, unplaced)       0.554    59.113    sccpu/cpu_ref/D[1]
                                                                      f  sccpu/cpu_ref/HI[31]_i_1228/I0
                         LUT1 (Prop_lut1_I0_O)        0.117    59.230 r  sccpu/cpu_ref/HI[31]_i_1228/O
                         net (fo=1, unplaced)         0.000    59.230    sccpu/div/DI[1]
                                                                      r  sccpu/div/HI_reg[31]_i_1162/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547    59.777 r  sccpu/div/HI_reg[31]_i_1162/CO[3]
                         net (fo=1, unplaced)         0.000    59.777    sccpu/div/HI_reg[31]_i_1162_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1157/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.894 r  sccpu/div/HI_reg[31]_i_1157/CO[3]
                         net (fo=1, unplaced)         0.000    59.894    sccpu/div/HI_reg[31]_i_1157_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1152/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.011 r  sccpu/div/HI_reg[31]_i_1152/CO[3]
                         net (fo=1, unplaced)         0.000    60.011    sccpu/div/HI_reg[31]_i_1152_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1147/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.128 r  sccpu/div/HI_reg[31]_i_1147/CO[3]
                         net (fo=1, unplaced)         0.000    60.128    sccpu/div/HI_reg[31]_i_1147_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1142/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.245 r  sccpu/div/HI_reg[31]_i_1142/CO[3]
                         net (fo=1, unplaced)         0.000    60.245    sccpu/div/HI_reg[31]_i_1142_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1137/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.362 r  sccpu/div/HI_reg[31]_i_1137/CO[3]
                         net (fo=1, unplaced)         0.000    60.362    sccpu/div/HI_reg[31]_i_1137_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.479 r  sccpu/div/HI_reg[31]_i_1132/CO[3]
                         net (fo=1, unplaced)         0.000    60.479    sccpu/div/HI_reg[31]_i_1132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1129/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.596 r  sccpu/div/HI_reg[31]_i_1129/CO[3]
                         net (fo=1, unplaced)         0.000    60.596    sccpu/div/HI_reg[31]_i_1129_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1128/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    60.877 r  sccpu/div/HI_reg[31]_i_1128/CO[0]
                         net (fo=35, unplaced)        0.384    61.261    sccpu/div/HI_reg[31]_i_1128_n_4
                                                                      r  sccpu/div/HI[31]_i_1169/I0
                         LUT3 (Prop_lut3_I0_O)        0.367    61.628 r  sccpu/div/HI[31]_i_1169/O
                         net (fo=1, unplaced)         0.000    61.628    sccpu/div/HI[31]_i_1169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1120/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.161 r  sccpu/div/HI_reg[31]_i_1120/CO[3]
                         net (fo=1, unplaced)         0.000    62.161    sccpu/div/HI_reg[31]_i_1120_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1115/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.278 r  sccpu/div/HI_reg[31]_i_1115/CO[3]
                         net (fo=1, unplaced)         0.000    62.278    sccpu/div/HI_reg[31]_i_1115_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1110/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.395 r  sccpu/div/HI_reg[31]_i_1110/CO[3]
                         net (fo=1, unplaced)         0.000    62.395    sccpu/div/HI_reg[31]_i_1110_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1105/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.512 r  sccpu/div/HI_reg[31]_i_1105/CO[3]
                         net (fo=1, unplaced)         0.000    62.512    sccpu/div/HI_reg[31]_i_1105_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1100/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.629 r  sccpu/div/HI_reg[31]_i_1100/CO[3]
                         net (fo=1, unplaced)         0.000    62.629    sccpu/div/HI_reg[31]_i_1100_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1095/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.746 r  sccpu/div/HI_reg[31]_i_1095/CO[3]
                         net (fo=1, unplaced)         0.000    62.746    sccpu/div/HI_reg[31]_i_1095_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1090/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.863 r  sccpu/div/HI_reg[31]_i_1090/CO[3]
                         net (fo=1, unplaced)         0.000    62.863    sccpu/div/HI_reg[31]_i_1090_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1087/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.980 r  sccpu/div/HI_reg[31]_i_1087/CO[3]
                         net (fo=1, unplaced)         0.000    62.980    sccpu/div/HI_reg[31]_i_1087_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1086/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.159 r  sccpu/div/HI_reg[31]_i_1086/CO[1]
                         net (fo=35, unplaced)        0.599    63.758    sccpu/div/HI_reg[31]_i_1086_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1078/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    64.561 r  sccpu/div/HI_reg[31]_i_1078/CO[3]
                         net (fo=1, unplaced)         0.000    64.561    sccpu/div/HI_reg[31]_i_1078_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1073/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.678 r  sccpu/div/HI_reg[31]_i_1073/CO[3]
                         net (fo=1, unplaced)         0.000    64.678    sccpu/div/HI_reg[31]_i_1073_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1068/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.795 r  sccpu/div/HI_reg[31]_i_1068/CO[3]
                         net (fo=1, unplaced)         0.000    64.795    sccpu/div/HI_reg[31]_i_1068_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1063/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.912 r  sccpu/div/HI_reg[31]_i_1063/CO[3]
                         net (fo=1, unplaced)         0.000    64.912    sccpu/div/HI_reg[31]_i_1063_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1058/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.029 r  sccpu/div/HI_reg[31]_i_1058/CO[3]
                         net (fo=1, unplaced)         0.000    65.029    sccpu/div/HI_reg[31]_i_1058_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1053/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.146 r  sccpu/div/HI_reg[31]_i_1053/CO[3]
                         net (fo=1, unplaced)         0.000    65.146    sccpu/div/HI_reg[31]_i_1053_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1048/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.263 r  sccpu/div/HI_reg[31]_i_1048/CO[3]
                         net (fo=1, unplaced)         0.000    65.263    sccpu/div/HI_reg[31]_i_1048_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1045/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.380 r  sccpu/div/HI_reg[31]_i_1045/CO[3]
                         net (fo=1, unplaced)         0.000    65.380    sccpu/div/HI_reg[31]_i_1045_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1044/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.559 r  sccpu/div/HI_reg[31]_i_1044/CO[1]
                         net (fo=35, unplaced)        0.599    66.158    sccpu/div/HI_reg[31]_i_1044_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_1036/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    66.961 r  sccpu/div/HI_reg[31]_i_1036/CO[3]
                         net (fo=1, unplaced)         0.000    66.961    sccpu/div/HI_reg[31]_i_1036_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1031/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.078 r  sccpu/div/HI_reg[31]_i_1031/CO[3]
                         net (fo=1, unplaced)         0.000    67.078    sccpu/div/HI_reg[31]_i_1031_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1026/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.195 r  sccpu/div/HI_reg[31]_i_1026/CO[3]
                         net (fo=1, unplaced)         0.000    67.195    sccpu/div/HI_reg[31]_i_1026_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1021/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.312 r  sccpu/div/HI_reg[31]_i_1021/CO[3]
                         net (fo=1, unplaced)         0.000    67.312    sccpu/div/HI_reg[31]_i_1021_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1016/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.429 r  sccpu/div/HI_reg[31]_i_1016/CO[3]
                         net (fo=1, unplaced)         0.000    67.429    sccpu/div/HI_reg[31]_i_1016_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1011/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.546 r  sccpu/div/HI_reg[31]_i_1011/CO[3]
                         net (fo=1, unplaced)         0.000    67.546    sccpu/div/HI_reg[31]_i_1011_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1006/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.663 r  sccpu/div/HI_reg[31]_i_1006/CO[3]
                         net (fo=1, unplaced)         0.000    67.663    sccpu/div/HI_reg[31]_i_1006_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1003/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.780 r  sccpu/div/HI_reg[31]_i_1003/CO[3]
                         net (fo=1, unplaced)         0.000    67.780    sccpu/div/HI_reg[31]_i_1003_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_1002/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.959 r  sccpu/div/HI_reg[31]_i_1002/CO[1]
                         net (fo=35, unplaced)        0.599    68.558    sccpu/div/HI_reg[31]_i_1002_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_994/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    69.361 r  sccpu/div/HI_reg[31]_i_994/CO[3]
                         net (fo=1, unplaced)         0.000    69.361    sccpu/div/HI_reg[31]_i_994_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_989/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.478 r  sccpu/div/HI_reg[31]_i_989/CO[3]
                         net (fo=1, unplaced)         0.000    69.478    sccpu/div/HI_reg[31]_i_989_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_984/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.595 r  sccpu/div/HI_reg[31]_i_984/CO[3]
                         net (fo=1, unplaced)         0.000    69.595    sccpu/div/HI_reg[31]_i_984_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_979/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.712 r  sccpu/div/HI_reg[31]_i_979/CO[3]
                         net (fo=1, unplaced)         0.000    69.712    sccpu/div/HI_reg[31]_i_979_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_974/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.829 r  sccpu/div/HI_reg[31]_i_974/CO[3]
                         net (fo=1, unplaced)         0.000    69.829    sccpu/div/HI_reg[31]_i_974_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_969/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.946 r  sccpu/div/HI_reg[31]_i_969/CO[3]
                         net (fo=1, unplaced)         0.000    69.946    sccpu/div/HI_reg[31]_i_969_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_964/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.063 r  sccpu/div/HI_reg[31]_i_964/CO[3]
                         net (fo=1, unplaced)         0.000    70.063    sccpu/div/HI_reg[31]_i_964_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_961/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.180 r  sccpu/div/HI_reg[31]_i_961/CO[3]
                         net (fo=1, unplaced)         0.000    70.180    sccpu/div/HI_reg[31]_i_961_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_960/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.359 r  sccpu/div/HI_reg[31]_i_960/CO[1]
                         net (fo=35, unplaced)        0.599    70.958    sccpu/div/HI_reg[31]_i_960_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_952/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    71.761 r  sccpu/div/HI_reg[31]_i_952/CO[3]
                         net (fo=1, unplaced)         0.000    71.761    sccpu/div/HI_reg[31]_i_952_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_947/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.878 r  sccpu/div/HI_reg[31]_i_947/CO[3]
                         net (fo=1, unplaced)         0.000    71.878    sccpu/div/HI_reg[31]_i_947_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_942/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.995 r  sccpu/div/HI_reg[31]_i_942/CO[3]
                         net (fo=1, unplaced)         0.000    71.995    sccpu/div/HI_reg[31]_i_942_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_937/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.112 r  sccpu/div/HI_reg[31]_i_937/CO[3]
                         net (fo=1, unplaced)         0.000    72.112    sccpu/div/HI_reg[31]_i_937_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_932/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.229 r  sccpu/div/HI_reg[31]_i_932/CO[3]
                         net (fo=1, unplaced)         0.000    72.229    sccpu/div/HI_reg[31]_i_932_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_927/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.346 r  sccpu/div/HI_reg[31]_i_927/CO[3]
                         net (fo=1, unplaced)         0.000    72.346    sccpu/div/HI_reg[31]_i_927_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_922/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.463 r  sccpu/div/HI_reg[31]_i_922/CO[3]
                         net (fo=1, unplaced)         0.000    72.463    sccpu/div/HI_reg[31]_i_922_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_919/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.580 r  sccpu/div/HI_reg[31]_i_919/CO[3]
                         net (fo=1, unplaced)         0.000    72.580    sccpu/div/HI_reg[31]_i_919_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_918/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    72.759 r  sccpu/div/HI_reg[31]_i_918/CO[1]
                         net (fo=35, unplaced)        0.599    73.358    sccpu/div/HI_reg[31]_i_918_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_910/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    74.161 r  sccpu/div/HI_reg[31]_i_910/CO[3]
                         net (fo=1, unplaced)         0.000    74.161    sccpu/div/HI_reg[31]_i_910_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_905/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.278 r  sccpu/div/HI_reg[31]_i_905/CO[3]
                         net (fo=1, unplaced)         0.000    74.278    sccpu/div/HI_reg[31]_i_905_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_900/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.395 r  sccpu/div/HI_reg[31]_i_900/CO[3]
                         net (fo=1, unplaced)         0.000    74.395    sccpu/div/HI_reg[31]_i_900_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_895/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.512 r  sccpu/div/HI_reg[31]_i_895/CO[3]
                         net (fo=1, unplaced)         0.000    74.512    sccpu/div/HI_reg[31]_i_895_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_890/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.629 r  sccpu/div/HI_reg[31]_i_890/CO[3]
                         net (fo=1, unplaced)         0.000    74.629    sccpu/div/HI_reg[31]_i_890_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_885/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.746 r  sccpu/div/HI_reg[31]_i_885/CO[3]
                         net (fo=1, unplaced)         0.000    74.746    sccpu/div/HI_reg[31]_i_885_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_880/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.863 r  sccpu/div/HI_reg[31]_i_880/CO[3]
                         net (fo=1, unplaced)         0.000    74.863    sccpu/div/HI_reg[31]_i_880_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_877/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.980 r  sccpu/div/HI_reg[31]_i_877/CO[3]
                         net (fo=1, unplaced)         0.000    74.980    sccpu/div/HI_reg[31]_i_877_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_876/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    75.159 r  sccpu/div/HI_reg[31]_i_876/CO[1]
                         net (fo=35, unplaced)        0.599    75.758    sccpu/div/HI_reg[31]_i_876_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_868/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    76.561 r  sccpu/div/HI_reg[31]_i_868/CO[3]
                         net (fo=1, unplaced)         0.000    76.561    sccpu/div/HI_reg[31]_i_868_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_863/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.678 r  sccpu/div/HI_reg[31]_i_863/CO[3]
                         net (fo=1, unplaced)         0.000    76.678    sccpu/div/HI_reg[31]_i_863_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_858/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.795 r  sccpu/div/HI_reg[31]_i_858/CO[3]
                         net (fo=1, unplaced)         0.000    76.795    sccpu/div/HI_reg[31]_i_858_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_853/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.912 r  sccpu/div/HI_reg[31]_i_853/CO[3]
                         net (fo=1, unplaced)         0.000    76.912    sccpu/div/HI_reg[31]_i_853_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_848/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.029 r  sccpu/div/HI_reg[31]_i_848/CO[3]
                         net (fo=1, unplaced)         0.000    77.029    sccpu/div/HI_reg[31]_i_848_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_843/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.146 r  sccpu/div/HI_reg[31]_i_843/CO[3]
                         net (fo=1, unplaced)         0.000    77.146    sccpu/div/HI_reg[31]_i_843_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_838/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.263 r  sccpu/div/HI_reg[31]_i_838/CO[3]
                         net (fo=1, unplaced)         0.000    77.263    sccpu/div/HI_reg[31]_i_838_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_835/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.380 r  sccpu/div/HI_reg[31]_i_835/CO[3]
                         net (fo=1, unplaced)         0.000    77.380    sccpu/div/HI_reg[31]_i_835_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_834/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    77.559 r  sccpu/div/HI_reg[31]_i_834/CO[1]
                         net (fo=35, unplaced)        0.599    78.158    sccpu/div/HI_reg[31]_i_834_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_826/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    78.961 r  sccpu/div/HI_reg[31]_i_826/CO[3]
                         net (fo=1, unplaced)         0.000    78.961    sccpu/div/HI_reg[31]_i_826_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_821/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.078 r  sccpu/div/HI_reg[31]_i_821/CO[3]
                         net (fo=1, unplaced)         0.000    79.078    sccpu/div/HI_reg[31]_i_821_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_816/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.195 r  sccpu/div/HI_reg[31]_i_816/CO[3]
                         net (fo=1, unplaced)         0.000    79.195    sccpu/div/HI_reg[31]_i_816_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_811/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.312 r  sccpu/div/HI_reg[31]_i_811/CO[3]
                         net (fo=1, unplaced)         0.000    79.312    sccpu/div/HI_reg[31]_i_811_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_806/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.429 r  sccpu/div/HI_reg[31]_i_806/CO[3]
                         net (fo=1, unplaced)         0.000    79.429    sccpu/div/HI_reg[31]_i_806_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_801/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.546 r  sccpu/div/HI_reg[31]_i_801/CO[3]
                         net (fo=1, unplaced)         0.000    79.546    sccpu/div/HI_reg[31]_i_801_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_796/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.663 r  sccpu/div/HI_reg[31]_i_796/CO[3]
                         net (fo=1, unplaced)         0.000    79.663    sccpu/div/HI_reg[31]_i_796_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_793/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.780 r  sccpu/div/HI_reg[31]_i_793/CO[3]
                         net (fo=1, unplaced)         0.000    79.780    sccpu/div/HI_reg[31]_i_793_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_792/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    79.959 r  sccpu/div/HI_reg[31]_i_792/CO[1]
                         net (fo=35, unplaced)        0.599    80.558    sccpu/div/HI_reg[31]_i_792_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_784/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    81.361 r  sccpu/div/HI_reg[31]_i_784/CO[3]
                         net (fo=1, unplaced)         0.000    81.361    sccpu/div/HI_reg[31]_i_784_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_779/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.478 r  sccpu/div/HI_reg[31]_i_779/CO[3]
                         net (fo=1, unplaced)         0.000    81.478    sccpu/div/HI_reg[31]_i_779_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_774/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.595 r  sccpu/div/HI_reg[31]_i_774/CO[3]
                         net (fo=1, unplaced)         0.000    81.595    sccpu/div/HI_reg[31]_i_774_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_769/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.712 r  sccpu/div/HI_reg[31]_i_769/CO[3]
                         net (fo=1, unplaced)         0.000    81.712    sccpu/div/HI_reg[31]_i_769_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_764/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.829 r  sccpu/div/HI_reg[31]_i_764/CO[3]
                         net (fo=1, unplaced)         0.000    81.829    sccpu/div/HI_reg[31]_i_764_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_759/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.946 r  sccpu/div/HI_reg[31]_i_759/CO[3]
                         net (fo=1, unplaced)         0.000    81.946    sccpu/div/HI_reg[31]_i_759_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_754/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.063 r  sccpu/div/HI_reg[31]_i_754/CO[3]
                         net (fo=1, unplaced)         0.000    82.063    sccpu/div/HI_reg[31]_i_754_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_751/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.180 r  sccpu/div/HI_reg[31]_i_751/CO[3]
                         net (fo=1, unplaced)         0.000    82.180    sccpu/div/HI_reg[31]_i_751_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_750/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    82.359 r  sccpu/div/HI_reg[31]_i_750/CO[1]
                         net (fo=35, unplaced)        0.599    82.958    sccpu/div/HI_reg[31]_i_750_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_742/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.761 r  sccpu/div/HI_reg[31]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000    83.761    sccpu/div/HI_reg[31]_i_742_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_737/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.878 r  sccpu/div/HI_reg[31]_i_737/CO[3]
                         net (fo=1, unplaced)         0.000    83.878    sccpu/div/HI_reg[31]_i_737_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_732/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.995 r  sccpu/div/HI_reg[31]_i_732/CO[3]
                         net (fo=1, unplaced)         0.000    83.995    sccpu/div/HI_reg[31]_i_732_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_727/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.112 r  sccpu/div/HI_reg[31]_i_727/CO[3]
                         net (fo=1, unplaced)         0.000    84.112    sccpu/div/HI_reg[31]_i_727_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_722/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.229 r  sccpu/div/HI_reg[31]_i_722/CO[3]
                         net (fo=1, unplaced)         0.000    84.229    sccpu/div/HI_reg[31]_i_722_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_717/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.346 r  sccpu/div/HI_reg[31]_i_717/CO[3]
                         net (fo=1, unplaced)         0.000    84.346    sccpu/div/HI_reg[31]_i_717_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_712/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.463 r  sccpu/div/HI_reg[31]_i_712/CO[3]
                         net (fo=1, unplaced)         0.000    84.463    sccpu/div/HI_reg[31]_i_712_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_709/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.580 r  sccpu/div/HI_reg[31]_i_709/CO[3]
                         net (fo=1, unplaced)         0.000    84.580    sccpu/div/HI_reg[31]_i_709_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_708/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    84.759 r  sccpu/div/HI_reg[31]_i_708/CO[1]
                         net (fo=35, unplaced)        0.599    85.358    sccpu/div/HI_reg[31]_i_708_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_700/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    86.161 r  sccpu/div/HI_reg[31]_i_700/CO[3]
                         net (fo=1, unplaced)         0.000    86.161    sccpu/div/HI_reg[31]_i_700_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_695/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.278 r  sccpu/div/HI_reg[31]_i_695/CO[3]
                         net (fo=1, unplaced)         0.000    86.278    sccpu/div/HI_reg[31]_i_695_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_690/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.395 r  sccpu/div/HI_reg[31]_i_690/CO[3]
                         net (fo=1, unplaced)         0.000    86.395    sccpu/div/HI_reg[31]_i_690_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_685/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.512 r  sccpu/div/HI_reg[31]_i_685/CO[3]
                         net (fo=1, unplaced)         0.000    86.512    sccpu/div/HI_reg[31]_i_685_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_680/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.629 r  sccpu/div/HI_reg[31]_i_680/CO[3]
                         net (fo=1, unplaced)         0.000    86.629    sccpu/div/HI_reg[31]_i_680_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_675/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.746 r  sccpu/div/HI_reg[31]_i_675/CO[3]
                         net (fo=1, unplaced)         0.000    86.746    sccpu/div/HI_reg[31]_i_675_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_670/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.863 r  sccpu/div/HI_reg[31]_i_670/CO[3]
                         net (fo=1, unplaced)         0.000    86.863    sccpu/div/HI_reg[31]_i_670_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_667/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.980 r  sccpu/div/HI_reg[31]_i_667/CO[3]
                         net (fo=1, unplaced)         0.000    86.980    sccpu/div/HI_reg[31]_i_667_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_666/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    87.159 r  sccpu/div/HI_reg[31]_i_666/CO[1]
                         net (fo=35, unplaced)        0.599    87.758    sccpu/div/HI_reg[31]_i_666_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_658/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    88.561 r  sccpu/div/HI_reg[31]_i_658/CO[3]
                         net (fo=1, unplaced)         0.000    88.561    sccpu/div/HI_reg[31]_i_658_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_653/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.678 r  sccpu/div/HI_reg[31]_i_653/CO[3]
                         net (fo=1, unplaced)         0.000    88.678    sccpu/div/HI_reg[31]_i_653_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_648/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.795 r  sccpu/div/HI_reg[31]_i_648/CO[3]
                         net (fo=1, unplaced)         0.000    88.795    sccpu/div/HI_reg[31]_i_648_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_643/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.912 r  sccpu/div/HI_reg[31]_i_643/CO[3]
                         net (fo=1, unplaced)         0.000    88.912    sccpu/div/HI_reg[31]_i_643_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_638/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.029 r  sccpu/div/HI_reg[31]_i_638/CO[3]
                         net (fo=1, unplaced)         0.000    89.029    sccpu/div/HI_reg[31]_i_638_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.146 r  sccpu/div/HI_reg[31]_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    89.146    sccpu/div/HI_reg[31]_i_633_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_628/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.263 r  sccpu/div/HI_reg[31]_i_628/CO[3]
                         net (fo=1, unplaced)         0.000    89.263    sccpu/div/HI_reg[31]_i_628_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_625/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.380 r  sccpu/div/HI_reg[31]_i_625/CO[3]
                         net (fo=1, unplaced)         0.000    89.380    sccpu/div/HI_reg[31]_i_625_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_624/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    89.559 r  sccpu/div/HI_reg[31]_i_624/CO[1]
                         net (fo=35, unplaced)        0.599    90.158    sccpu/div/HI_reg[31]_i_624_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_616/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    90.961 r  sccpu/div/HI_reg[31]_i_616/CO[3]
                         net (fo=1, unplaced)         0.000    90.961    sccpu/div/HI_reg[31]_i_616_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_611/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.078 r  sccpu/div/HI_reg[31]_i_611/CO[3]
                         net (fo=1, unplaced)         0.000    91.078    sccpu/div/HI_reg[31]_i_611_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.195 r  sccpu/div/HI_reg[31]_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    91.195    sccpu/div/HI_reg[31]_i_606_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_601/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.312 r  sccpu/div/HI_reg[31]_i_601/CO[3]
                         net (fo=1, unplaced)         0.000    91.312    sccpu/div/HI_reg[31]_i_601_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_596/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.429 r  sccpu/div/HI_reg[31]_i_596/CO[3]
                         net (fo=1, unplaced)         0.000    91.429    sccpu/div/HI_reg[31]_i_596_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_591/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.546 r  sccpu/div/HI_reg[31]_i_591/CO[3]
                         net (fo=1, unplaced)         0.000    91.546    sccpu/div/HI_reg[31]_i_591_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_586/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.663 r  sccpu/div/HI_reg[31]_i_586/CO[3]
                         net (fo=1, unplaced)         0.000    91.663    sccpu/div/HI_reg[31]_i_586_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_583/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.780 r  sccpu/div/HI_reg[31]_i_583/CO[3]
                         net (fo=1, unplaced)         0.000    91.780    sccpu/div/HI_reg[31]_i_583_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_582/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    91.959 r  sccpu/div/HI_reg[31]_i_582/CO[1]
                         net (fo=35, unplaced)        0.599    92.558    sccpu/div/HI_reg[31]_i_582_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_574/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    93.361 r  sccpu/div/HI_reg[31]_i_574/CO[3]
                         net (fo=1, unplaced)         0.000    93.361    sccpu/div/HI_reg[31]_i_574_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_569/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.478 r  sccpu/div/HI_reg[31]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000    93.478    sccpu/div/HI_reg[31]_i_569_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_564/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.595 r  sccpu/div/HI_reg[31]_i_564/CO[3]
                         net (fo=1, unplaced)         0.000    93.595    sccpu/div/HI_reg[31]_i_564_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_559/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.712 r  sccpu/div/HI_reg[31]_i_559/CO[3]
                         net (fo=1, unplaced)         0.000    93.712    sccpu/div/HI_reg[31]_i_559_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_554/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.829 r  sccpu/div/HI_reg[31]_i_554/CO[3]
                         net (fo=1, unplaced)         0.000    93.829    sccpu/div/HI_reg[31]_i_554_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_549/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.946 r  sccpu/div/HI_reg[31]_i_549/CO[3]
                         net (fo=1, unplaced)         0.000    93.946    sccpu/div/HI_reg[31]_i_549_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_544/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.063 r  sccpu/div/HI_reg[31]_i_544/CO[3]
                         net (fo=1, unplaced)         0.000    94.063    sccpu/div/HI_reg[31]_i_544_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_541/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.180 r  sccpu/div/HI_reg[31]_i_541/CO[3]
                         net (fo=1, unplaced)         0.000    94.180    sccpu/div/HI_reg[31]_i_541_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_540/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    94.359 r  sccpu/div/HI_reg[31]_i_540/CO[1]
                         net (fo=35, unplaced)        0.599    94.958    sccpu/div/HI_reg[31]_i_540_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_532/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    95.761 r  sccpu/div/HI_reg[31]_i_532/CO[3]
                         net (fo=1, unplaced)         0.000    95.761    sccpu/div/HI_reg[31]_i_532_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_527/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.878 r  sccpu/div/HI_reg[31]_i_527/CO[3]
                         net (fo=1, unplaced)         0.000    95.878    sccpu/div/HI_reg[31]_i_527_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_522/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.995 r  sccpu/div/HI_reg[31]_i_522/CO[3]
                         net (fo=1, unplaced)         0.000    95.995    sccpu/div/HI_reg[31]_i_522_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_517/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.112 r  sccpu/div/HI_reg[31]_i_517/CO[3]
                         net (fo=1, unplaced)         0.000    96.112    sccpu/div/HI_reg[31]_i_517_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_512/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.229 r  sccpu/div/HI_reg[31]_i_512/CO[3]
                         net (fo=1, unplaced)         0.000    96.229    sccpu/div/HI_reg[31]_i_512_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_507/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.346 r  sccpu/div/HI_reg[31]_i_507/CO[3]
                         net (fo=1, unplaced)         0.000    96.346    sccpu/div/HI_reg[31]_i_507_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_502/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.463 r  sccpu/div/HI_reg[31]_i_502/CO[3]
                         net (fo=1, unplaced)         0.000    96.463    sccpu/div/HI_reg[31]_i_502_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_499/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.580 r  sccpu/div/HI_reg[31]_i_499/CO[3]
                         net (fo=1, unplaced)         0.000    96.580    sccpu/div/HI_reg[31]_i_499_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_498/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    96.759 r  sccpu/div/HI_reg[31]_i_498/CO[1]
                         net (fo=35, unplaced)        0.599    97.358    sccpu/div/HI_reg[31]_i_498_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_490/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    98.161 r  sccpu/div/HI_reg[31]_i_490/CO[3]
                         net (fo=1, unplaced)         0.000    98.161    sccpu/div/HI_reg[31]_i_490_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_485/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.278 r  sccpu/div/HI_reg[31]_i_485/CO[3]
                         net (fo=1, unplaced)         0.000    98.278    sccpu/div/HI_reg[31]_i_485_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_480/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.395 r  sccpu/div/HI_reg[31]_i_480/CO[3]
                         net (fo=1, unplaced)         0.000    98.395    sccpu/div/HI_reg[31]_i_480_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_475/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.512 r  sccpu/div/HI_reg[31]_i_475/CO[3]
                         net (fo=1, unplaced)         0.000    98.512    sccpu/div/HI_reg[31]_i_475_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_470/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.629 r  sccpu/div/HI_reg[31]_i_470/CO[3]
                         net (fo=1, unplaced)         0.000    98.629    sccpu/div/HI_reg[31]_i_470_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_465/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.746 r  sccpu/div/HI_reg[31]_i_465/CO[3]
                         net (fo=1, unplaced)         0.000    98.746    sccpu/div/HI_reg[31]_i_465_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_460/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.863 r  sccpu/div/HI_reg[31]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000    98.863    sccpu/div/HI_reg[31]_i_460_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_457/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.980 r  sccpu/div/HI_reg[31]_i_457/CO[3]
                         net (fo=1, unplaced)         0.000    98.980    sccpu/div/HI_reg[31]_i_457_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_456/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    99.159 r  sccpu/div/HI_reg[31]_i_456/CO[1]
                         net (fo=35, unplaced)        0.599    99.758    sccpu/div/HI_reg[31]_i_456_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_448/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   100.561 r  sccpu/div/HI_reg[31]_i_448/CO[3]
                         net (fo=1, unplaced)         0.000   100.561    sccpu/div/HI_reg[31]_i_448_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_443/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.678 r  sccpu/div/HI_reg[31]_i_443/CO[3]
                         net (fo=1, unplaced)         0.000   100.678    sccpu/div/HI_reg[31]_i_443_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_438/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.795 r  sccpu/div/HI_reg[31]_i_438/CO[3]
                         net (fo=1, unplaced)         0.000   100.795    sccpu/div/HI_reg[31]_i_438_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_433/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.912 r  sccpu/div/HI_reg[31]_i_433/CO[3]
                         net (fo=1, unplaced)         0.000   100.912    sccpu/div/HI_reg[31]_i_433_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_428/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.029 r  sccpu/div/HI_reg[31]_i_428/CO[3]
                         net (fo=1, unplaced)         0.000   101.029    sccpu/div/HI_reg[31]_i_428_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_423/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.146 r  sccpu/div/HI_reg[31]_i_423/CO[3]
                         net (fo=1, unplaced)         0.000   101.146    sccpu/div/HI_reg[31]_i_423_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_418/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.263 r  sccpu/div/HI_reg[31]_i_418/CO[3]
                         net (fo=1, unplaced)         0.000   101.263    sccpu/div/HI_reg[31]_i_418_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_415/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.380 r  sccpu/div/HI_reg[31]_i_415/CO[3]
                         net (fo=1, unplaced)         0.000   101.380    sccpu/div/HI_reg[31]_i_415_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_414/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   101.559 r  sccpu/div/HI_reg[31]_i_414/CO[1]
                         net (fo=35, unplaced)        0.599   102.158    sccpu/div/HI_reg[31]_i_414_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_406/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   102.961 r  sccpu/div/HI_reg[31]_i_406/CO[3]
                         net (fo=1, unplaced)         0.000   102.961    sccpu/div/HI_reg[31]_i_406_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_401/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.078 r  sccpu/div/HI_reg[31]_i_401/CO[3]
                         net (fo=1, unplaced)         0.000   103.078    sccpu/div/HI_reg[31]_i_401_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_396/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.195 r  sccpu/div/HI_reg[31]_i_396/CO[3]
                         net (fo=1, unplaced)         0.000   103.195    sccpu/div/HI_reg[31]_i_396_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_391/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.312 r  sccpu/div/HI_reg[31]_i_391/CO[3]
                         net (fo=1, unplaced)         0.000   103.312    sccpu/div/HI_reg[31]_i_391_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.429 r  sccpu/div/HI_reg[31]_i_386/CO[3]
                         net (fo=1, unplaced)         0.000   103.429    sccpu/div/HI_reg[31]_i_386_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_381/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.546 r  sccpu/div/HI_reg[31]_i_381/CO[3]
                         net (fo=1, unplaced)         0.000   103.546    sccpu/div/HI_reg[31]_i_381_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_376/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.663 r  sccpu/div/HI_reg[31]_i_376/CO[3]
                         net (fo=1, unplaced)         0.000   103.663    sccpu/div/HI_reg[31]_i_376_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_373/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.780 r  sccpu/div/HI_reg[31]_i_373/CO[3]
                         net (fo=1, unplaced)         0.000   103.780    sccpu/div/HI_reg[31]_i_373_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_372/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   103.959 r  sccpu/div/HI_reg[31]_i_372/CO[1]
                         net (fo=35, unplaced)        0.599   104.558    sccpu/div/HI_reg[31]_i_372_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_364/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   105.361 r  sccpu/div/HI_reg[31]_i_364/CO[3]
                         net (fo=1, unplaced)         0.000   105.361    sccpu/div/HI_reg[31]_i_364_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_359/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.478 r  sccpu/div/HI_reg[31]_i_359/CO[3]
                         net (fo=1, unplaced)         0.000   105.478    sccpu/div/HI_reg[31]_i_359_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_354/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.595 r  sccpu/div/HI_reg[31]_i_354/CO[3]
                         net (fo=1, unplaced)         0.000   105.595    sccpu/div/HI_reg[31]_i_354_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_349/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.712 r  sccpu/div/HI_reg[31]_i_349/CO[3]
                         net (fo=1, unplaced)         0.000   105.712    sccpu/div/HI_reg[31]_i_349_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_344/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.829 r  sccpu/div/HI_reg[31]_i_344/CO[3]
                         net (fo=1, unplaced)         0.000   105.829    sccpu/div/HI_reg[31]_i_344_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_339/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.946 r  sccpu/div/HI_reg[31]_i_339/CO[3]
                         net (fo=1, unplaced)         0.000   105.946    sccpu/div/HI_reg[31]_i_339_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_334/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.063 r  sccpu/div/HI_reg[31]_i_334/CO[3]
                         net (fo=1, unplaced)         0.000   106.063    sccpu/div/HI_reg[31]_i_334_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_331/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.180 r  sccpu/div/HI_reg[31]_i_331/CO[3]
                         net (fo=1, unplaced)         0.000   106.180    sccpu/div/HI_reg[31]_i_331_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_330/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   106.359 r  sccpu/div/HI_reg[31]_i_330/CO[1]
                         net (fo=35, unplaced)        0.599   106.958    sccpu/div/HI_reg[31]_i_330_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_322/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   107.761 r  sccpu/div/HI_reg[31]_i_322/CO[3]
                         net (fo=1, unplaced)         0.000   107.761    sccpu/div/HI_reg[31]_i_322_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_317/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.878 r  sccpu/div/HI_reg[31]_i_317/CO[3]
                         net (fo=1, unplaced)         0.000   107.878    sccpu/div/HI_reg[31]_i_317_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_312/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   107.995 r  sccpu/div/HI_reg[31]_i_312/CO[3]
                         net (fo=1, unplaced)         0.000   107.995    sccpu/div/HI_reg[31]_i_312_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_307/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.112 r  sccpu/div/HI_reg[31]_i_307/CO[3]
                         net (fo=1, unplaced)         0.000   108.112    sccpu/div/HI_reg[31]_i_307_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_302/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.229 r  sccpu/div/HI_reg[31]_i_302/CO[3]
                         net (fo=1, unplaced)         0.000   108.229    sccpu/div/HI_reg[31]_i_302_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_297/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.346 r  sccpu/div/HI_reg[31]_i_297/CO[3]
                         net (fo=1, unplaced)         0.000   108.346    sccpu/div/HI_reg[31]_i_297_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_292/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.463 r  sccpu/div/HI_reg[31]_i_292/CO[3]
                         net (fo=1, unplaced)         0.000   108.463    sccpu/div/HI_reg[31]_i_292_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_289/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.580 r  sccpu/div/HI_reg[31]_i_289/CO[3]
                         net (fo=1, unplaced)         0.000   108.580    sccpu/div/HI_reg[31]_i_289_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_288/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   108.759 r  sccpu/div/HI_reg[31]_i_288/CO[1]
                         net (fo=35, unplaced)        0.599   109.358    sccpu/div/HI_reg[31]_i_288_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_280/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   110.161 r  sccpu/div/HI_reg[31]_i_280/CO[3]
                         net (fo=1, unplaced)         0.000   110.161    sccpu/div/HI_reg[31]_i_280_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_275/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.278 r  sccpu/div/HI_reg[31]_i_275/CO[3]
                         net (fo=1, unplaced)         0.000   110.278    sccpu/div/HI_reg[31]_i_275_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_270/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.395 r  sccpu/div/HI_reg[31]_i_270/CO[3]
                         net (fo=1, unplaced)         0.000   110.395    sccpu/div/HI_reg[31]_i_270_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_265/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.512 r  sccpu/div/HI_reg[31]_i_265/CO[3]
                         net (fo=1, unplaced)         0.000   110.512    sccpu/div/HI_reg[31]_i_265_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_260/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.629 r  sccpu/div/HI_reg[31]_i_260/CO[3]
                         net (fo=1, unplaced)         0.000   110.629    sccpu/div/HI_reg[31]_i_260_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_255/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.746 r  sccpu/div/HI_reg[31]_i_255/CO[3]
                         net (fo=1, unplaced)         0.000   110.746    sccpu/div/HI_reg[31]_i_255_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_250/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.863 r  sccpu/div/HI_reg[31]_i_250/CO[3]
                         net (fo=1, unplaced)         0.000   110.863    sccpu/div/HI_reg[31]_i_250_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_247/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.980 r  sccpu/div/HI_reg[31]_i_247/CO[3]
                         net (fo=1, unplaced)         0.000   110.980    sccpu/div/HI_reg[31]_i_247_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_246/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   111.159 r  sccpu/div/HI_reg[31]_i_246/CO[1]
                         net (fo=35, unplaced)        0.599   111.758    sccpu/div/HI_reg[31]_i_246_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_238/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   112.561 r  sccpu/div/HI_reg[31]_i_238/CO[3]
                         net (fo=1, unplaced)         0.000   112.561    sccpu/div/HI_reg[31]_i_238_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_233/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.678 r  sccpu/div/HI_reg[31]_i_233/CO[3]
                         net (fo=1, unplaced)         0.000   112.678    sccpu/div/HI_reg[31]_i_233_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_228/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.795 r  sccpu/div/HI_reg[31]_i_228/CO[3]
                         net (fo=1, unplaced)         0.000   112.795    sccpu/div/HI_reg[31]_i_228_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_223/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.912 r  sccpu/div/HI_reg[31]_i_223/CO[3]
                         net (fo=1, unplaced)         0.000   112.912    sccpu/div/HI_reg[31]_i_223_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_218/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.029 r  sccpu/div/HI_reg[31]_i_218/CO[3]
                         net (fo=1, unplaced)         0.000   113.029    sccpu/div/HI_reg[31]_i_218_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_213/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.146 r  sccpu/div/HI_reg[31]_i_213/CO[3]
                         net (fo=1, unplaced)         0.000   113.146    sccpu/div/HI_reg[31]_i_213_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_208/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.263 r  sccpu/div/HI_reg[31]_i_208/CO[3]
                         net (fo=1, unplaced)         0.000   113.263    sccpu/div/HI_reg[31]_i_208_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_205/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.380 r  sccpu/div/HI_reg[31]_i_205/CO[3]
                         net (fo=1, unplaced)         0.000   113.380    sccpu/div/HI_reg[31]_i_205_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_204/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   113.559 r  sccpu/div/HI_reg[31]_i_204/CO[1]
                         net (fo=35, unplaced)        0.599   114.158    sccpu/div/HI_reg[31]_i_204_n_3
                                                                      r  sccpu/div/HI_reg[31]_i_199/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   114.961 r  sccpu/div/HI_reg[31]_i_199/CO[3]
                         net (fo=1, unplaced)         0.000   114.961    sccpu/div/HI_reg[31]_i_199_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_194/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.078 r  sccpu/div/HI_reg[31]_i_194/CO[3]
                         net (fo=1, unplaced)         0.000   115.078    sccpu/div/HI_reg[31]_i_194_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_189/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.195 r  sccpu/div/HI_reg[31]_i_189/CO[3]
                         net (fo=1, unplaced)         0.000   115.195    sccpu/div/HI_reg[31]_i_189_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_184/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.312 r  sccpu/div/HI_reg[31]_i_184/CO[3]
                         net (fo=1, unplaced)         0.000   115.312    sccpu/div/HI_reg[31]_i_184_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_179/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.429 r  sccpu/div/HI_reg[31]_i_179/CO[3]
                         net (fo=1, unplaced)         0.000   115.429    sccpu/div/HI_reg[31]_i_179_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_174/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.546 r  sccpu/div/HI_reg[31]_i_174/CO[3]
                         net (fo=1, unplaced)         0.000   115.546    sccpu/div/HI_reg[31]_i_174_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.663 r  sccpu/div/HI_reg[31]_i_169/CO[3]
                         net (fo=1, unplaced)         0.000   115.663    sccpu/div/HI_reg[31]_i_169_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_166/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.780 r  sccpu/div/HI_reg[31]_i_166/CO[3]
                         net (fo=1, unplaced)         0.000   115.780    sccpu/div/HI_reg[31]_i_166_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_165/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   115.959 r  sccpu/div/HI_reg[31]_i_165/CO[1]
                         net (fo=35, unplaced)        0.599   116.558    sccpu/div/HI_reg[31]_i_165_n_3
                                                                      r  sccpu/div/HI_reg[30]_i_34/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   117.361 r  sccpu/div/HI_reg[30]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   117.361    sccpu/div/HI_reg[30]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_160/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.478 r  sccpu/div/HI_reg[31]_i_160/CO[3]
                         net (fo=1, unplaced)         0.000   117.478    sccpu/div/HI_reg[31]_i_160_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_155/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.595 r  sccpu/div/HI_reg[31]_i_155/CO[3]
                         net (fo=1, unplaced)         0.000   117.595    sccpu/div/HI_reg[31]_i_155_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_150/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.712 r  sccpu/div/HI_reg[31]_i_150/CO[3]
                         net (fo=1, unplaced)         0.000   117.712    sccpu/div/HI_reg[31]_i_150_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_145/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.829 r  sccpu/div/HI_reg[31]_i_145/CO[3]
                         net (fo=1, unplaced)         0.000   117.829    sccpu/div/HI_reg[31]_i_145_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_140/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   117.946 r  sccpu/div/HI_reg[31]_i_140/CO[3]
                         net (fo=1, unplaced)         0.000   117.946    sccpu/div/HI_reg[31]_i_140_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_135/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.063 r  sccpu/div/HI_reg[31]_i_135/CO[3]
                         net (fo=1, unplaced)         0.000   118.063    sccpu/div/HI_reg[31]_i_135_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_132/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.180 r  sccpu/div/HI_reg[31]_i_132/CO[3]
                         net (fo=1, unplaced)         0.000   118.180    sccpu/div/HI_reg[31]_i_132_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_131/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   118.359 r  sccpu/div/HI_reg[31]_i_131/CO[1]
                         net (fo=35, unplaced)        0.599   118.958    sccpu/div/HI_reg[31]_i_131_n_3
                                                                      r  sccpu/div/HI_reg[27]_i_37/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   119.761 r  sccpu/div/HI_reg[27]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   119.761    sccpu/div/HI_reg[27]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.878 r  sccpu/div/HI_reg[30]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000   119.878    sccpu/div/HI_reg[30]_i_29_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_126/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.995 r  sccpu/div/HI_reg[31]_i_126/CO[3]
                         net (fo=1, unplaced)         0.000   119.995    sccpu/div/HI_reg[31]_i_126_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_121/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.112 r  sccpu/div/HI_reg[31]_i_121/CO[3]
                         net (fo=1, unplaced)         0.000   120.112    sccpu/div/HI_reg[31]_i_121_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_116/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.229 r  sccpu/div/HI_reg[31]_i_116/CO[3]
                         net (fo=1, unplaced)         0.000   120.229    sccpu/div/HI_reg[31]_i_116_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_111/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.346 r  sccpu/div/HI_reg[31]_i_111/CO[3]
                         net (fo=1, unplaced)         0.000   120.346    sccpu/div/HI_reg[31]_i_111_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_106/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.463 r  sccpu/div/HI_reg[31]_i_106/CO[3]
                         net (fo=1, unplaced)         0.000   120.463    sccpu/div/HI_reg[31]_i_106_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_103/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.580 r  sccpu/div/HI_reg[31]_i_103/CO[3]
                         net (fo=1, unplaced)         0.000   120.580    sccpu/div/HI_reg[31]_i_103_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_102/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   120.759 r  sccpu/div/HI_reg[31]_i_102/CO[1]
                         net (fo=35, unplaced)        0.599   121.358    sccpu/div/HI_reg[31]_i_102_n_3
                                                                      r  sccpu/div/HI_reg[23]_i_30/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   122.161 r  sccpu/div/HI_reg[23]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000   122.161    sccpu/div/HI_reg[23]_i_30_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_32/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.278 r  sccpu/div/HI_reg[27]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000   122.278    sccpu/div/HI_reg[27]_i_32_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_24/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.395 r  sccpu/div/HI_reg[30]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000   122.395    sccpu/div/HI_reg[30]_i_24_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_97/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.512 r  sccpu/div/HI_reg[31]_i_97/CO[3]
                         net (fo=1, unplaced)         0.000   122.512    sccpu/div/HI_reg[31]_i_97_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_92/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.629 r  sccpu/div/HI_reg[31]_i_92/CO[3]
                         net (fo=1, unplaced)         0.000   122.629    sccpu/div/HI_reg[31]_i_92_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.746 r  sccpu/div/HI_reg[31]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000   122.746    sccpu/div/HI_reg[31]_i_87_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_82/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.863 r  sccpu/div/HI_reg[31]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000   122.863    sccpu/div/HI_reg[31]_i_82_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_79/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.980 r  sccpu/div/HI_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000   122.980    sccpu/div/HI_reg[31]_i_79_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   123.159 r  sccpu/div/HI_reg[31]_i_78/CO[1]
                         net (fo=35, unplaced)        0.599   123.758    sccpu/div/HI_reg[31]_i_78_n_3
                                                                      r  sccpu/div/HI_reg[18]_i_19/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   124.561 r  sccpu/div/HI_reg[18]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.561    sccpu/div/HI_reg[18]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_25/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.678 r  sccpu/div/HI_reg[23]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000   124.678    sccpu/div/HI_reg[23]_i_25_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_27/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.795 r  sccpu/div/HI_reg[27]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000   124.795    sccpu/div/HI_reg[27]_i_27_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.912 r  sccpu/div/HI_reg[30]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000   124.912    sccpu/div/HI_reg[30]_i_19_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.029 r  sccpu/div/HI_reg[31]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000   125.029    sccpu/div/HI_reg[31]_i_73_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_68/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.146 r  sccpu/div/HI_reg[31]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000   125.146    sccpu/div/HI_reg[31]_i_68_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.263 r  sccpu/div/HI_reg[31]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000   125.263    sccpu/div/HI_reg[31]_i_63_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_60/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.380 r  sccpu/div/HI_reg[31]_i_60/CO[3]
                         net (fo=1, unplaced)         0.000   125.380    sccpu/div/HI_reg[31]_i_60_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   125.559 r  sccpu/div/HI_reg[31]_i_59/CO[1]
                         net (fo=35, unplaced)        0.599   126.158    sccpu/div/HI_reg[31]_i_59_n_3
                                                                      r  sccpu/div/HI_reg[15]_i_20/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   126.961 r  sccpu/div/HI_reg[15]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   126.961    sccpu/div/HI_reg[15]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.078 r  sccpu/div/HI_reg[18]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.078    sccpu/div/HI_reg[18]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.195 r  sccpu/div/HI_reg[23]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000   127.195    sccpu/div/HI_reg[23]_i_20_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.312 r  sccpu/div/HI_reg[27]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000   127.312    sccpu/div/HI_reg[27]_i_22_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.429 r  sccpu/div/HI_reg[30]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000   127.429    sccpu/div/HI_reg[30]_i_14_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_54/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.546 r  sccpu/div/HI_reg[31]_i_54/CO[3]
                         net (fo=1, unplaced)         0.000   127.546    sccpu/div/HI_reg[31]_i_54_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_49/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.663 r  sccpu/div/HI_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000   127.663    sccpu/div/HI_reg[31]_i_49_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_46/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.780 r  sccpu/div/HI_reg[31]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000   127.780    sccpu/div/HI_reg[31]_i_46_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_45/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   127.959 r  sccpu/div/HI_reg[31]_i_45/CO[1]
                         net (fo=35, unplaced)        0.599   128.558    sccpu/div/HI_reg[31]_i_45_n_3
                                                                      r  sccpu/div/HI_reg[11]_i_15/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   129.361 r  sccpu/div/HI_reg[11]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.361    sccpu/div/HI_reg[11]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.478 r  sccpu/div/HI_reg[15]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.478    sccpu/div/HI_reg[15]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.595 r  sccpu/div/HI_reg[18]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.595    sccpu/div/HI_reg[18]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_15/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.712 r  sccpu/div/HI_reg[23]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000   129.712    sccpu/div/HI_reg[23]_i_15_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_16/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.829 r  sccpu/div/HI_reg[27]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000   129.829    sccpu/div/HI_reg[27]_i_16_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_9/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.946 r  sccpu/div/HI_reg[30]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000   129.946    sccpu/div/HI_reg[30]_i_9_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_37/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.063 r  sccpu/div/HI_reg[31]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000   130.063    sccpu/div/HI_reg[31]_i_37_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_34/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   130.180 r  sccpu/div/HI_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000   130.180    sccpu/div/HI_reg[31]_i_34_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   130.359 r  sccpu/div/HI_reg[31]_i_33/CO[1]
                         net (fo=35, unplaced)        0.599   130.958    sccpu/div/HI_reg[31]_i_33_n_3
                                                                      r  sccpu/div/HI_reg[7]_i_10/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   131.761 r  sccpu/div/HI_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.761    sccpu/div/HI_reg[7]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.878 r  sccpu/div/HI_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.878    sccpu/div/HI_reg[11]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[15]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.995 r  sccpu/div/HI_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   131.995    sccpu/div/HI_reg[15]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[18]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.112 r  sccpu/div/HI_reg[18]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.112    sccpu/div/HI_reg[18]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[23]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.229 r  sccpu/div/HI_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.229    sccpu/div/HI_reg[23]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[27]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.346 r  sccpu/div/HI_reg[27]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000   132.346    sccpu/div/HI_reg[27]_i_10_n_1
                                                                      r  sccpu/div/HI_reg[30]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.463 r  sccpu/div/HI_reg[30]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000   132.463    sccpu/div/HI_reg[30]_i_4_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_23/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.580 r  sccpu/div/HI_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000   132.580    sccpu/div/HI_reg[31]_i_23_n_1
                                                                      r  sccpu/div/HI_reg[31]_i_22/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179   132.759 r  sccpu/div/HI_reg[31]_i_22/CO[1]
                         net (fo=35, unplaced)        0.599   133.358    sccpu/div/HI_reg[31]_i_22_n_3
                                                                      r  sccpu/div/HI_reg[3]_i_8/CYINIT
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803   134.161 r  sccpu/div/HI_reg[3]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.161    sccpu/div/HI_reg[3]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[7]_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   134.278 r  sccpu/div/HI_reg[7]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000   134.278    sccpu/div/HI_reg[7]_i_8_n_1
                                                                      r  sccpu/div/HI_reg[11]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337   134.615 f  sccpu/div/HI_reg[11]_i_8/O[1]
                         net (fo=6, unplaced)         0.643   135.258    sccpu/div/HI_reg[11][1]
                                                                      f  sccpu/div/HI[17]_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.306   135.564 r  sccpu/div/HI[17]_i_7/O
                         net (fo=1, unplaced)         0.732   136.296    sccpu/div/HI[17]_i_7_n_1
                                                                      r  sccpu/div/HI[17]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   136.420 r  sccpu/div/HI[17]_i_5/O
                         net (fo=3, unplaced)         0.683   137.103    sccpu/div/HI[17]_i_5_n_1
                                                                      r  sccpu/div/HI[20]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124   137.227 f  sccpu/div/HI[20]_i_7/O
                         net (fo=2, unplaced)         0.743   137.970    sccpu/div/HI[20]_i_7_n_1
                                                                      f  sccpu/div/HI[20]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124   138.094 f  sccpu/div/HI[20]_i_3/O
                         net (fo=7, unplaced)         0.484   138.578    sccpu/div/HI[20]_i_3_n_1
                                                                      f  sccpu/div/HI[21]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.116   138.694 r  sccpu/div/HI[21]_i_3/O
                         net (fo=1, unplaced)         0.449   139.143    sccpu/div/HI[21]_i_3_n_1
                                                                      r  sccpu/div/HI[21]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124   139.267 r  sccpu/div/HI[21]_i_2/O
                         net (fo=1, unplaced)         0.449   139.716    sccpu/MUX_HI/div_r[8]
                                                                      r  sccpu/MUX_HI/HI[21]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124   139.840 r  sccpu/MUX_HI/HI[21]_i_1/O
                         net (fo=1, unplaced)         0.000   139.840    sccpu/hi_lo/D[21]
                         FDCE                                         r  sccpu/hi_lo/HI_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)   150.000   150.000 f  
                                                      0.000   150.000 f  clk_in (IN)
                         net (fo=0)                   0.000   150.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   150.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763   151.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091   151.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439   152.131    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.179   152.309    
                         clock uncertainty           -0.035   152.274    
                         FDCE (Setup_fdce_C_D)        0.047   152.321    sccpu/hi_lo/HI_reg[21]
  -------------------------------------------------------------------
                         required time                        152.321    
                         arrival time                        -139.840    
  -------------------------------------------------------------------
                         slack                                 12.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][27]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][22]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.250ns (46.697%)  route 0.285ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][27]/Q
                         net (fo=2, unplaced)         0.285    51.116    sccpu/cp0/cp0_reg_reg_n_1_[12][27]
                                                                      r  sccpu/cp0/cp0_reg[12][22]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.214 r  sccpu/cp0/cp0_reg[12][22]_i_1/O
                         net (fo=1, unplaced)         0.000    51.214    sccpu/cp0/cp0_reg[12][22]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][22]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][22]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][28]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.250ns (46.697%)  route 0.285ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][28]/Q
                         net (fo=2, unplaced)         0.285    51.116    sccpu/cp0/cp0_reg_reg_n_1_[12][28]
                                                                      r  sccpu/cp0/cp0_reg[12][23]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.214 r  sccpu/cp0/cp0_reg[12][23]_i_1/O
                         net (fo=1, unplaced)         0.000    51.214    sccpu/cp0/cp0_reg[12][23]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][23]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][23]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][29]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][24]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.250ns (46.697%)  route 0.285ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][29]/Q
                         net (fo=2, unplaced)         0.285    51.116    sccpu/cp0/cp0_reg_reg_n_1_[12][29]
                                                                      r  sccpu/cp0/cp0_reg[12][24]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.214 r  sccpu/cp0/cp0_reg[12][24]_i_1/O
                         net (fo=1, unplaced)         0.000    51.214    sccpu/cp0/cp0_reg[12][24]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][24]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][24]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][30]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][25]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.250ns (46.697%)  route 0.285ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][30]/Q
                         net (fo=2, unplaced)         0.285    51.116    sccpu/cp0/cp0_reg_reg_n_1_[12][30]
                                                                      r  sccpu/cp0/cp0_reg[12][25]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.214 r  sccpu/cp0/cp0_reg[12][25]_i_1/O
                         net (fo=1, unplaced)         0.000    51.214    sccpu/cp0/cp0_reg[12][25]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][25]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][25]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][31]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][26]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.535ns  (logic 0.250ns (46.697%)  route 0.285ns (53.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][31]/Q
                         net (fo=2, unplaced)         0.285    51.116    sccpu/cp0/cp0_reg_reg_n_1_[12][31]
                                                                      r  sccpu/cp0/cp0_reg[12][26]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.214 r  sccpu/cp0/cp0_reg[12][26]_i_1/O
                         net (fo=1, unplaced)         0.000    51.214    sccpu/cp0/cp0_reg[12][26]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][26]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][26]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.214    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][5]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][5]/Q
                         net (fo=3, unplaced)         0.288    51.119    sccpu/cpu_ref/Q[0]
                                                                      r  sccpu/cpu_ref/cp0_reg[12][0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098    51.217 r  sccpu/cpu_ref/cp0_reg[12][0]_i_1/O
                         net (fo=1, unplaced)         0.000    51.217    sccpu/cp0/cp0_reg_reg[12][26]_0[0]
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][0]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][15]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][10]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][15]/Q
                         net (fo=3, unplaced)         0.288    51.119    sccpu/cp0/cp0_reg_reg_n_1_[12][15]
                                                                      r  sccpu/cp0/cp0_reg[12][10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.217 r  sccpu/cp0/cp0_reg[12][10]_i_1/O
                         net (fo=1, unplaced)         0.000    51.217    sccpu/cp0/cp0_reg[12][10]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][10]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][10]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][16]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][11]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][16]/Q
                         net (fo=3, unplaced)         0.288    51.119    sccpu/cp0/cp0_reg_reg_n_1_[12][16]
                                                                      r  sccpu/cp0/cp0_reg[12][11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.217 r  sccpu/cp0/cp0_reg[12][11]_i_1/O
                         net (fo=1, unplaced)         0.000    51.217    sccpu/cp0/cp0_reg[12][11]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][11]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][11]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][17]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][12]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][17]/Q
                         net (fo=3, unplaced)         0.288    51.119    sccpu/cp0/cp0_reg_reg_n_1_[12][17]
                                                                      r  sccpu/cp0/cp0_reg[12][12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.217 r  sccpu/cp0/cp0_reg[12][12]_i_1/O
                         net (fo=1, unplaced)         0.000    51.217    sccpu/cp0/cp0_reg[12][12]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][12]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][12]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.217    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 sccpu/cp0/cp0_reg_reg[12][18]/C
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cp0/cp0_reg_reg[12][13]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in fall@50.000ns - clk_in fall@50.000ns)
  Data Path Delay:        0.538ns  (logic 0.250ns (46.441%)  route 0.288ns (53.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 51.033 - 50.000 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 50.679 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152    50.831 r  sccpu/cp0/cp0_reg_reg[12][18]/Q
                         net (fo=3, unplaced)         0.288    51.119    sccpu/cp0/cp0_reg_reg_n_1_[12][18]
                                                                      r  sccpu/cp0/cp0_reg[12][13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    51.217 r  sccpu/cp0/cp0_reg[12][13]_i_1/O
                         net (fo=1, unplaced)         0.000    51.217    sccpu/cp0/cp0_reg[12][13]_i_1_n_1
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cp0/CLK
                         FDRE                                         r  sccpu/cp0/cp0_reg_reg[12][13]/C  (IS_INVERTED)
                         clock pessimism             -0.210    50.824    
                         FDRE (Hold_fdre_C_D)         0.106    50.930    sccpu/cp0/cp0_reg_reg[12][13]
  -------------------------------------------------------------------
                         required time                        -50.930    
                         arrival time                          51.217    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845               clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000               sccpu/pc/pc_reg_reg[17]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       48.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.757ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/pc/pc_reg_reg[22]/PRE
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/pc/SR[0]
                         FDPE                                         f  sccpu/pc/pc_reg_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDPE                                         r  sccpu/pc/pc_reg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDPE (Recov_fdpe_C_PRE)     -0.141    50.502    sccpu/pc/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         50.502    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.757    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[0]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[0]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[10]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[10]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[11]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[11]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[12]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[12]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[13]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[13]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[14]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[14]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[15]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[15]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[16]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[16]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    

Slack (MET) :             48.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[17]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            50.000ns  (clk_in fall@50.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.389ns (52.197%)  route 0.356ns (47.803%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 50.679 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 f  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     1.389 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.356     1.745    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    50.679    
                         clock uncertainty           -0.035    50.643    
                         FDCE (Recov_fdce_C_CLR)     -0.115    50.528    sccpu/hi_lo/HI_reg[17]
  -------------------------------------------------------------------
                         required time                         50.528    
                         arrival time                          -1.745    
  -------------------------------------------------------------------
                         slack                                 48.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[0]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[0]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[10]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[10]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[11]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[11]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[12]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[12]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[13]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[13]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[14]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[14]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[15]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[15]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[16]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[16]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[17]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[17]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    

Slack (MET) :             50.300ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/hi_lo/HI_reg[18]/CLR
                            (removal check against rising-edge clock clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -50.000ns  (clk_in fall@50.000ns - clk_in rise@100.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 52.454 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)   100.000   100.000 r  
                         input delay                  1.000   101.000    
                                                      0.000   101.000 f  reset (IN)
                         net (fo=0)                   0.000   101.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838   101.838 f  reset_IBUF_inst/O
                         net (fo=2112, unplaced)      0.763   102.601    sccpu/hi_lo/SR[0]
                         FDCE                                         f  sccpu/hi_lo/HI_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/hi_lo/CLK
                         FDCE                                         r  sccpu/hi_lo/HI_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000    52.454    
                         clock uncertainty            0.035    52.490    
                         FDCE (Remov_fdce_C_CLR)     -0.189    52.301    sccpu/hi_lo/HI_reg[18]
  -------------------------------------------------------------------
                         required time                        -52.301    
                         arrival time                         102.601    
  -------------------------------------------------------------------
                         slack                                 50.300    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_in
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.250ns  (logic 4.031ns (28.288%)  route 10.219ns (71.712%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.502    64.296    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[6]_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    64.420 f  imem/ans_reg[6]_i_12/O
                         net (fo=3, unplaced)         0.750    65.170    imem/ans_reg[6]_i_12_n_1
                                                                      f  imem/ans_reg[4]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.294 f  imem/ans_reg[4]_i_8/O
                         net (fo=2, unplaced)         0.743    66.037    imem/ans_reg[4]_i_8_n_1
                                                                      f  imem/ans_reg[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    66.161 f  imem/ans_reg[4]_i_4/O
                         net (fo=1, unplaced)         0.419    66.580    imem/ans_reg[4]_i_4_n_1
                                                                      f  imem/ans_reg[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    66.704 r  imem/ans_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000    66.704    sccpu/alu/D[4]
                         LDCE                                         r  sccpu/alu/ans_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.244ns  (logic 4.278ns (30.034%)  route 9.966ns (69.966%))
  Logic Levels:           22  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.502    64.296    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[6]_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    64.420 f  imem/ans_reg[6]_i_12/O
                         net (fo=3, unplaced)         0.750    65.170    imem/ans_reg[6]_i_12_n_1
                                                                      f  imem/ans_reg[4]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.294 f  imem/ans_reg[4]_i_8/O
                         net (fo=2, unplaced)         0.460    65.754    imem/ans_reg[4]_i_8_n_1
                                                                      f  imem/ans_reg[5]_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    65.878 r  imem/ans_reg[5]_i_7/O
                         net (fo=1, unplaced)         0.449    66.327    imem/ans_reg[5]_i_7_n_1
                                                                      r  imem/ans_reg[5]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    66.451 r  imem/ans_reg[5]_i_3/O
                         net (fo=1, unplaced)         0.000    66.451    imem/ans_reg[5]_i_3_n_1
                                                                      r  imem/ans_reg[5]_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    66.698 r  imem/ans_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000    66.698    sccpu/alu/D[5]
                         LDCE                                         r  sccpu/alu/ans_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.150ns  (logic 4.452ns (31.463%)  route 9.698ns (68.537%))
  Logic Levels:           22  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=6 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[26]_i_17/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.450 f  imem/ans_reg[26]_i_17/O
                         net (fo=1, unplaced)         0.000    64.450    imem/ans_reg[26]_i_17_n_1
                                                                      f  imem/ans_reg[26]_i_8/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    64.697 f  imem/ans_reg[26]_i_8/O
                         net (fo=2, unplaced)         0.463    65.160    imem/ans_reg[26]_i_8_n_1
                                                                      f  imem/ans_reg[27]_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.298    65.458 f  imem/ans_reg[27]_i_6/O
                         net (fo=1, unplaced)         0.449    65.907    imem/ans_reg[27]_i_6_n_1
                                                                      f  imem/ans_reg[27]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    66.031 r  imem/ans_reg[27]_i_2/O
                         net (fo=1, unplaced)         0.449    66.480    imem/ans_reg[27]_i_2_n_1
                                                                      r  imem/ans_reg[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    66.604 r  imem/ans_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    66.604    sccpu/alu/D[27]
                         LDCE                                         r  sccpu/alu/ans_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.100ns  (logic 4.031ns (28.589%)  route 10.069ns (71.411%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 r  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.622    61.722    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      r  sccpu/alu/ans_reg[6]_i_28/I3
                         LUT4 (Prop_lut4_I3_O)        0.306    62.028 r  sccpu/alu/ans_reg[6]_i_28/O
                         net (fo=1, unplaced)         0.964    62.992    sccpu/alu/ans_reg[6]_i_28_n_1
                                                                      r  sccpu/alu/ans_reg[6]_i_25/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    63.116 r  sccpu/alu/ans_reg[6]_i_25/O
                         net (fo=23, unplaced)        0.512    63.628    imem/pc_reg_reg[28]_1
                                                                      r  imem/ans_reg[3]_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    63.752 f  imem/ans_reg[3]_i_20/O
                         net (fo=1, unplaced)         0.732    64.484    imem/ans_reg[3]_i_20_n_1
                                                                      f  imem/ans_reg[3]_i_14/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    64.608 r  imem/ans_reg[3]_i_14/O
                         net (fo=1, unplaced)         0.449    65.057    imem/ans_reg[3]_i_14_n_1
                                                                      r  imem/ans_reg[3]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.181 r  imem/ans_reg[3]_i_8/O
                         net (fo=2, unplaced)         0.676    65.857    imem/ans_reg[3]_i_8_n_1
                                                                      r  imem/ans_reg[2]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    65.981 f  imem/ans_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.449    66.430    imem/ans_reg[2]_i_4_n_1
                                                                      f  imem/ans_reg[2]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    66.554 r  imem/ans_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000    66.554    sccpu/alu/D[2]
                         LDCE                                         r  sccpu/alu/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.050ns  (logic 4.023ns (28.633%)  route 10.027ns (71.367%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[30]_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    64.442 r  imem/ans_reg[30]_i_13/O
                         net (fo=20, unplaced)        0.509    64.951    imem/ans_reg[30]_i_13_n_1
                                                                      r  imem/ans_reg[6]_i_9/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    65.075 f  imem/ans_reg[6]_i_9/O
                         net (fo=1, unplaced)         0.449    65.524    imem/ans_reg[6]_i_9_n_1
                                                                      f  imem/ans_reg[6]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    65.648 r  imem/ans_reg[6]_i_2/O
                         net (fo=1, unplaced)         0.732    66.380    imem/ans_reg[6]_i_2_n_1
                                                                      r  imem/ans_reg[6]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    66.504 r  imem/ans_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000    66.504    sccpu/alu/D[6]
                         LDCE                                         r  sccpu/alu/ans_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.033ns  (logic 4.031ns (28.725%)  route 10.002ns (71.275%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[14]_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    64.450 f  imem/ans_reg[14]_i_15/O
                         net (fo=4, unplaced)         0.756    65.206    imem/ans_reg[14]_i_15_n_1
                                                                      f  imem/ans_reg[12]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.330 f  imem/ans_reg[12]_i_7/O
                         net (fo=2, unplaced)         0.460    65.790    imem/ans_reg[12]_i_7_n_1
                                                                      f  imem/ans_reg[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.914 r  imem/ans_reg[11]_i_5/O
                         net (fo=1, unplaced)         0.449    66.363    imem/ans_reg[11]_i_5_n_1
                                                                      r  imem/ans_reg[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    66.487 r  imem/ans_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000    66.487    sccpu/alu/D[11]
                         LDCE                                         r  sccpu/alu/ans_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.033ns  (logic 4.031ns (28.725%)  route 10.002ns (71.275%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[14]_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    64.450 f  imem/ans_reg[14]_i_15/O
                         net (fo=4, unplaced)         0.756    65.206    imem/ans_reg[14]_i_15_n_1
                                                                      f  imem/ans_reg[12]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.330 f  imem/ans_reg[12]_i_7/O
                         net (fo=2, unplaced)         0.460    65.790    imem/ans_reg[12]_i_7_n_1
                                                                      f  imem/ans_reg[12]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    65.914 r  imem/ans_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.449    66.363    imem/ans_reg[12]_i_4_n_1
                                                                      r  imem/ans_reg[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    66.487 r  imem/ans_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000    66.487    sccpu/alu/D[12]
                         LDCE                                         r  sccpu/alu/ans_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.033ns  (logic 4.031ns (28.725%)  route 10.002ns (71.275%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[15]_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.450 f  imem/ans_reg[15]_i_15/O
                         net (fo=4, unplaced)         0.756    65.206    imem/ans_reg[15]_i_15_n_1
                                                                      f  imem/ans_reg[13]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.330 f  imem/ans_reg[13]_i_7/O
                         net (fo=2, unplaced)         0.460    65.790    imem/ans_reg[13]_i_7_n_1
                                                                      f  imem/ans_reg[13]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.914 r  imem/ans_reg[13]_i_2/O
                         net (fo=1, unplaced)         0.449    66.363    imem/ans_reg[13]_i_2_n_1
                                                                      r  imem/ans_reg[13]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    66.487 r  imem/ans_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000    66.487    sccpu/alu/D[13]
                         LDCE                                         r  sccpu/alu/ans_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.033ns  (logic 4.031ns (28.725%)  route 10.002ns (71.275%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[16]_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.450 f  imem/ans_reg[16]_i_14/O
                         net (fo=4, unplaced)         0.756    65.206    imem/ans_reg[16]_i_14_n_1
                                                                      f  imem/ans_reg[14]_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.330 f  imem/ans_reg[14]_i_10/O
                         net (fo=2, unplaced)         0.460    65.790    imem/ans_reg[14]_i_10_n_1
                                                                      f  imem/ans_reg[14]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    65.914 f  imem/ans_reg[14]_i_4/O
                         net (fo=1, unplaced)         0.449    66.363    imem/ans_reg[14]_i_4_n_1
                                                                      f  imem/ans_reg[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    66.487 r  imem/ans_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000    66.487    sccpu/alu/D[14]
                         LDCE                                         r  sccpu/alu/ans_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.033ns  (logic 4.031ns (28.725%)  route 10.002ns (71.275%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481    52.935 r  sccpu/pc/pc_reg_reg[2]/Q
                         net (fo=372, unplaced)       1.098    54.033    imem/IM/U0/a[0]
                                                                      r  imem/IM/U0/g19_b3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.328 f  imem/IM/U0/g19_b3/O
                         net (fo=1, unplaced)         0.732    55.060    imem/IM/U0/g19_b3_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.184 f  imem/IM/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449    55.633    imem/IM/U0/spo[3]_INST_0_i_4_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.757 f  imem/IM/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.732    56.489    imem/IM/U0/spo[3]_INST_0_i_1_n_0
                                                                      f  imem/IM/U0/spo[3]_INST_0/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    56.613 f  imem/IM/U0/spo[3]_INST_0/O
                         net (fo=47, unplaced)        0.530    57.143    imem/spo[3]
                                                                      f  imem/ans_reg[29]_i_31/I1
                         LUT2 (Prop_lut2_I1_O)        0.116    57.259 r  imem/ans_reg[29]_i_31/O
                         net (fo=1, unplaced)         0.665    57.924    imem/ans_reg[29]_i_31_n_1
                                                                      r  imem/ans_reg[29]_i_16/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    58.048 r  imem/ans_reg[29]_i_16/O
                         net (fo=4, unplaced)         0.473    58.521    imem/sccpu/Srav
                                                                      r  imem/ans_reg[6]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    58.645 r  imem/ans_reg[6]_i_13/O
                         net (fo=5, unplaced)         0.447    59.092    sccpu/MUX_A/ext51
                                                                      r  sccpu/MUX_A/ans_reg[31]_i_14/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    59.216 f  sccpu/MUX_A/ans_reg[31]_i_14/O
                         net (fo=67, unplaced)        0.539    59.755    imem/A[2]
                                                                      f  imem/ans_reg[7]_i_19/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.879 r  imem/ans_reg[7]_i_19/O
                         net (fo=1, unplaced)         0.000    59.879    imem/ans_reg[7]_i_19_n_1
                                                                      r  imem/ans_reg[7]_i_13/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.412 r  imem/ans_reg[7]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    60.412    imem/ans_reg[7]_i_13_n_1
                                                                      r  imem/ans_reg[32]_i_61/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.529 r  imem/ans_reg[32]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    60.529    imem/ans_reg[32]_i_61_n_1
                                                                      r  imem/ans_reg[32]_i_78/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.646 r  imem/ans_reg[32]_i_78/CO[3]
                         net (fo=1, unplaced)         0.000    60.646    imem/ans_reg[32]_i_78_n_1
                                                                      r  imem/ans_reg[32]_i_59/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.763 r  imem/ans_reg[32]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    60.763    imem/ans_reg[32]_i_59_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.100 f  imem/ans_reg[32]_i_87/O[1]
                         net (fo=2, unplaced)         0.728    61.828    sccpu/alu/pc_reg_reg[31]_0[13]
                                                                      f  sccpu/alu/ans_reg[32]_i_60/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.134 f  sccpu/alu/ans_reg[32]_i_60/O
                         net (fo=2, unplaced)         0.460    62.594    sccpu/alu/ans_reg[32]_i_60_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.718 f  sccpu/alu/ans_reg[32]_i_39/O
                         net (fo=2, unplaced)         0.952    63.670    sccpu/alu/array_reg_reg[1][5]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.794 r  sccpu/alu/ans_reg[32]_i_18/O
                         net (fo=51, unplaced)        0.532    64.326    imem/pc_reg_reg[31]
                                                                      r  imem/ans_reg[17]_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.450 f  imem/ans_reg[17]_i_14/O
                         net (fo=4, unplaced)         0.756    65.206    imem/ans_reg[17]_i_14_n_1
                                                                      f  imem/ans_reg[15]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.330 f  imem/ans_reg[15]_i_9/O
                         net (fo=2, unplaced)         0.460    65.790    imem/ans_reg[15]_i_9_n_1
                                                                      f  imem/ans_reg[15]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    65.914 f  imem/ans_reg[15]_i_5/O
                         net (fo=1, unplaced)         0.449    66.363    imem/ans_reg[15]_i_5_n_1
                                                                      f  imem/ans_reg[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    66.487 r  imem/ans_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000    66.487    sccpu/alu/D[15]
                         LDCE                                         r  sccpu/alu/ans_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.368ns (36.361%)  route 0.644ns (63.639%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[5]/Q
                         net (fo=372, unplaced)       0.337    51.167    sccpu/MUX_A/pc_OBUF[4]
                                                                      f  sccpu/MUX_A/ans_reg[32]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.265 r  sccpu/MUX_A/ans_reg[32]_i_10/O
                         net (fo=24, unplaced)        0.307    51.573    imem/pc_reg_reg[5]
                                                                      r  imem/ans_reg[5]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.045    51.618 r  imem/ans_reg[5]_i_2/O
                         net (fo=1, unplaced)         0.000    51.618    imem/ans_reg[5]_i_2_n_1
                                                                      r  imem/ans_reg[5]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073    51.691 r  imem/ans_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000    51.691    sccpu/alu/D[5]
                         LDCE                                         r  sccpu/alu/ans_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.340ns (29.605%)  route 0.808ns (70.396%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[8]/Q
                         net (fo=199, unplaced)       0.330    51.161    sccpu/MUX_A/pc_OBUF[7]
                                                                      f  sccpu/MUX_A/ans_reg[8]_i_17/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.259 r  sccpu/MUX_A/ans_reg[8]_i_17/O
                         net (fo=14, unplaced)        0.198    51.457    imem/pc_reg_reg[8]
                                                                      r  imem/ans_reg[8]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.045    51.502 r  imem/ans_reg[8]_i_6/O
                         net (fo=1, unplaced)         0.280    51.782    imem/ans_reg[8]_i_6_n_1
                                                                      r  imem/ans_reg[8]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045    51.827 r  imem/ans_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000    51.827    sccpu/alu/D[8]
                         LDCE                                         r  sccpu/alu/ans_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.161ns  (logic 0.340ns (29.293%)  route 0.821ns (70.708%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[5]/Q
                         net (fo=372, unplaced)       0.337    51.167    sccpu/MUX_A/pc_OBUF[4]
                                                                      f  sccpu/MUX_A/ans_reg[32]_i_10/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.265 r  sccpu/MUX_A/ans_reg[32]_i_10/O
                         net (fo=24, unplaced)        0.307    51.573    imem/pc_reg_reg[5]
                                                                      r  imem/ans_reg[23]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.045    51.618 r  imem/ans_reg[23]_i_4/O
                         net (fo=1, unplaced)         0.177    51.794    imem/ans_reg[23]_i_4_n_1
                                                                      r  imem/ans_reg[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045    51.839 r  imem/ans_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000    51.839    sccpu/alu/D[23]
                         LDCE                                         r  sccpu/alu/ans_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.295ns (25.322%)  route 0.870ns (74.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 r  sccpu/pc/pc_reg_reg[0]/Q
                         net (fo=4, unplaced)         0.417    51.247    sccpu/MUX_A/pc_reg_reg[0]
                                                                      r  sccpu/MUX_A/ans_reg[6]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.098    51.345 r  sccpu/MUX_A/ans_reg[6]_i_5/O
                         net (fo=156, unplaced)       0.453    51.799    imem/A[0]
                                                                      r  imem/ans_reg[6]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045    51.844 r  imem/ans_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000    51.844    sccpu/alu/D[6]
                         LDCE                                         r  sccpu/alu/ans_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[30]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.385ns (31.265%)  route 0.846ns (68.735%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[30]/Q
                         net (fo=6, unplaced)         0.294    51.125    sccpu/MUX_A/pc_OBUF[29]
                                                                      f  sccpu/MUX_A/ans_reg[30]_i_17/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.223 r  sccpu/MUX_A/ans_reg[30]_i_17/O
                         net (fo=15, unplaced)        0.199    51.422    imem/pc_reg_reg[30]
                                                                      r  imem/ans_reg[30]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.045    51.467 r  imem/ans_reg[30]_i_8/O
                         net (fo=1, unplaced)         0.177    51.643    imem/ans_reg[30]_i_8_n_1
                                                                      r  imem/ans_reg[30]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.045    51.688 r  imem/ans_reg[30]_i_2/O
                         net (fo=1, unplaced)         0.177    51.865    imem/ans_reg[30]_i_2_n_1
                                                                      r  imem/ans_reg[30]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045    51.910 r  imem/ans_reg[30]_i_1/O
                         net (fo=1, unplaced)         0.000    51.910    sccpu/alu/D[30]
                         LDCE                                         r  sccpu/alu/ans_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.340ns (27.393%)  route 0.901ns (72.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[19]/Q
                         net (fo=4, unplaced)         0.291    51.121    sccpu/MUX_A/pc_OBUF[18]
                                                                      f  sccpu/MUX_A/ans_reg[19]_i_7/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.219 r  sccpu/MUX_A/ans_reg[19]_i_7/O
                         net (fo=14, unplaced)        0.302    51.521    imem/pc_reg_reg[19]
                                                                      r  imem/ans_reg[19]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.045    51.566 r  imem/ans_reg[19]_i_2/O
                         net (fo=1, unplaced)         0.309    51.875    imem/ans_reg[19]_i_2_n_1
                                                                      r  imem/ans_reg[19]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045    51.920 r  imem/ans_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000    51.920    sccpu/alu/D[19]
                         LDCE                                         r  sccpu/alu/ans_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.340ns (27.393%)  route 0.901ns (72.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[20]/Q
                         net (fo=4, unplaced)         0.291    51.121    sccpu/MUX_A/pc_OBUF[19]
                                                                      f  sccpu/MUX_A/ans_reg[20]_i_12/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.219 r  sccpu/MUX_A/ans_reg[20]_i_12/O
                         net (fo=14, unplaced)        0.302    51.521    imem/pc_reg_reg[20]
                                                                      r  imem/ans_reg[20]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.045    51.566 r  imem/ans_reg[20]_i_5/O
                         net (fo=1, unplaced)         0.309    51.875    imem/ans_reg[20]_i_5_n_1
                                                                      r  imem/ans_reg[20]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045    51.920 r  imem/ans_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000    51.920    sccpu/alu/D[20]
                         LDCE                                         r  sccpu/alu/ans_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.340ns (27.393%)  route 0.901ns (72.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[21]/Q
                         net (fo=4, unplaced)         0.291    51.121    sccpu/MUX_A/pc_OBUF[20]
                                                                      f  sccpu/MUX_A/ans_reg[21]_i_12/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.219 r  sccpu/MUX_A/ans_reg[21]_i_12/O
                         net (fo=14, unplaced)        0.302    51.521    imem/pc_reg_reg[21]
                                                                      r  imem/ans_reg[21]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.045    51.566 r  imem/ans_reg[21]_i_5/O
                         net (fo=1, unplaced)         0.309    51.875    imem/ans_reg[21]_i_5_n_1
                                                                      r  imem/ans_reg[21]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045    51.920 r  imem/ans_reg[21]_i_1/O
                         net (fo=1, unplaced)         0.000    51.920    sccpu/alu/D[21]
                         LDCE                                         r  sccpu/alu/ans_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.241ns  (logic 0.340ns (27.393%)  route 0.901ns (72.607%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[26]/Q
                         net (fo=4, unplaced)         0.291    51.121    sccpu/MUX_A/pc_OBUF[25]
                                                                      f  sccpu/MUX_A/ans_reg[26]_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.219 r  sccpu/MUX_A/ans_reg[26]_i_13/O
                         net (fo=14, unplaced)        0.302    51.521    imem/pc_reg_reg[26]
                                                                      r  imem/ans_reg[26]_i_5/I3
                         LUT6 (Prop_lut6_I3_O)        0.045    51.566 r  imem/ans_reg[26]_i_5/O
                         net (fo=1, unplaced)         0.309    51.875    imem/ans_reg[26]_i_5_n_1
                                                                      r  imem/ans_reg[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045    51.920 r  imem/ans_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000    51.920    sccpu/alu/D[26]
                         LDCE                                         r  sccpu/alu/ans_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/pc_reg_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.242ns  (logic 0.385ns (31.000%)  route 0.857ns (69.001%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200    50.200 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338    50.539    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026    50.565 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.114    50.679    sccpu/pc/CLK
                         FDCE                                         r  sccpu/pc/pc_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.152    50.831 f  sccpu/pc/pc_reg_reg[31]/Q
                         net (fo=6, unplaced)         0.294    51.125    sccpu/MUX_A/pc_OBUF[30]
                                                                      f  sccpu/MUX_A/ans_reg[31]_i_22/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    51.223 r  sccpu/MUX_A/ans_reg[31]_i_22/O
                         net (fo=12, unplaced)        0.197    51.420    imem/pc_reg_reg[31]_1
                                                                      r  imem/ans_reg[31]_i_8/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    51.465 r  imem/ans_reg[31]_i_8/O
                         net (fo=1, unplaced)         0.177    51.641    imem/ans_reg[31]_i_8_n_1
                                                                      r  imem/ans_reg[31]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.045    51.686 r  imem/ans_reg[31]_i_2/O
                         net (fo=1, unplaced)         0.189    51.876    imem/ans_reg[31]_i_2_n_1
                                                                      r  imem/ans_reg[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045    51.921 r  imem/ans_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000    51.921    sccpu/alu/D[31]
                         LDCE                                         r  sccpu/alu/ans_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_in

Max Delay          5632 Endpoints
Min Delay          5632 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][16]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][16]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][16]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][16]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][16]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][16]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[16]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][17]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][17]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][17]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][17]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][17]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][17]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[17]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][18]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][18]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][18]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][18]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][18]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][18]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[18]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][19]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][19]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][19]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][19]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][19]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][19]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[19]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][20]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][20]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][20]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][20]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][20]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][20]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[20]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][21]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][21]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][21]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][21]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][21]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][21]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[21]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][22]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][22]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][22]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][22]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][22]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][22]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[22]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][23]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][23]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][23]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][23]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][23]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][23]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[23]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][24]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][24]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][24]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][24]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][24]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][24]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[24]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][25]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.332ns  (logic 2.481ns (33.838%)  route 4.851ns (66.162%))
  Logic Levels:           12  (LDCE=1 LUT2=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.437     1.022    sccpu/alu/Q[2]
                                                                      r  sccpu/alu/DM_reg_0_255_0_0_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     1.146 r  sccpu/alu/DM_reg_0_255_0_0_i_10/O
                         net (fo=512, unplaced)       0.973     2.119    dmem/DM_reg_768_1023_7_7/A0
                                                                      r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/ADR0
                         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.255     2.374 r  dmem/DM_reg_768_1023_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.374    dmem/DM_reg_768_1023_7_7/OC
                                                                      r  dmem/DM_reg_768_1023_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.621 r  dmem/DM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000     2.621    dmem/DM_reg_768_1023_7_7/O0
                                                                      r  dmem/DM_reg_768_1023_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.719 r  dmem/DM_reg_768_1023_7_7/F8/O
                         net (fo=1, unplaced)         0.717     3.436    dmem/DM_reg_768_1023_7_7_n_1
                                                                      r  dmem/array_reg[31][7]_i_22/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.755 r  dmem/array_reg[31][7]_i_22/O
                         net (fo=1, unplaced)         0.449     4.204    imem/DM_rdata0[7]
                                                                      r  imem/array_reg[31][7]_i_17/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.328 r  imem/array_reg[31][7]_i_17/O
                         net (fo=1, unplaced)         0.449     4.777    dmem/pc_reg_reg[0]_19
                                                                      r  dmem/array_reg[31][7]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.901 r  dmem/array_reg[31][7]_i_8/O
                         net (fo=1, unplaced)         0.449     5.350    dmem/array_reg[31][7]_i_8_n_1
                                                                      r  dmem/array_reg[31][7]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     5.466 r  dmem/array_reg[31][7]_i_4/O
                         net (fo=3, unplaced)         0.467     5.933    sccpu/MUX_RD/dmem_rdata[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][31]_i_20/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.057 r  sccpu/MUX_RD/array_reg[31][31]_i_20/O
                         net (fo=16, unplaced)        0.503     6.560    sccpu/MUX_RD/array_reg[31][31]_i_20_n_1
                                                                      r  sccpu/MUX_RD/array_reg[31][25]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.684 r  sccpu/MUX_RD/array_reg[31][25]_i_2/O
                         net (fo=1, unplaced)         0.000     6.684    sccpu/MUX_RD/array_reg[31][25]_i_2_n_1
                                                                      r  sccpu/MUX_RD/array_reg_reg[31][25]_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     6.925 r  sccpu/MUX_RD/array_reg_reg[31][25]_i_1/O
                         net (fo=31, unplaced)        0.407     7.332    sccpu/cpu_ref/LO_reg[31]_13[25]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.439    52.131    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][25]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/alu/ans_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[0]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[0]
                                                                      r  sccpu/MUX_RD/array_reg[31][0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][0]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[0]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[1]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[1]
                                                                      r  sccpu/MUX_RD/array_reg[31][1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][1]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[1]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][2]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[2]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[2]
                                                                      r  sccpu/MUX_RD/array_reg[31][2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][2]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[2]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][3]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[3]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[3]
                                                                      r  sccpu/MUX_RD/array_reg[31][3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][3]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[3]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][4]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[4]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[4]
                                                                      r  sccpu/MUX_RD/array_reg[31][4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][4]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[4]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][5]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[5]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[5]
                                                                      r  sccpu/MUX_RD/array_reg[31][5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][5]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[5]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][6]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[6]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[6]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[6]
                                                                      r  sccpu/MUX_RD/array_reg[31][6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][6]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[6]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[10][7]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[7]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[7]
                                                                      r  sccpu/MUX_RD/array_reg[31][7]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][7]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[7]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[10][7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[11][0]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[0]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[0]
                                                                      r  sccpu/MUX_RD/array_reg[31][0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][0]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[0]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[11][1]/D
                            (falling edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.206ns (33.229%)  route 0.414ns (66.771%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[1]/Q
                         net (fo=3, unplaced)         0.414     0.575    sccpu/MUX_RD/Q[1]
                                                                      r  sccpu/MUX_RD/array_reg[31][1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  sccpu/MUX_RD/array_reg[31][1]_i_1/O
                         net (fo=31, unplaced)        0.000     0.620    sccpu/cpu_ref/LO_reg[31]_13[1]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in fall edge)    50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389    50.389 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356    50.745    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029    50.774 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2624, unplaced)      0.259    51.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[11][1]/C  (IS_INVERTED)





