# TCL File Generated by Component Editor 23.3
# Mon May 13 10:45:20 IST 2024
# DO NOT MODIFY


# 
# ideal_time_counter_top "ideal_time_counter_top" v1.0
#  2024.05.13.10:45:20
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module ideal_time_counter_top
# 
set_module_property DESCRIPTION ""
set_module_property NAME ideal_time_counter_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ideal_time_counter_top
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL idle_time_counter_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file idle_time_counter_top.v VERILOG PATH idle_time_counter_top.v TOP_LEVEL_FILE
add_fileset_file idle_time_counter.v VERILOG PATH idle_time_counter.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL idle_time_counter_top
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file idle_time_counter_top.v VERILOG PATH idle_time_counter_top.v
add_fileset_file idle_time_counter.v VERILOG PATH idle_time_counter.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_dsp
# 
add_interface clock_dsp clock end
set_interface_property clock_dsp ENABLED true
set_interface_property clock_dsp EXPORT_OF ""
set_interface_property clock_dsp PORT_NAME_MAP ""
set_interface_property clock_dsp CMSIS_SVD_VARIABLES ""
set_interface_property clock_dsp SVD_ADDRESS_GROUP ""
set_interface_property clock_dsp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dsp SV_INTERFACE_TYPE ""
set_interface_property clock_dsp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dsp clk_dsp clk Input 1


# 
# connection point clock_eth_xran_dl
# 
add_interface clock_eth_xran_dl clock end
set_interface_property clock_eth_xran_dl ENABLED true
set_interface_property clock_eth_xran_dl EXPORT_OF ""
set_interface_property clock_eth_xran_dl PORT_NAME_MAP ""
set_interface_property clock_eth_xran_dl CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth_xran_dl SVD_ADDRESS_GROUP ""
set_interface_property clock_eth_xran_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_TYPE ""
set_interface_property clock_eth_xran_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth_xran_dl clk_eth_xran_dl clk Input 1


# 
# connection point rst_eth_xran_n_dl
# 
add_interface rst_eth_xran_n_dl reset end
set_interface_property rst_eth_xran_n_dl associatedClock clock_eth_xran_dl
set_interface_property rst_eth_xran_n_dl synchronousEdges DEASSERT
set_interface_property rst_eth_xran_n_dl ENABLED true
set_interface_property rst_eth_xran_n_dl EXPORT_OF ""
set_interface_property rst_eth_xran_n_dl PORT_NAME_MAP ""
set_interface_property rst_eth_xran_n_dl CMSIS_SVD_VARIABLES ""
set_interface_property rst_eth_xran_n_dl SVD_ADDRESS_GROUP ""
set_interface_property rst_eth_xran_n_dl IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_eth_xran_n_dl SV_INTERFACE_TYPE ""
set_interface_property rst_eth_xran_n_dl SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_eth_xran_n_dl rst_eth_xran_n_dl reset_n Input 1


# 
# connection point rst_dsp_n
# 
add_interface rst_dsp_n reset end
set_interface_property rst_dsp_n associatedClock clock_dsp
set_interface_property rst_dsp_n synchronousEdges DEASSERT
set_interface_property rst_dsp_n ENABLED true
set_interface_property rst_dsp_n EXPORT_OF ""
set_interface_property rst_dsp_n PORT_NAME_MAP ""
set_interface_property rst_dsp_n CMSIS_SVD_VARIABLES ""
set_interface_property rst_dsp_n SVD_ADDRESS_GROUP ""
set_interface_property rst_dsp_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rst_dsp_n SV_INTERFACE_TYPE ""
set_interface_property rst_dsp_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rst_dsp_n rst_dsp_n reset_n Input 1


# 
# connection point dl_input_hfn_pulse
# 
add_interface dl_input_hfn_pulse conduit end
set_interface_property dl_input_hfn_pulse associatedClock ""
set_interface_property dl_input_hfn_pulse associatedReset ""
set_interface_property dl_input_hfn_pulse ENABLED true
set_interface_property dl_input_hfn_pulse EXPORT_OF ""
set_interface_property dl_input_hfn_pulse PORT_NAME_MAP ""
set_interface_property dl_input_hfn_pulse CMSIS_SVD_VARIABLES ""
set_interface_property dl_input_hfn_pulse SVD_ADDRESS_GROUP ""
set_interface_property dl_input_hfn_pulse IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_TYPE ""
set_interface_property dl_input_hfn_pulse SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dl_input_hfn_pulse dl_input_hfn_pulse dl_input_hfn_pulse Input 1


# 
# connection point timeout_intr_idle_ms
# 
add_interface timeout_intr_idle_ms conduit end
set_interface_property timeout_intr_idle_ms associatedClock ""
set_interface_property timeout_intr_idle_ms associatedReset ""
set_interface_property timeout_intr_idle_ms ENABLED true
set_interface_property timeout_intr_idle_ms EXPORT_OF ""
set_interface_property timeout_intr_idle_ms PORT_NAME_MAP ""
set_interface_property timeout_intr_idle_ms CMSIS_SVD_VARIABLES ""
set_interface_property timeout_intr_idle_ms SVD_ADDRESS_GROUP ""
set_interface_property timeout_intr_idle_ms IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_intr_idle_ms SV_INTERFACE_TYPE ""
set_interface_property timeout_intr_idle_ms SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_intr_idle_ms timeout_intr_idle_ms timeout_intr_idle_ms Input 12


# 
# connection point timeout_cntr_intr_clear
# 
add_interface timeout_cntr_intr_clear conduit end
set_interface_property timeout_cntr_intr_clear associatedClock ""
set_interface_property timeout_cntr_intr_clear associatedReset ""
set_interface_property timeout_cntr_intr_clear ENABLED true
set_interface_property timeout_cntr_intr_clear EXPORT_OF ""
set_interface_property timeout_cntr_intr_clear PORT_NAME_MAP ""
set_interface_property timeout_cntr_intr_clear CMSIS_SVD_VARIABLES ""
set_interface_property timeout_cntr_intr_clear SVD_ADDRESS_GROUP ""
set_interface_property timeout_cntr_intr_clear IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_cntr_intr_clear SV_INTERFACE_TYPE ""
set_interface_property timeout_cntr_intr_clear SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_cntr_intr_clear timeout_cntr_intr_clear timeout_cntr_intr_clear Input 2


# 
# connection point timout_cntr_intr_mask
# 
add_interface timout_cntr_intr_mask conduit end
set_interface_property timout_cntr_intr_mask associatedClock ""
set_interface_property timout_cntr_intr_mask associatedReset ""
set_interface_property timout_cntr_intr_mask ENABLED true
set_interface_property timout_cntr_intr_mask EXPORT_OF ""
set_interface_property timout_cntr_intr_mask PORT_NAME_MAP ""
set_interface_property timout_cntr_intr_mask CMSIS_SVD_VARIABLES ""
set_interface_property timout_cntr_intr_mask SVD_ADDRESS_GROUP ""
set_interface_property timout_cntr_intr_mask IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timout_cntr_intr_mask SV_INTERFACE_TYPE ""
set_interface_property timout_cntr_intr_mask SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timout_cntr_intr_mask timeout_cntr_intr_mask timeout_cntr_intr_mask Input 2


# 
# connection point timeout_cntr_intr_cplane
# 
add_interface timeout_cntr_intr_cplane conduit end
set_interface_property timeout_cntr_intr_cplane associatedClock ""
set_interface_property timeout_cntr_intr_cplane associatedReset ""
set_interface_property timeout_cntr_intr_cplane ENABLED true
set_interface_property timeout_cntr_intr_cplane EXPORT_OF ""
set_interface_property timeout_cntr_intr_cplane PORT_NAME_MAP ""
set_interface_property timeout_cntr_intr_cplane CMSIS_SVD_VARIABLES ""
set_interface_property timeout_cntr_intr_cplane SVD_ADDRESS_GROUP ""
set_interface_property timeout_cntr_intr_cplane IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_cntr_intr_cplane SV_INTERFACE_TYPE ""
set_interface_property timeout_cntr_intr_cplane SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_cntr_intr_cplane timeout_cntr_intr_cplane timeout_cntr_intr_cplane Output 1


# 
# connection point timeout_cntr_intr_uplane
# 
add_interface timeout_cntr_intr_uplane conduit end
set_interface_property timeout_cntr_intr_uplane associatedClock ""
set_interface_property timeout_cntr_intr_uplane associatedReset ""
set_interface_property timeout_cntr_intr_uplane ENABLED true
set_interface_property timeout_cntr_intr_uplane EXPORT_OF ""
set_interface_property timeout_cntr_intr_uplane PORT_NAME_MAP ""
set_interface_property timeout_cntr_intr_uplane CMSIS_SVD_VARIABLES ""
set_interface_property timeout_cntr_intr_uplane SVD_ADDRESS_GROUP ""
set_interface_property timeout_cntr_intr_uplane IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property timeout_cntr_intr_uplane SV_INTERFACE_TYPE ""
set_interface_property timeout_cntr_intr_uplane SV_INTERFACE_MODPORT_TYPE ""

add_interface_port timeout_cntr_intr_uplane timeout_cntr_intr_uplane timeout_cntr_intr_uplane Output 1


# 
# connection point idl_time_cntr_cplane_in_valid
# 
add_interface idl_time_cntr_cplane_in_valid conduit end
set_interface_property idl_time_cntr_cplane_in_valid associatedClock ""
set_interface_property idl_time_cntr_cplane_in_valid associatedReset ""
set_interface_property idl_time_cntr_cplane_in_valid ENABLED true
set_interface_property idl_time_cntr_cplane_in_valid EXPORT_OF ""
set_interface_property idl_time_cntr_cplane_in_valid PORT_NAME_MAP ""
set_interface_property idl_time_cntr_cplane_in_valid CMSIS_SVD_VARIABLES ""
set_interface_property idl_time_cntr_cplane_in_valid SVD_ADDRESS_GROUP ""
set_interface_property idl_time_cntr_cplane_in_valid IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property idl_time_cntr_cplane_in_valid SV_INTERFACE_TYPE ""
set_interface_property idl_time_cntr_cplane_in_valid SV_INTERFACE_MODPORT_TYPE ""

add_interface_port idl_time_cntr_cplane_in_valid idl_time_cntr_cplane_in_valid idl_time_cntr_cplane_in_valid Input 1


# 
# connection point idl_time_cntr_uplane_in_valid
# 
add_interface idl_time_cntr_uplane_in_valid conduit end
set_interface_property idl_time_cntr_uplane_in_valid associatedClock ""
set_interface_property idl_time_cntr_uplane_in_valid associatedReset ""
set_interface_property idl_time_cntr_uplane_in_valid ENABLED true
set_interface_property idl_time_cntr_uplane_in_valid EXPORT_OF ""
set_interface_property idl_time_cntr_uplane_in_valid PORT_NAME_MAP ""
set_interface_property idl_time_cntr_uplane_in_valid CMSIS_SVD_VARIABLES ""
set_interface_property idl_time_cntr_uplane_in_valid SVD_ADDRESS_GROUP ""
set_interface_property idl_time_cntr_uplane_in_valid IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property idl_time_cntr_uplane_in_valid SV_INTERFACE_TYPE ""
set_interface_property idl_time_cntr_uplane_in_valid SV_INTERFACE_MODPORT_TYPE ""

add_interface_port idl_time_cntr_uplane_in_valid idl_time_cntr_uplane_in_valid idl_time_cntr_uplane_in_valid Input 1

