/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_2z[1];
  assign celloutsig_0_23z = celloutsig_0_17z ? celloutsig_0_0z : celloutsig_0_9z;
  assign celloutsig_0_24z = !(celloutsig_0_7z ? celloutsig_0_17z : celloutsig_0_14z[4]);
  assign celloutsig_1_18z = ~celloutsig_1_10z;
  assign celloutsig_0_48z = ~((celloutsig_0_21z[4] | celloutsig_0_24z) & (celloutsig_0_27z | celloutsig_0_23z));
  assign celloutsig_0_52z = ~((celloutsig_0_27z | celloutsig_0_48z) & (celloutsig_0_14z[0] | celloutsig_0_0z));
  assign celloutsig_0_6z = in_data[74] | ~(celloutsig_0_3z);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(in_data[91]);
  assign celloutsig_0_25z = celloutsig_0_8z | ~(in_data[64]);
  assign celloutsig_1_10z = celloutsig_1_4z[1] ^ celloutsig_1_6z[1];
  assign celloutsig_0_11z = celloutsig_0_2z[1] ^ celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_6z ^ celloutsig_0_11z;
  assign celloutsig_0_37z = celloutsig_0_13z[9:1] + { celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_30z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[19:17];
  assign celloutsig_0_29z = { celloutsig_0_13z[10:1], celloutsig_0_4z } / { 1'h1, _00_, celloutsig_0_21z };
  assign celloutsig_1_4z = celloutsig_1_3z[10:3] / { 1'h1, celloutsig_1_1z[6:0] };
  assign celloutsig_0_13z = { in_data[56:47], celloutsig_0_6z, celloutsig_0_12z } / { 1'h1, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_14z[3:0], celloutsig_0_5z } == { celloutsig_0_13z[10:8], celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_2z[1:0], celloutsig_0_17z, celloutsig_0_11z } == { celloutsig_0_21z[5], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_27z = { in_data[78:70], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z } === { in_data[55], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_22z, _00_ };
  assign celloutsig_1_19z = celloutsig_1_1z[7:1] > celloutsig_1_0z[6:0];
  assign celloutsig_0_0z = in_data[57:53] || in_data[68:64];
  assign celloutsig_0_4z = { in_data[38:35], celloutsig_0_3z } || in_data[77:73];
  assign celloutsig_0_45z = { celloutsig_0_30z[1:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_11z } || { celloutsig_0_37z[8:3], celloutsig_0_12z };
  assign celloutsig_1_2z = celloutsig_1_1z[4:2] || celloutsig_1_1z[9:7];
  assign celloutsig_0_1z = { in_data[92:74], celloutsig_0_0z } || in_data[27:8];
  assign celloutsig_0_3z = { in_data[10:6], celloutsig_0_1z } < { in_data[57:53], celloutsig_0_0z };
  assign celloutsig_0_53z = celloutsig_0_14z < { celloutsig_0_37z[6:3], celloutsig_0_6z, celloutsig_0_45z };
  assign celloutsig_0_28z = celloutsig_0_5z & ~(celloutsig_0_6z);
  assign celloutsig_1_1z = celloutsig_1_0z * in_data[156:145];
  assign celloutsig_1_0z = in_data[119] ? in_data[180:169] : in_data[153:142];
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_1z[10:0] : celloutsig_1_0z[10:0];
  assign celloutsig_0_16z = celloutsig_0_11z ? celloutsig_0_14z[2:0] : _00_;
  assign celloutsig_0_21z = celloutsig_0_11z ? { in_data[8], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z } : { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_18z };
  assign celloutsig_0_30z = celloutsig_0_22z ? { celloutsig_0_29z[9:8], celloutsig_0_17z } : { in_data[24], celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_31z = { celloutsig_0_29z[0], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_27z } != { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_7z = { in_data[91:90], celloutsig_0_1z, celloutsig_0_2z } != { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_20z = | { _00_[1], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_8z = ^ { in_data[21:12], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_18z = ^ { celloutsig_0_13z[9:5], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_6z = in_data[159:155] << { in_data[159:156], celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_13z[10:9], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z } >> { _00_, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[35:33];
  assign celloutsig_0_17z = ~((celloutsig_0_9z & _00_[0]) | celloutsig_0_2z[0]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
