--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10637 paths analyzed, 838 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.010ns.
--------------------------------------------------------------------------------
Slack:                  11.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_19 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.864ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_19 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   button_cond_b/M_ctr_q[19]
                                                       button_cond_b/M_ctr_q_19
    SLICE_X7Y53.D1       net (fanout=2)        1.197   button_cond_b/M_ctr_q[19]
    SLICE_X7Y53.D        Tilo                  0.259   out1_1
                                                       button_cond_b/out2
    SLICE_X7Y53.B2       net (fanout=3)        0.556   out1_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.A1      net (fanout=14)       1.865   M_edge_detector_b_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.864ns (1.885ns logic, 5.979ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  12.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_18 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_18 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   button_cond_a/M_ctr_q[19]
                                                       button_cond_a/M_ctr_q_18
    SLICE_X15Y58.D2      net (fanout=2)        1.204   button_cond_a/M_ctr_q[18]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.D2      net (fanout=14)       2.006   M_edge_detector_a_out
    SLICE_X10Y47.D       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move21
    SLICE_X10Y47.B1      net (fanout=3)        0.558   M_my_keypad_move[1]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.D2      net (fanout=2)        0.535   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (2.096ns logic, 5.654ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  12.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_15 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_15 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.DQ      Tcko                  0.476   button_cond_a/M_ctr_q[15]
                                                       button_cond_a/M_ctr_q_15
    SLICE_X15Y58.D1      net (fanout=2)        1.197   button_cond_a/M_ctr_q[15]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.D2      net (fanout=14)       2.006   M_edge_detector_a_out
    SLICE_X10Y47.D       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move21
    SLICE_X10Y47.B1      net (fanout=3)        0.558   M_my_keypad_move[1]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.D2      net (fanout=2)        0.535   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (2.096ns logic, 5.647ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.A5      net (fanout=14)       1.692   M_edge_detector_c_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.885ns logic, 5.813ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.A5      net (fanout=14)       1.692   M_edge_detector_c_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (1.885ns logic, 5.806ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X15Y48.B1      net (fanout=14)       2.196   M_edge_detector_c_out
    SLICE_X15Y48.B       Tilo                  0.259   N120
                                                       my_keypad/M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B6      net (fanout=2)        0.354   M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (1.885ns logic, 5.807ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X15Y48.B1      net (fanout=14)       2.196   M_edge_detector_c_out
    SLICE_X15Y48.B       Tilo                  0.259   N120
                                                       my_keypad/M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B6      net (fanout=2)        0.354   M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (1.885ns logic, 5.800ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.C1      net (fanout=14)       2.166   M_edge_detector_c_out
    SLICE_X13Y48.C       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/pin[7]_pin[3]_OR_50_o3
    SLICE_X13Y48.B4      net (fanout=2)        0.360   pin[7]_pin[3]_OR_50_o
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.668ns (1.885ns logic, 5.783ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.C1      net (fanout=14)       2.166   M_edge_detector_c_out
    SLICE_X13Y48.C       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/pin[7]_pin[3]_OR_50_o3
    SLICE_X13Y48.B4      net (fanout=2)        0.360   pin[7]_pin[3]_OR_50_o
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (1.885ns logic, 5.776ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_3 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.660ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.600 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_3 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.476   button_cond_b/M_ctr_q[3]
                                                       button_cond_b/M_ctr_q_3
    SLICE_X7Y53.C1       net (fanout=2)        1.184   button_cond_b/M_ctr_q[3]
    SLICE_X7Y53.C        Tilo                  0.259   out1_1
                                                       button_cond_b/out1
    SLICE_X7Y53.B4       net (fanout=3)        0.365   out_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.A1      net (fanout=14)       1.865   M_edge_detector_b_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.660ns (1.885ns logic, 5.775ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 5)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   button_cond_a/M_ctr_q[19]
                                                       button_cond_a/M_ctr_q_18
    SLICE_X15Y58.D2      net (fanout=2)        1.204   button_cond_a/M_ctr_q[18]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X13Y48.A2      net (fanout=14)       1.683   M_edge_detector_a_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (1.885ns logic, 5.798ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 5)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.DQ      Tcko                  0.476   button_cond_a/M_ctr_q[15]
                                                       button_cond_a/M_ctr_q_15
    SLICE_X15Y58.D1      net (fanout=2)        1.197   button_cond_a/M_ctr_q[15]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X13Y48.A2      net (fanout=14)       1.683   M_edge_detector_a_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (1.885ns logic, 5.791ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_19 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_19 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.476   button_cond_b/M_ctr_q[19]
                                                       button_cond_b/M_ctr_q_19
    SLICE_X7Y53.D1       net (fanout=2)        1.197   button_cond_b/M_ctr_q[19]
    SLICE_X7Y53.D        Tilo                  0.259   out1_1
                                                       button_cond_b/out2
    SLICE_X7Y53.B2       net (fanout=3)        0.556   out1_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.D2      net (fanout=14)       1.854   M_edge_detector_b_out
    SLICE_X13Y48.D       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum41
    SLICE_X13Y48.B2      net (fanout=2)        0.550   M_my_frame_keynum[3]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (1.885ns logic, 5.654ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  12.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.601 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y47.A4      net (fanout=14)       1.686   M_edge_detector_c_out
    SLICE_X13Y47.A       Tilo                  0.259   N135
                                                       my_keypad/Mmux_move31
    SLICE_X13Y47.D1      net (fanout=7)        1.411   M_my_keypad_move[2]
    SLICE_X13Y47.D       Tilo                  0.259   N135
                                                       M_step_q_2_dpot_SW1
    SLICE_X15Y47.C2      net (fanout=1)        0.734   N135
    SLICE_X15Y47.CLK     Tas                   0.373   M_step_q[2]
                                                       M_step_q_2_dpot
                                                       M_step_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (1.885ns logic, 5.591ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.C1      net (fanout=14)       2.166   M_edge_detector_c_out
    SLICE_X13Y48.C       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/pin[7]_pin[3]_OR_50_o3
    SLICE_X12Y48.B1      net (fanout=2)        1.163   pin[7]_pin[3]_OR_50_o
    SLICE_X12Y48.B       Tilo                  0.254   N64
                                                       M_step_q_5_dpot_SW1
    SLICE_X13Y46.D4      net (fanout=1)        0.505   N64
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (1.880ns logic, 5.594ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.469ns (Levels of Logic = 5)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y47.A4      net (fanout=14)       1.686   M_edge_detector_c_out
    SLICE_X13Y47.A       Tilo                  0.259   N135
                                                       my_keypad/Mmux_move31
    SLICE_X13Y47.D1      net (fanout=7)        1.411   M_my_keypad_move[2]
    SLICE_X13Y47.D       Tilo                  0.259   N135
                                                       M_step_q_2_dpot_SW1
    SLICE_X15Y47.C2      net (fanout=1)        0.734   N135
    SLICE_X15Y47.CLK     Tas                   0.373   M_step_q[2]
                                                       M_step_q_2_dpot
                                                       M_step_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (1.885ns logic, 5.584ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.C1      net (fanout=14)       2.166   M_edge_detector_c_out
    SLICE_X13Y48.C       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/pin[7]_pin[3]_OR_50_o3
    SLICE_X12Y48.B1      net (fanout=2)        1.163   pin[7]_pin[3]_OR_50_o
    SLICE_X12Y48.B       Tilo                  0.254   N64
                                                       M_step_q_5_dpot_SW1
    SLICE_X13Y46.D4      net (fanout=1)        0.505   N64
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (1.880ns logic, 5.587ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  12.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.CQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_18
    SLICE_X3Y51.D2       net (fanout=2)        1.204   button_cond_c/M_ctr_q[18]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.D4      net (fanout=14)       1.752   M_edge_detector_c_out
    SLICE_X13Y48.D       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum41
    SLICE_X13Y48.B2      net (fanout=2)        0.550   M_my_frame_keynum[3]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.885ns logic, 5.559ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.DQ       Tcko                  0.476   button_cond_c/M_ctr_q[15]
                                                       button_cond_c/M_ctr_q_15
    SLICE_X3Y51.D1       net (fanout=2)        1.197   button_cond_c/M_ctr_q[15]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.D4      net (fanout=14)       1.752   M_edge_detector_c_out
    SLICE_X13Y48.D       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum41
    SLICE_X13Y48.B2      net (fanout=2)        0.550   M_my_frame_keynum[3]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (1.885ns logic, 5.552ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_18 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_18 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   button_cond_a/M_ctr_q[19]
                                                       button_cond_a/M_ctr_q_18
    SLICE_X15Y58.D2      net (fanout=2)        1.204   button_cond_a/M_ctr_q[18]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.D2      net (fanout=14)       2.006   M_edge_detector_a_out
    SLICE_X10Y47.D       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move21
    SLICE_X10Y47.B1      net (fanout=3)        0.558   M_my_keypad_move[1]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.A5      net (fanout=2)        0.237   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (2.096ns logic, 5.356ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_18 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.451ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_18 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.CQ      Tcko                  0.476   button_cond_a/M_ctr_q[19]
                                                       button_cond_a/M_ctr_q_18
    SLICE_X15Y58.D2      net (fanout=2)        1.204   button_cond_a/M_ctr_q[18]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.C2      net (fanout=14)       1.955   M_edge_detector_a_out
    SLICE_X10Y47.C       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move11
    SLICE_X10Y47.B4      net (fanout=3)        0.310   M_my_keypad_move[0]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.D2      net (fanout=2)        0.535   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.451ns (2.096ns logic, 5.355ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.445ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.DQ      Tcko                  0.476   button_cond_a/M_ctr_q[15]
                                                       button_cond_a/M_ctr_q_15
    SLICE_X15Y58.D1      net (fanout=2)        1.197   button_cond_a/M_ctr_q[15]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.D2      net (fanout=14)       2.006   M_edge_detector_a_out
    SLICE_X10Y47.D       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move21
    SLICE_X10Y47.B1      net (fanout=3)        0.558   M_my_keypad_move[1]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.A5      net (fanout=2)        0.237   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (2.096ns logic, 5.349ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  12.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_15 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.084ns (0.600 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_15 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y60.DQ      Tcko                  0.476   button_cond_a/M_ctr_q[15]
                                                       button_cond_a/M_ctr_q_15
    SLICE_X15Y58.D1      net (fanout=2)        1.197   button_cond_a/M_ctr_q[15]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.C2      net (fanout=14)       1.955   M_edge_detector_a_out
    SLICE_X10Y47.C       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move11
    SLICE_X10Y47.B4      net (fanout=3)        0.310   M_my_keypad_move[0]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.D2      net (fanout=2)        0.535   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (2.096ns logic, 5.348ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  12.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_2 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.383ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.600 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_2 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.CQ       Tcko                  0.476   button_cond_b/M_ctr_q[3]
                                                       button_cond_b/M_ctr_q_2
    SLICE_X7Y53.C2       net (fanout=2)        0.907   button_cond_b/M_ctr_q[2]
    SLICE_X7Y53.C        Tilo                  0.259   out1_1
                                                       button_cond_b/out1
    SLICE_X7Y53.B4       net (fanout=3)        0.365   out_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.A1      net (fanout=14)       1.865   M_edge_detector_b_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (1.885ns logic, 5.498ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_15 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.600 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_15 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.DQ       Tcko                  0.476   button_cond_b/M_ctr_q[15]
                                                       button_cond_b/M_ctr_q_15
    SLICE_X7Y53.D2       net (fanout=2)        0.722   button_cond_b/M_ctr_q[15]
    SLICE_X7Y53.D        Tilo                  0.259   out1_1
                                                       button_cond_b/out2
    SLICE_X7Y53.B2       net (fanout=3)        0.556   out1_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.A1      net (fanout=14)       1.865   M_edge_detector_b_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (1.885ns logic, 5.504ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_3 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.600 - 0.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_3 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.DQ       Tcko                  0.476   button_cond_b/M_ctr_q[3]
                                                       button_cond_b/M_ctr_q_3
    SLICE_X7Y53.C1       net (fanout=2)        1.184   button_cond_b/M_ctr_q[3]
    SLICE_X7Y53.C        Tilo                  0.259   out1_1
                                                       button_cond_b/out1
    SLICE_X7Y53.B4       net (fanout=3)        0.365   out_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.D2      net (fanout=14)       1.854   M_edge_detector_b_out
    SLICE_X13Y48.D       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum41
    SLICE_X13Y48.B2      net (fanout=2)        0.550   M_my_frame_keynum[3]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (1.885ns logic, 5.450ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  12.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_a/M_ctr_q_16 (FF)
  Destination:          M_step_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_a/M_ctr_q_16 to M_step_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y61.AQ      Tcko                  0.476   button_cond_a/M_ctr_q[19]
                                                       button_cond_a/M_ctr_q_16
    SLICE_X15Y58.D3      net (fanout=2)        0.800   button_cond_a/M_ctr_q[16]
    SLICE_X15Y58.D       Tilo                  0.259   out1_2
                                                       button_cond_a/out2
    SLICE_X15Y58.B2      net (fanout=3)        0.550   out1_2
    SLICE_X15Y58.B       Tilo                  0.259   out1_2
                                                       edge_detector_a/out1
    SLICE_X10Y47.D2      net (fanout=14)       2.006   M_edge_detector_a_out
    SLICE_X10Y47.D       Tilo                  0.235   M_my_keypad_move[1]
                                                       my_keypad/Mmux_move21
    SLICE_X10Y47.B1      net (fanout=3)        0.558   M_my_keypad_move[1]
    SLICE_X10Y47.B       Tilo                  0.235   M_my_keypad_move[1]
                                                       n00028_SW0
    SLICE_X13Y46.B3      net (fanout=6)        0.801   N32
    SLICE_X13Y46.B       Tilo                  0.259   M_step_q[5]
                                                       n00028
    SLICE_X13Y46.D2      net (fanout=2)        0.535   n0002
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_5_dpot
                                                       M_step_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (2.096ns logic, 5.250ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  12.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_16 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_16 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.AQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_16
    SLICE_X3Y51.D3       net (fanout=2)        0.800   button_cond_c/M_ctr_q[16]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X13Y48.A5      net (fanout=14)       1.692   M_edge_detector_c_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.294ns (1.885ns logic, 5.409ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_c/M_ctr_q_16 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 5)
  Clock Path Skew:      -0.121ns (0.600 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_c/M_ctr_q_16 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y54.AQ       Tcko                  0.476   button_cond_c/M_ctr_q[19]
                                                       button_cond_c/M_ctr_q_16
    SLICE_X3Y51.D3       net (fanout=2)        0.800   button_cond_c/M_ctr_q[16]
    SLICE_X3Y51.D        Tilo                  0.259   out1_0
                                                       button_cond_c/out2
    SLICE_X3Y51.B2       net (fanout=3)        0.556   out1_0
    SLICE_X3Y51.B        Tilo                  0.259   out1_0
                                                       edge_detector_c/out1
    SLICE_X15Y48.B1      net (fanout=14)       2.196   M_edge_detector_c_out
    SLICE_X15Y48.B       Tilo                  0.259   N120
                                                       my_keypad/M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B6      net (fanout=2)        0.354   M_my_frame_keynum[7]_GND_8_o_equal_3_o<7>11
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (1.885ns logic, 5.403ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond_b/M_ctr_q_16 (FF)
  Destination:          M_step_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.283ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.600 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond_b/M_ctr_q_16 to M_step_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   button_cond_b/M_ctr_q[19]
                                                       button_cond_b/M_ctr_q_16
    SLICE_X7Y53.D3       net (fanout=2)        0.616   button_cond_b/M_ctr_q[16]
    SLICE_X7Y53.D        Tilo                  0.259   out1_1
                                                       button_cond_b/out2
    SLICE_X7Y53.B2       net (fanout=3)        0.556   out1_1
    SLICE_X7Y53.B        Tilo                  0.259   out1_1
                                                       edge_detector_b/out1
    SLICE_X13Y48.A1      net (fanout=14)       1.865   M_edge_detector_b_out
    SLICE_X13Y48.A       Tilo                  0.259   M_my_frame_keynum[3]
                                                       my_keypad/my_frame/Mmux_keynum21
    SLICE_X13Y48.B5      net (fanout=2)        0.864   M_my_frame_keynum[1]
    SLICE_X13Y48.B       Tilo                  0.259   M_my_frame_keynum[3]
                                                       M_step_q_3_dpot_SW1
    SLICE_X13Y46.A1      net (fanout=1)        1.497   N61
    SLICE_X13Y46.CLK     Tas                   0.373   M_step_q[5]
                                                       M_step_q_3_dpot
                                                       M_step_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.283ns (1.885ns logic, 5.398ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_d/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_a/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_b/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_c/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[5]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value[5]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ktr/M_ctr_q[19]/CLK
  Logical resource: ktr/M_ctr_q_18/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ktr/M_ctr_q[19]/CLK
  Logical resource: ktr/M_ctr_q_19/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ktr_value[0]/CLK
  Logical resource: ktr/M_ctr_q_20/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ktr_value[0]/CLK
  Logical resource: ktr/M_ctr_q_21/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ktr_value[0]/CLK
  Logical resource: ktr/M_ctr_q_22/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ktr_value[0]/CLK
  Logical resource: ktr/M_ctr_q_23/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ktr_value[1]/CLK
  Logical resource: ktr/M_ctr_q_24/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.010|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10637 paths, 0 nets, and 934 connections

Design statistics:
   Minimum period:   8.010ns{1}   (Maximum frequency: 124.844MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 10 17:12:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



