
BrushDCMotorFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000734c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08007458  08007458  00017458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075d4  080075d4  000200e8  2**0
                  CONTENTS
  4 .ARM          00000000  080075d4  080075d4  000200e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075d4  080075d4  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075d4  080075d4  000175d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075d8  080075d8  000175d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  080075dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  200000e8  080076c4  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  080076c4  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e46  00000000  00000000  00020111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003835  00000000  00000000  00031f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c8  00000000  00000000  00035790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe0  00000000  00000000  00036958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b629  00000000  00000000  00037938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165eb  00000000  00000000  00052f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093e44  00000000  00000000  0006954c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd390  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005110  00000000  00000000  000fd3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000e8 	.word	0x200000e8
 8000128:	00000000 	.word	0x00000000
 800012c:	08007440 	.word	0x08007440

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ec 	.word	0x200000ec
 8000148:	08007440 	.word	0x08007440

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <PID_Update>:
#include "PID.h"
#include "math.h"



float PID_Update(PID *pid,float now){
 8000740:	b5b0      	push	{r4, r5, r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	6039      	str	r1, [r7, #0]

	float error = pid->target - now;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	6a1b      	ldr	r3, [r3, #32]
 800074e:	6839      	ldr	r1, [r7, #0]
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fcff 	bl	8000154 <__aeabi_fsub>
 8000756:	4603      	mov	r3, r0
 8000758:	60bb      	str	r3, [r7, #8]
	pid->Integral += (pid->PreError + error)/2*pid->dt;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	69dc      	ldr	r4, [r3, #28]
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	699b      	ldr	r3, [r3, #24]
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff fcf7 	bl	8000158 <__addsf3>
 800076a:	4603      	mov	r3, r0
 800076c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff fead 	bl	80004d0 <__aeabi_fdiv>
 8000776:	4603      	mov	r3, r0
 8000778:	461a      	mov	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	68db      	ldr	r3, [r3, #12]
 800077e:	4619      	mov	r1, r3
 8000780:	4610      	mov	r0, r2
 8000782:	f7ff fdf1 	bl	8000368 <__aeabi_fmul>
 8000786:	4603      	mov	r3, r0
 8000788:	4619      	mov	r1, r3
 800078a:	4620      	mov	r0, r4
 800078c:	f7ff fce4 	bl	8000158 <__addsf3>
 8000790:	4603      	mov	r3, r0
 8000792:	461a      	mov	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	61da      	str	r2, [r3, #28]

	float out =
			pid->PGain * error +
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff fde2 	bl	8000368 <__aeabi_fmul>
 80007a4:	4603      	mov	r3, r0
 80007a6:	461c      	mov	r4, r3
			pid->IGain * pid->Integral +
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	685a      	ldr	r2, [r3, #4]
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	69db      	ldr	r3, [r3, #28]
 80007b0:	4619      	mov	r1, r3
 80007b2:	4610      	mov	r0, r2
 80007b4:	f7ff fdd8 	bl	8000368 <__aeabi_fmul>
 80007b8:	4603      	mov	r3, r0
			pid->PGain * error +
 80007ba:	4619      	mov	r1, r3
 80007bc:	4620      	mov	r0, r4
 80007be:	f7ff fccb 	bl	8000158 <__addsf3>
 80007c2:	4603      	mov	r3, r0
 80007c4:	461d      	mov	r5, r3
			pid->DGain * (error - pid->PreError)/pid->dt;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	689c      	ldr	r4, [r3, #8]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	4619      	mov	r1, r3
 80007d0:	68b8      	ldr	r0, [r7, #8]
 80007d2:	f7ff fcbf 	bl	8000154 <__aeabi_fsub>
 80007d6:	4603      	mov	r3, r0
 80007d8:	4619      	mov	r1, r3
 80007da:	4620      	mov	r0, r4
 80007dc:	f7ff fdc4 	bl	8000368 <__aeabi_fmul>
 80007e0:	4603      	mov	r3, r0
 80007e2:	461a      	mov	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	4619      	mov	r1, r3
 80007ea:	4610      	mov	r0, r2
 80007ec:	f7ff fe70 	bl	80004d0 <__aeabi_fdiv>
 80007f0:	4603      	mov	r3, r0
	float out =
 80007f2:	4619      	mov	r1, r3
 80007f4:	4628      	mov	r0, r5
 80007f6:	f7ff fcaf 	bl	8000158 <__addsf3>
 80007fa:	4603      	mov	r3, r0
 80007fc:	60fb      	str	r3, [r7, #12]

	pid->PreError = error;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	68ba      	ldr	r2, [r7, #8]
 8000802:	619a      	str	r2, [r3, #24]

	if(fabsf(out) > pid->max){
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	691b      	ldr	r3, [r3, #16]
 800080e:	4619      	mov	r1, r3
 8000810:	4610      	mov	r0, r2
 8000812:	f7ff ff65 	bl	80006e0 <__aeabi_fcmpgt>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d010      	beq.n	800083e <PID_Update+0xfe>
		out = pid->max * (out / fabsf(out));
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	691c      	ldr	r4, [r3, #16]
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000826:	4619      	mov	r1, r3
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f7ff fe51 	bl	80004d0 <__aeabi_fdiv>
 800082e:	4603      	mov	r3, r0
 8000830:	4619      	mov	r1, r3
 8000832:	4620      	mov	r0, r4
 8000834:	f7ff fd98 	bl	8000368 <__aeabi_fmul>
 8000838:	4603      	mov	r3, r0
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	e00e      	b.n	800085c <PID_Update+0x11c>
	}else if(fabsf(out) < pid->epsilon){
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	695b      	ldr	r3, [r3, #20]
 8000848:	4619      	mov	r1, r3
 800084a:	4610      	mov	r0, r2
 800084c:	f7ff ff2a 	bl	80006a4 <__aeabi_fcmplt>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d002      	beq.n	800085c <PID_Update+0x11c>
		out = 0;
 8000856:	f04f 0300 	mov.w	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
	}

	return out;
 800085c:	68fb      	ldr	r3, [r7, #12]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bdb0      	pop	{r4, r5, r7, pc}

08000866 <PID_Reset>:

void PID_Reset(PID* pid,float normal_error){
 8000866:	b480      	push	{r7}
 8000868:	b083      	sub	sp, #12
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
 800086e:	6039      	str	r1, [r7, #0]
	pid->Integral = 0;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	f04f 0200 	mov.w	r2, #0
 8000876:	61da      	str	r2, [r3, #28]
	pid->PreError = normal_error;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	683a      	ldr	r2, [r7, #0]
 800087c:	619a      	str	r2, [r3, #24]
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr

08000888 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_ADC1_Init+0x74>)
 800089a:	4a19      	ldr	r2, [pc, #100]	; (8000900 <MX_ADC1_Init+0x78>)
 800089c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_ADC1_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_ADC1_Init+0x74>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_ADC1_Init+0x74>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_ADC1_Init+0x74>)
 80008b2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80008b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b8:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_ADC1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <MX_ADC1_Init+0x74>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008c4:	480d      	ldr	r0, [pc, #52]	; (80008fc <MX_ADC1_Init+0x74>)
 80008c6:	f001 fb9f 	bl	8002008 <HAL_ADC_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80008d0:	f000 fcab 	bl	800122a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008d8:	2301      	movs	r3, #1
 80008da:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008dc:	2300      	movs	r3, #0
 80008de:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	4619      	mov	r1, r3
 80008e4:	4805      	ldr	r0, [pc, #20]	; (80008fc <MX_ADC1_Init+0x74>)
 80008e6:	f001 fd61 	bl	80023ac <HAL_ADC_ConfigChannel>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80008f0:	f000 fc9b 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008f4:	bf00      	nop
 80008f6:	3710      	adds	r7, #16
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	20000104 	.word	0x20000104
 8000900:	40012400 	.word	0x40012400

08000904 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0310 	add.w	r3, r7, #16
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a28      	ldr	r2, [pc, #160]	; (80009c0 <HAL_ADC_MspInit+0xbc>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d149      	bne.n	80009b8 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000924:	4b27      	ldr	r3, [pc, #156]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 8000926:	699b      	ldr	r3, [r3, #24]
 8000928:	4a26      	ldr	r2, [pc, #152]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 800092a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800092e:	6193      	str	r3, [r2, #24]
 8000930:	4b24      	ldr	r3, [pc, #144]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 8000932:	699b      	ldr	r3, [r3, #24]
 8000934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093c:	4b21      	ldr	r3, [pc, #132]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	4a20      	ldr	r2, [pc, #128]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 8000942:	f043 0304 	orr.w	r3, r3, #4
 8000946:	6193      	str	r3, [r2, #24]
 8000948:	4b1e      	ldr	r3, [pc, #120]	; (80009c4 <HAL_ADC_MspInit+0xc0>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	f003 0304 	and.w	r3, r3, #4
 8000950:	60bb      	str	r3, [r7, #8]
 8000952:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000954:	2301      	movs	r3, #1
 8000956:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000958:	2303      	movs	r3, #3
 800095a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095c:	f107 0310 	add.w	r3, r7, #16
 8000960:	4619      	mov	r1, r3
 8000962:	4819      	ldr	r0, [pc, #100]	; (80009c8 <HAL_ADC_MspInit+0xc4>)
 8000964:	f003 f906 	bl	8003b74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 800096a:	4a19      	ldr	r2, [pc, #100]	; (80009d0 <HAL_ADC_MspInit+0xcc>)
 800096c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800096e:	4b17      	ldr	r3, [pc, #92]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 8000970:	2200      	movs	r2, #0
 8000972:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 800097c:	2280      	movs	r2, #128	; 0x80
 800097e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 8000982:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000986:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000988:	4b10      	ldr	r3, [pc, #64]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 800098a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800098e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 8000992:	2220      	movs	r2, #32
 8000994:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000996:	4b0d      	ldr	r3, [pc, #52]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 8000998:	2200      	movs	r2, #0
 800099a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800099c:	480b      	ldr	r0, [pc, #44]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 800099e:	f002 fefb 	bl	8003798 <HAL_DMA_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80009a8:	f000 fc3f 	bl	800122a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	4a07      	ldr	r2, [pc, #28]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 80009b0:	621a      	str	r2, [r3, #32]
 80009b2:	4a06      	ldr	r2, [pc, #24]	; (80009cc <HAL_ADC_MspInit+0xc8>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80009b8:	bf00      	nop
 80009ba:	3720      	adds	r7, #32
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40012400 	.word	0x40012400
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40010800 	.word	0x40010800
 80009cc:	20000134 	.word	0x20000134
 80009d0:	40020008 	.word	0x40020008

080009d4 <CAN_FILTER_Init>:
#include "motor_control.h"
#include "led.h"

extern MotorMode motor_mode;

void CAN_FILTER_Init(void){
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	; 0x28
 80009d8:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterIdHigh = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80009ea:	2301      	movs	r3, #1
 80009ec:	61fb      	str	r3, [r7, #28]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
	filter.FilterBank = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	617b      	str	r3, [r7, #20]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61bb      	str	r3, [r7, #24]
	filter.SlaveStartFilterBank = 14;
 80009fa:	230e      	movs	r3, #14
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24
	filter.FilterActivation = ENABLE;
 80009fe:	2301      	movs	r3, #1
 8000a00:	623b      	str	r3, [r7, #32]
	if (HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK)
 8000a02:	463b      	mov	r3, r7
 8000a04:	4619      	mov	r1, r3
 8000a06:	4806      	ldr	r0, [pc, #24]	; (8000a20 <CAN_FILTER_Init+0x4c>)
 8000a08:	f002 f873 	bl	8002af2 <HAL_CAN_ConfigFilter>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <CAN_FILTER_Init+0x42>
	{
		Error_Handler();
 8000a12:	f000 fc0a 	bl	800122a <Error_Handler>
	}

}
 8000a16:	bf00      	nop
 8000a18:	3728      	adds	r7, #40	; 0x28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000178 	.word	0x20000178

08000a24 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a2a:	4a1f      	ldr	r2, [pc, #124]	; (8000aa8 <MX_CAN_Init+0x84>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8000a2e:	4b1d      	ldr	r3, [pc, #116]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a30:	2202      	movs	r2, #2
 8000a32:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000a34:	4b1b      	ldr	r3, [pc, #108]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a3a:	4b1a      	ldr	r3, [pc, #104]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a42:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 8000a46:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000a48:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a4a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a4e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000a56:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000a68:	4b0e      	ldr	r3, [pc, #56]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000a74:	480b      	ldr	r0, [pc, #44]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a76:	f001 ff41 	bl	80028fc <HAL_CAN_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000a80:	f000 fbd3 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FILTER_Init();
 8000a84:	f7ff ffa6 	bl	80009d4 <CAN_FILTER_Init>

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000a88:	2102      	movs	r1, #2
 8000a8a:	4806      	ldr	r0, [pc, #24]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a8c:	f002 fb2e 	bl	80030ec <HAL_CAN_ActivateNotification>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_CAN_Init+0x76>
	{
		Error_Handler();
 8000a96:	f000 fbc8 	bl	800122a <Error_Handler>
	}

	HAL_CAN_Start(&hcan);
 8000a9a:	4802      	ldr	r0, [pc, #8]	; (8000aa4 <MX_CAN_Init+0x80>)
 8000a9c:	f002 f8f2 	bl	8002c84 <HAL_CAN_Start>
  /* USER CODE END CAN_Init 2 */

}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000178 	.word	0x20000178
 8000aa8:	40006400 	.word	0x40006400

08000aac <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b088      	sub	sp, #32
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab4:	f107 0310 	add.w	r3, r7, #16
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	4a20      	ldr	r2, [pc, #128]	; (8000b48 <HAL_CAN_MspInit+0x9c>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d139      	bne.n	8000b40 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000acc:	4b1f      	ldr	r3, [pc, #124]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000ace:	69db      	ldr	r3, [r3, #28]
 8000ad0:	4a1e      	ldr	r2, [pc, #120]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000ad2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ad6:	61d3      	str	r3, [r2, #28]
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000ada:	69db      	ldr	r3, [r3, #28]
 8000adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a18      	ldr	r2, [pc, #96]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <HAL_CAN_MspInit+0xa0>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000afc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b0a:	f107 0310 	add.w	r3, r7, #16
 8000b0e:	4619      	mov	r1, r3
 8000b10:	480f      	ldr	r0, [pc, #60]	; (8000b50 <HAL_CAN_MspInit+0xa4>)
 8000b12:	f003 f82f 	bl	8003b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b24:	f107 0310 	add.w	r3, r7, #16
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4809      	ldr	r0, [pc, #36]	; (8000b50 <HAL_CAN_MspInit+0xa4>)
 8000b2c:	f003 f822 	bl	8003b74 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2103      	movs	r1, #3
 8000b34:	2014      	movs	r0, #20
 8000b36:	f002 fdf8 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000b3a:	2014      	movs	r0, #20
 8000b3c:	f002 fe11 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000b40:	bf00      	nop
 8000b42:	3720      	adds	r7, #32
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40006400 	.word	0x40006400
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	40010800 	.word	0x40010800

08000b54 <CAN_Send_Status>:

/* USER CODE BEGIN 1 */



void CAN_Send_Status(uint8_t status){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	71fb      	strb	r3, [r7, #7]
	uint32_t TxMailbox;
	static const CAN_TxHeaderTypeDef TxHeader ={
			.StdId = BASE_ID + 3,
			.DLC = 1
	};
    HAL_CAN_AddTxMessage(&hcan, &TxHeader, &status, &TxMailbox);
 8000b5e:	f107 030c 	add.w	r3, r7, #12
 8000b62:	1dfa      	adds	r2, r7, #7
 8000b64:	4905      	ldr	r1, [pc, #20]	; (8000b7c <CAN_Send_Status+0x28>)
 8000b66:	4806      	ldr	r0, [pc, #24]	; (8000b80 <CAN_Send_Status+0x2c>)
 8000b68:	f002 f8d0 	bl	8002d0c <HAL_CAN_AddTxMessage>
    led_on(can);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f000 fa49 	bl	8001004 <led_on>
}
 8000b72:	bf00      	nop
 8000b74:	3710      	adds	r7, #16
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	08007484 	.word	0x08007484
 8000b80:	20000178 	.word	0x20000178

08000b84 <CAN_Set_InterLock_Group>:



__IO uint8_t interlock_group_id = 0;

void CAN_Set_InterLock_Group(uint8_t id){
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
	interlock_group_id = id;
 8000b8e:	4a04      	ldr	r2, [pc, #16]	; (8000ba0 <CAN_Set_InterLock_Group+0x1c>)
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	7013      	strb	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	200001a0 	.word	0x200001a0

08000ba4 <CAN_Send_Partial_Stop>:

void CAN_Send_Partial_Stop(){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
	uint32_t TxMailbox;
	static const CAN_TxHeaderTypeDef TxHeader ={
			.StdId = 0x1,
			.DLC = 1
	};
	uint8_t group_id = interlock_group_id;
 8000baa:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <CAN_Send_Partial_Stop+0x28>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	70fb      	strb	r3, [r7, #3]
    HAL_CAN_AddTxMessage(&hcan, &TxHeader, &group_id, &TxMailbox);
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	1cfa      	adds	r2, r7, #3
 8000bb6:	4906      	ldr	r1, [pc, #24]	; (8000bd0 <CAN_Send_Partial_Stop+0x2c>)
 8000bb8:	4806      	ldr	r0, [pc, #24]	; (8000bd4 <CAN_Send_Partial_Stop+0x30>)
 8000bba:	f002 f8a7 	bl	8002d0c <HAL_CAN_AddTxMessage>
    led_on(can);
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	f000 fa20 	bl	8001004 <led_on>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200001a0 	.word	0x200001a0
 8000bd0:	0800749c 	.word	0x0800749c
 8000bd4:	20000178 	.word	0x20000178

08000bd8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08c      	sub	sp, #48	; 0x30
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 8000be0:	f107 030c 	add.w	r3, r7, #12
 8000be4:	f107 0214 	add.w	r2, r7, #20
 8000be8:	2100      	movs	r1, #0
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f002 f95d 	bl	8002eaa <HAL_CAN_GetRxMessage>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 80ce 	bne.w	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
    {
    	led_on(can);
 8000bf8:	2000      	movs	r0, #0
 8000bfa:	f000 fa03 	bl	8001004 <led_on>
    	switch(RxHeader.StdId){
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	2b1a      	cmp	r3, #26
 8000c02:	f200 80c7 	bhi.w	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
 8000c06:	a201      	add	r2, pc, #4	; (adr r2, 8000c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0c:	08000c79 	.word	0x08000c79
 8000c10:	08000c81 	.word	0x08000c81
 8000c14:	08000d95 	.word	0x08000d95
 8000c18:	08000d95 	.word	0x08000d95
 8000c1c:	08000d95 	.word	0x08000d95
 8000c20:	08000d95 	.word	0x08000d95
 8000c24:	08000d95 	.word	0x08000d95
 8000c28:	08000d95 	.word	0x08000d95
 8000c2c:	08000d95 	.word	0x08000d95
 8000c30:	08000d95 	.word	0x08000d95
 8000c34:	08000d95 	.word	0x08000d95
 8000c38:	08000d95 	.word	0x08000d95
 8000c3c:	08000d95 	.word	0x08000d95
 8000c40:	08000d95 	.word	0x08000d95
 8000c44:	08000d95 	.word	0x08000d95
 8000c48:	08000d95 	.word	0x08000d95
 8000c4c:	08000d95 	.word	0x08000d95
 8000c50:	08000d95 	.word	0x08000d95
 8000c54:	08000d95 	.word	0x08000d95
 8000c58:	08000d95 	.word	0x08000d95
 8000c5c:	08000d95 	.word	0x08000d95
 8000c60:	08000d95 	.word	0x08000d95
 8000c64:	08000d95 	.word	0x08000d95
 8000c68:	08000d95 	.word	0x08000d95
 8000c6c:	08000c97 	.word	0x08000c97
 8000c70:	08000cc9 	.word	0x08000cc9
 8000c74:	08000cd3 	.word	0x08000cd3
    	case 0x0:
    	{
    		//emergency stop
    		ChangeMode(Stop);
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f000 fb07 	bl	800128c <ChangeMode>
    		return;
 8000c7e:	e089      	b.n	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
    		break;
    	}
    	case 0x01:
    	{
    		//Partial stop
    		if(interlock_group_id == RxData[0]){
 8000c80:	7b3a      	ldrb	r2, [r7, #12]
 8000c82:	4b46      	ldr	r3, [pc, #280]	; (8000d9c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	f040 8082 	bne.w	8000d92 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ba>
    			ChangeMode(Stop);
 8000c8e:	2000      	movs	r0, #0
 8000c90:	f000 fafc 	bl	800128c <ChangeMode>
    		}
    		return;
 8000c94:	e07d      	b.n	8000d92 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ba>
    		break;
    	}
    	case BASE_ID:
    	{
    		//set target
    		switch(motor_mode){
 8000c96:	4b42      	ldr	r3, [pc, #264]	; (8000da0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c8>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	d00e      	beq.n	8000cbc <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>
 8000c9e:	2b04      	cmp	r3, #4
 8000ca0:	dc10      	bgt.n	8000cc4 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d002      	beq.n	8000cac <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d004      	beq.n	8000cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>
    			memcpy(&positionPID.target,RxData,4);
    			break;
    		}
    		case Stop:
    		default:
    			break;
 8000caa:	e00b      	b.n	8000cc4 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
 8000cac:	68fb      	ldr	r3, [r7, #12]
    			memcpy(&currentPID.target,RxData,4);
 8000cae:	4a3d      	ldr	r2, [pc, #244]	; (8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8000cb0:	6213      	str	r3, [r2, #32]
    			break;
 8000cb2:	e008      	b.n	8000cc6 <HAL_CAN_RxFifo0MsgPendingCallback+0xee>
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    			memcpy(&positionPID.target,RxData,4);
 8000cb6:	4a3c      	ldr	r2, [pc, #240]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000cb8:	6213      	str	r3, [r2, #32]
    			break;
 8000cba:	e004      	b.n	8000cc6 <HAL_CAN_RxFifo0MsgPendingCallback+0xee>
 8000cbc:	68fb      	ldr	r3, [r7, #12]
    			memcpy(&positionPID.target,RxData,4);
 8000cbe:	4a3a      	ldr	r2, [pc, #232]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000cc0:	6213      	str	r3, [r2, #32]
    			break;
 8000cc2:	e000      	b.n	8000cc6 <HAL_CAN_RxFifo0MsgPendingCallback+0xee>
    			break;
 8000cc4:	bf00      	nop
    		}
    		return;
 8000cc6:	e065      	b.n	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
    		break;
    	}
    	case BASE_ID + 1:
		{
			//mode setting
			ChangeMode(RxData[0]);
 8000cc8:	7b3b      	ldrb	r3, [r7, #12]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 fade 	bl	800128c <ChangeMode>
			return;
 8000cd0:	e060      	b.n	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
			//parameter setting
			/*
			 * byte: parameter index
			 * float: parameter value
			 */
			switch(RxData[0]){
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	2b08      	cmp	r3, #8
 8000cd6:	d85a      	bhi.n	8000d8e <HAL_CAN_RxFifo0MsgPendingCallback+0x1b6>
 8000cd8:	a201      	add	r2, pc, #4	; (adr r2, 8000ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8000cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cde:	bf00      	nop
 8000ce0:	08000d05 	.word	0x08000d05
 8000ce4:	08000d15 	.word	0x08000d15
 8000ce8:	08000d25 	.word	0x08000d25
 8000cec:	08000d35 	.word	0x08000d35
 8000cf0:	08000d45 	.word	0x08000d45
 8000cf4:	08000d55 	.word	0x08000d55
 8000cf8:	08000d65 	.word	0x08000d65
 8000cfc:	08000d75 	.word	0x08000d75
 8000d00:	08000d85 	.word	0x08000d85
			case 0:{memcpy(&currentPID.PGain,RxData + 1,4);break;}
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	3301      	adds	r3, #1
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b25      	ldr	r3, [pc, #148]	; (8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	e03d      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 1:{memcpy(&currentPID.IGain,RxData + 1,4);break;}
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	3301      	adds	r3, #1
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b21      	ldr	r3, [pc, #132]	; (8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	e035      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 2:{memcpy(&currentPID.DGain,RxData + 1,4);break;}
 8000d24:	f107 030c 	add.w	r3, r7, #12
 8000d28:	3301      	adds	r3, #1
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b1d      	ldr	r3, [pc, #116]	; (8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	e02d      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 3:{memcpy(&currentPID.max,  RxData + 1,4);break;}
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	3301      	adds	r3, #1
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1cc>)
 8000d40:	611a      	str	r2, [r3, #16]
 8000d42:	e025      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>

			case 4:{memcpy(&positionPID.PGain,RxData + 1,4);break;}
 8000d44:	f107 030c 	add.w	r3, r7, #12
 8000d48:	3301      	adds	r3, #1
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	4b16      	ldr	r3, [pc, #88]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	e01d      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 5:{memcpy(&positionPID.IGain,RxData + 1,4);break;}
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	3301      	adds	r3, #1
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	e015      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 6:{memcpy(&positionPID.DGain,RxData + 1,4);break;}
 8000d64:	f107 030c 	add.w	r3, r7, #12
 8000d68:	3301      	adds	r3, #1
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	e00d      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			case 7:{memcpy(&positionPID.max,  RxData + 1,4);break;}
 8000d74:	f107 030c 	add.w	r3, r7, #12
 8000d78:	3301      	adds	r3, #1
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d0>)
 8000d80:	611a      	str	r2, [r3, #16]
 8000d82:	e005      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>

			case 8:{CAN_Set_InterLock_Group(RxData[1]);break;}
 8000d84:	7b7b      	ldrb	r3, [r7, #13]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff fefc 	bl	8000b84 <CAN_Set_InterLock_Group>
 8000d8c:	e000      	b.n	8000d90 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>
			default:break;
 8000d8e:	bf00      	nop
			}
			return;
 8000d90:	e000      	b.n	8000d94 <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>
    		return;
 8000d92:	bf00      	nop
			break;
		}
    	}

    }
}
 8000d94:	3730      	adds	r7, #48	; 0x30
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200001a0 	.word	0x200001a0
 8000da0:	200001b0 	.word	0x200001b0
 8000da4:	20000030 	.word	0x20000030
 8000da8:	20000054 	.word	0x20000054

08000dac <InitADC>:

// It is uint16_t. but I use uint32_t for DMA.
uint32_t current = 0;

void InitADC()
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
    HAL_ADCEx_Calibration_Start(&hadc1);
 8000db0:	4808      	ldr	r0, [pc, #32]	; (8000dd4 <InitADC+0x28>)
 8000db2:	f001 fcf5 	bl	80027a0 <HAL_ADCEx_Calibration_Start>
    HAL_ADC_Start_DMA(&hadc1,&current, 1);
 8000db6:	2201      	movs	r2, #1
 8000db8:	4907      	ldr	r1, [pc, #28]	; (8000dd8 <InitADC+0x2c>)
 8000dba:	4806      	ldr	r0, [pc, #24]	; (8000dd4 <InitADC+0x28>)
 8000dbc:	f001 f9fc 	bl	80021b8 <HAL_ADC_Start_DMA>
    hdma_adc1.Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT);
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <InitADC+0x30>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <InitADC+0x30>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f022 0206 	bic.w	r2, r2, #6
 8000dce:	601a      	str	r2, [r3, #0]
}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000104 	.word	0x20000104
 8000dd8:	200001a4 	.word	0x200001a4
 8000ddc:	20000134 	.word	0x20000134

08000de0 <GetLawCurrent>:
    */
    return (float)current / UINT16_MAX * 3.3 / CURRENT_REGISTER * A_COEFF;
}

uint16_t GetLawCurrent()
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
    return current;
 8000de4:	4b03      	ldr	r3, [pc, #12]	; (8000df4 <GetLawCurrent+0x14>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	b29b      	uxth	r3, r3
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200001a4 	.word	0x200001a4

08000df8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6153      	str	r3, [r2, #20]
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <MX_DMA_Init+0x38>)
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2100      	movs	r1, #0
 8000e1a:	200b      	movs	r0, #11
 8000e1c:	f002 fc85 	bl	800372a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e20:	200b      	movs	r0, #11
 8000e22:	f002 fc9e 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000

08000e34 <ClearFault>:
{
    // read status1
    return (uint8_t)(SPI_Read(0x2));
}
void ClearFault()
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
    SPI_Write(8, 0b10001001);
 8000e38:	2189      	movs	r1, #137	; 0x89
 8000e3a:	2008      	movs	r0, #8
 8000e3c:	f000 fc30 	bl	80016a0 <SPI_Write>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <Encoder_OverflowCallback>:
#include "tim.h"
#include "encoder.h"

int overflowcnt = 0;

void Encoder_OverflowCallback(){
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

    __HAL_TIM_CLEAR_FLAG(&htim2, TIM_IT_UPDATE);
 8000e48:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <Encoder_OverflowCallback+0x3c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f06f 0201 	mvn.w	r2, #1
 8000e50:	611a      	str	r2, [r3, #16]
    if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)) //0 → 65535
 8000e52:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <Encoder_OverflowCallback+0x3c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0310 	and.w	r3, r3, #16
 8000e5c:	2b10      	cmp	r3, #16
 8000e5e:	d105      	bne.n	8000e6c <Encoder_OverflowCallback+0x28>
    {
        overflowcnt --;
 8000e60:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <Encoder_OverflowCallback+0x40>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	3b01      	subs	r3, #1
 8000e66:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <Encoder_OverflowCallback+0x40>)
 8000e68:	6013      	str	r3, [r2, #0]
    else //65535 → 0
    {
        overflowcnt ++;

    }
}
 8000e6a:	e004      	b.n	8000e76 <Encoder_OverflowCallback+0x32>
        overflowcnt ++;
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <Encoder_OverflowCallback+0x40>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	3301      	adds	r3, #1
 8000e72:	4a04      	ldr	r2, [pc, #16]	; (8000e84 <Encoder_OverflowCallback+0x40>)
 8000e74:	6013      	str	r3, [r2, #0]
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000264 	.word	0x20000264
 8000e84:	200001a8 	.word	0x200001a8

08000e88 <Encoder_GetPosition>:
float Encoder_GetPosition(){
 8000e88:	b598      	push	{r3, r4, r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	return (float)overflowcnt * UINT16_MAX + htim2.Instance->CNT;
 8000e8c:	4b0c      	ldr	r3, [pc, #48]	; (8000ec0 <Encoder_GetPosition+0x38>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fa15 	bl	80002c0 <__aeabi_i2f>
 8000e96:	4603      	mov	r3, r0
 8000e98:	490a      	ldr	r1, [pc, #40]	; (8000ec4 <Encoder_GetPosition+0x3c>)
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fa64 	bl	8000368 <__aeabi_fmul>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	461c      	mov	r4, r3
 8000ea4:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <Encoder_GetPosition+0x40>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fa04 	bl	80002b8 <__aeabi_ui2f>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	f7ff f94f 	bl	8000158 <__addsf3>
 8000eba:	4603      	mov	r3, r0
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	bd98      	pop	{r3, r4, r7, pc}
 8000ec0:	200001a8 	.word	0x200001a8
 8000ec4:	477fff00 	.word	0x477fff00
 8000ec8:	20000264 	.word	0x20000264

08000ecc <Encoder_Reset>:

void Encoder_Reset(){
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
	overflowcnt = 0;
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <Encoder_Reset+0x1c>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
	htim2.Instance->CNT =0;
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <Encoder_Reset+0x20>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2200      	movs	r2, #0
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000ede:	bf00      	nop
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	200001a8 	.word	0x200001a8
 8000eec:	20000264 	.word	0x20000264

08000ef0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f04:	4b34      	ldr	r3, [pc, #208]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f06:	699b      	ldr	r3, [r3, #24]
 8000f08:	4a33      	ldr	r2, [pc, #204]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f0a:	f043 0310 	orr.w	r3, r3, #16
 8000f0e:	6193      	str	r3, [r2, #24]
 8000f10:	4b31      	ldr	r3, [pc, #196]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f12:	699b      	ldr	r3, [r3, #24]
 8000f14:	f003 0310 	and.w	r3, r3, #16
 8000f18:	60fb      	str	r3, [r7, #12]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f1c:	4b2e      	ldr	r3, [pc, #184]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f1e:	699b      	ldr	r3, [r3, #24]
 8000f20:	4a2d      	ldr	r2, [pc, #180]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f22:	f043 0320 	orr.w	r3, r3, #32
 8000f26:	6193      	str	r3, [r2, #24]
 8000f28:	4b2b      	ldr	r3, [pc, #172]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f2a:	699b      	ldr	r3, [r3, #24]
 8000f2c:	f003 0320 	and.w	r3, r3, #32
 8000f30:	60bb      	str	r3, [r7, #8]
 8000f32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f34:	4b28      	ldr	r3, [pc, #160]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f36:	699b      	ldr	r3, [r3, #24]
 8000f38:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f3a:	f043 0304 	orr.w	r3, r3, #4
 8000f3e:	6193      	str	r3, [r2, #24]
 8000f40:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f42:	699b      	ldr	r3, [r3, #24]
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4c:	4b22      	ldr	r3, [pc, #136]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	4a21      	ldr	r2, [pc, #132]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f52:	f043 0308 	orr.w	r3, r3, #8
 8000f56:	6193      	str	r3, [r2, #24]
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <MX_GPIO_Init+0xe8>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	f003 0308 	and.w	r3, r3, #8
 8000f60:	603b      	str	r3, [r7, #0]
 8000f62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, nSleep_Pin|PH_Pin|nSCS_Pin|DRVOFF_Pin
 8000f64:	2200      	movs	r2, #0
 8000f66:	f641 31e2 	movw	r1, #7138	; 0x1be2
 8000f6a:	481c      	ldr	r0, [pc, #112]	; (8000fdc <MX_GPIO_Init+0xec>)
 8000f6c:	f002 ff9d 	bl	8003eaa <HAL_GPIO_WritePin>
                          |LED_STATE2_Pin|LED_STATE1_Pin|LED_MOTOR_Pin|LED_CAN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LimitA_Pin|LimitB_Pin;
 8000f70:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000f74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f76:	4b1a      	ldr	r3, [pc, #104]	; (8000fe0 <MX_GPIO_Init+0xf0>)
 8000f78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 0310 	add.w	r3, r7, #16
 8000f82:	4619      	mov	r1, r3
 8000f84:	4817      	ldr	r0, [pc, #92]	; (8000fe4 <MX_GPIO_Init+0xf4>)
 8000f86:	f002 fdf5 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nFAULT_Pin;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(nFAULT_GPIO_Port, &GPIO_InitStruct);
 8000f96:	f107 0310 	add.w	r3, r7, #16
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	480f      	ldr	r0, [pc, #60]	; (8000fdc <MX_GPIO_Init+0xec>)
 8000f9e:	f002 fde9 	bl	8003b74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = nSleep_Pin|PH_Pin|nSCS_Pin|DRVOFF_Pin
 8000fa2:	f641 33e2 	movw	r3, #7138	; 0x1be2
 8000fa6:	613b      	str	r3, [r7, #16]
                          |LED_STATE2_Pin|LED_STATE1_Pin|LED_MOTOR_Pin|LED_CAN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4808      	ldr	r0, [pc, #32]	; (8000fdc <MX_GPIO_Init+0xec>)
 8000fbc:	f002 fdda 	bl	8003b74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	2028      	movs	r0, #40	; 0x28
 8000fc6:	f002 fbb0 	bl	800372a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000fca:	2028      	movs	r0, #40	; 0x28
 8000fcc:	f002 fbc9 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8000fd0:	bf00      	nop
 8000fd2:	3720      	adds	r7, #32
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010c00 	.word	0x40010c00
 8000fe0:	10210000 	.word	0x10210000
 8000fe4:	40011000 	.word	0x40011000

08000fe8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	StopFromLimit(GPIO_Pin);
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f000 fa65 	bl	80014c4 <StopFromLimit>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <led_on>:
	{LED_STATE1_GPIO_Port,LED_STATE1_Pin,0,0},
	{LED_STATE2_GPIO_Port,LED_STATE2_Pin,0,0}
};

void led_on(led name)
{
 8001004:	b590      	push	{r4, r7, lr}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
    // if the led is off.
    if (led_list[name].is_high == 0)
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4a11      	ldr	r2, [pc, #68]	; (8001058 <led_on+0x54>)
 8001012:	011b      	lsls	r3, r3, #4
 8001014:	4413      	add	r3, r2
 8001016:	330c      	adds	r3, #12
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d117      	bne.n	800104e <led_on+0x4a>
    {
        HAL_GPIO_WritePin(led_list[name].gpio, led_list[name].pin, GPIO_PIN_SET);
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	4a0d      	ldr	r2, [pc, #52]	; (8001058 <led_on+0x54>)
 8001022:	011b      	lsls	r3, r3, #4
 8001024:	4413      	add	r3, r2
 8001026:	6818      	ldr	r0, [r3, #0]
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <led_on+0x54>)
 800102c:	011b      	lsls	r3, r3, #4
 800102e:	4413      	add	r3, r2
 8001030:	3304      	adds	r3, #4
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	4619      	mov	r1, r3
 8001038:	f002 ff37 	bl	8003eaa <HAL_GPIO_WritePin>
        led_list[name].before_tick = HAL_GetTick();
 800103c:	79fc      	ldrb	r4, [r7, #7]
 800103e:	f000 ffb5 	bl	8001fac <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	4904      	ldr	r1, [pc, #16]	; (8001058 <led_on+0x54>)
 8001046:	0123      	lsls	r3, r4, #4
 8001048:	440b      	add	r3, r1
 800104a:	3308      	adds	r3, #8
 800104c:	601a      	str	r2, [r3, #0]
    }
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bd90      	pop	{r4, r7, pc}
 8001056:	bf00      	nop
 8001058:	20000000 	.word	0x20000000

0800105c <led_process>:

void led_process(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_LIST_SIZE; i++)
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	e02d      	b.n	80010c4 <led_process+0x68>
    {
        if (led_list[i].is_high || HAL_GetTick() - led_list[i].before_tick > LED_INTERVAL)
 8001068:	4a1a      	ldr	r2, [pc, #104]	; (80010d4 <led_process+0x78>)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	011b      	lsls	r3, r3, #4
 800106e:	4413      	add	r3, r2
 8001070:	330c      	adds	r3, #12
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d10c      	bne.n	8001092 <led_process+0x36>
 8001078:	f000 ff98 	bl	8001fac <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	4915      	ldr	r1, [pc, #84]	; (80010d4 <led_process+0x78>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	011b      	lsls	r3, r3, #4
 8001084:	440b      	add	r3, r1
 8001086:	3308      	adds	r3, #8
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001090:	d915      	bls.n	80010be <led_process+0x62>
        {
            HAL_GPIO_WritePin(led_list[i].gpio, led_list[i].pin, GPIO_PIN_RESET);
 8001092:	4a10      	ldr	r2, [pc, #64]	; (80010d4 <led_process+0x78>)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	011b      	lsls	r3, r3, #4
 8001098:	4413      	add	r3, r2
 800109a:	6818      	ldr	r0, [r3, #0]
 800109c:	4a0d      	ldr	r2, [pc, #52]	; (80010d4 <led_process+0x78>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	011b      	lsls	r3, r3, #4
 80010a2:	4413      	add	r3, r2
 80010a4:	3304      	adds	r3, #4
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	4619      	mov	r1, r3
 80010ac:	f002 fefd 	bl	8003eaa <HAL_GPIO_WritePin>
            led_list[i].is_high = 0;
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <led_process+0x78>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	4413      	add	r3, r2
 80010b8:	330c      	adds	r3, #12
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < LED_LIST_SIZE; i++)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	3301      	adds	r3, #1
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	ddce      	ble.n	8001068 <led_process+0xc>
        }
    }
}
 80010ca:	bf00      	nop
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000000 	.word	0x20000000

080010d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010dc:	f000 ff0e 	bl	8001efc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e0:	f000 f848 	bl	8001174 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e4:	f7ff ff04 	bl	8000ef0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010e8:	f7ff fe86 	bl	8000df8 <MX_DMA_Init>
  MX_CAN_Init();
 80010ec:	f7ff fc9a 	bl	8000a24 <MX_CAN_Init>
  MX_SPI1_Init();
 80010f0:	f000 fa44 	bl	800157c <MX_SPI1_Init>
  MX_TIM1_Init();
 80010f4:	f000 fc7a 	bl	80019ec <MX_TIM1_Init>
  MX_ADC1_Init();
 80010f8:	f7ff fbc6 	bl	8000888 <MX_ADC1_Init>
  MX_TIM2_Init();
 80010fc:	f000 fd16 	bl	8001b2c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001100:	f000 fd68 	bl	8001bd4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  led_on(state1);
 8001104:	2001      	movs	r0, #1
 8001106:	f7ff ff7d 	bl	8001004 <led_on>
  led_on(state2);
 800110a:	2002      	movs	r0, #2
 800110c:	f7ff ff7a 	bl	8001004 <led_on>
  led_on(can);
 8001110:	2000      	movs	r0, #0
 8001112:	f7ff ff77 	bl	8001004 <led_on>
  led_process();
 8001116:	f7ff ffa1 	bl	800105c <led_process>
  Activate();
 800111a:	f000 f92f 	bl	800137c <Activate>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin)==GPIO_PIN_RESET){
 800111e:	2101      	movs	r1, #1
 8001120:	4812      	ldr	r0, [pc, #72]	; (800116c <main+0x94>)
 8001122:	f002 feab 	bl	8003e7c <HAL_GPIO_ReadPin>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d107      	bne.n	800113c <main+0x64>
		  led_on(can);
 800112c:	2000      	movs	r0, #0
 800112e:	f7ff ff69 	bl	8001004 <led_on>
		  ClearFault();
 8001132:	f7ff fe7f 	bl	8000e34 <ClearFault>
		  ChangeMode(Stop);
 8001136:	2000      	movs	r0, #0
 8001138:	f000 f8a8 	bl	800128c <ChangeMode>
	  }
	  static int lasttime_send_stop = 0;
	  if(GetMode() == Interlock_Waiting && HAL_GetTick() - lasttime_send_stop>50){
 800113c:	f000 f87a 	bl	8001234 <GetMode>
 8001140:	4603      	mov	r3, r0
 8001142:	2b05      	cmp	r3, #5
 8001144:	d10f      	bne.n	8001166 <main+0x8e>
 8001146:	f000 ff31 	bl	8001fac <HAL_GetTick>
 800114a:	4603      	mov	r3, r0
 800114c:	4a08      	ldr	r2, [pc, #32]	; (8001170 <main+0x98>)
 800114e:	6812      	ldr	r2, [r2, #0]
 8001150:	1a9b      	subs	r3, r3, r2
 8001152:	2b32      	cmp	r3, #50	; 0x32
 8001154:	d907      	bls.n	8001166 <main+0x8e>
		  CAN_Send_Partial_Stop();
 8001156:	f7ff fd25 	bl	8000ba4 <CAN_Send_Partial_Stop>
		  lasttime_send_stop = HAL_GetTick();
 800115a:	f000 ff27 	bl	8001fac <HAL_GetTick>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	4b03      	ldr	r3, [pc, #12]	; (8001170 <main+0x98>)
 8001164:	601a      	str	r2, [r3, #0]
	  }

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  led_process();
 8001166:	f7ff ff79 	bl	800105c <led_process>
  {
 800116a:	e7d8      	b.n	800111e <main+0x46>
 800116c:	40010c00 	.word	0x40010c00
 8001170:	200001ac 	.word	0x200001ac

08001174 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b094      	sub	sp, #80	; 0x50
 8001178:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800117e:	2228      	movs	r2, #40	; 0x28
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f005 f98c 	bl	80064a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001188:	f107 0314 	add.w	r3, r7, #20
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
 8001196:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011a4:	2301      	movs	r3, #1
 80011a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b2:	2301      	movs	r3, #1
 80011b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b6:	2302      	movs	r3, #2
 80011b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011c0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80011c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 fe9e 	bl	8003f0c <HAL_RCC_OscConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011d6:	f000 f828 	bl	800122a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011da:	230f      	movs	r3, #15
 80011dc:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011de:	2302      	movs	r3, #2
 80011e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ea:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2102      	movs	r1, #2
 80011f6:	4618      	mov	r0, r3
 80011f8:	f003 f90a 	bl	8004410 <HAL_RCC_ClockConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001202:	f000 f812 	bl	800122a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001206:	2302      	movs	r3, #2
 8001208:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800120a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800120e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4618      	mov	r0, r3
 8001214:	f003 fa76 	bl	8004704 <HAL_RCCEx_PeriphCLKConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800121e:	f000 f804 	bl	800122a <Error_Handler>
  }
}
 8001222:	bf00      	nop
 8001224:	3750      	adds	r7, #80	; 0x50
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122e:	b672      	cpsid	i
}
 8001230:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001232:	e7fe      	b.n	8001232 <Error_Handler+0x8>

08001234 <GetMode>:

void SetPWMAndDirection(int32_t pwm);
int GetCurrentDirection();

__IO MotorMode motor_mode = Stop;
MotorMode GetMode(){
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
	return motor_mode;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <GetMode+0x14>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	b2db      	uxtb	r3, r3
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	bc80      	pop	{r7}
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	200001b0 	.word	0x200001b0

0800124c <StateReset>:
void StateReset(){
 800124c:	b598      	push	{r3, r4, r7, lr}
 800124e:	af00      	add	r7, sp, #0
	PID_Reset(&currentPID,GetCurrentDirection() * GetLawCurrent());
 8001250:	f000 f98a 	bl	8001568 <GetCurrentDirection>
 8001254:	4604      	mov	r4, r0
 8001256:	f7ff fdc3 	bl	8000de0 <GetLawCurrent>
 800125a:	4603      	mov	r3, r0
 800125c:	fb04 f303 	mul.w	r3, r4, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f82d 	bl	80002c0 <__aeabi_i2f>
 8001266:	4603      	mov	r3, r0
 8001268:	4619      	mov	r1, r3
 800126a:	4806      	ldr	r0, [pc, #24]	; (8001284 <StateReset+0x38>)
 800126c:	f7ff fafb 	bl	8000866 <PID_Reset>
	PID_Reset(&positionPID,0);
 8001270:	f04f 0100 	mov.w	r1, #0
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <StateReset+0x3c>)
 8001276:	f7ff faf6 	bl	8000866 <PID_Reset>
	Encoder_Reset();
 800127a:	f7ff fe27 	bl	8000ecc <Encoder_Reset>
}
 800127e:	bf00      	nop
 8001280:	bd98      	pop	{r3, r4, r7, pc}
 8001282:	bf00      	nop
 8001284:	20000030 	.word	0x20000030
 8001288:	20000054 	.word	0x20000054

0800128c <ChangeMode>:
void ChangeMode(MotorMode mode){
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
	motor_mode = mode;
 8001296:	4a1a      	ldr	r2, [pc, #104]	; (8001300 <ChangeMode+0x74>)
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	7013      	strb	r3, [r2, #0]
	if(motor_mode == Stop ||motor_mode == Interlock_Waiting){
 800129c:	4b18      	ldr	r3, [pc, #96]	; (8001300 <ChangeMode+0x74>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d004      	beq.n	80012b0 <ChangeMode+0x24>
 80012a6:	4b16      	ldr	r3, [pc, #88]	; (8001300 <ChangeMode+0x74>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b05      	cmp	r3, #5
 80012ae:	d10f      	bne.n	80012d0 <ChangeMode+0x44>
		HAL_GPIO_WritePin(LED_MOTOR_GPIO_Port, LED_MOTOR_Pin, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012b6:	4813      	ldr	r0, [pc, #76]	; (8001304 <ChangeMode+0x78>)
 80012b8:	f002 fdf7 	bl	8003eaa <HAL_GPIO_WritePin>
		//pid control stop
		HAL_TIM_Base_Stop_IT(&htim3);
 80012bc:	4812      	ldr	r0, [pc, #72]	; (8001308 <ChangeMode+0x7c>)
 80012be:	f003 ff09 	bl	80050d4 <HAL_TIM_Base_Stop_IT>
		//pwm stop
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80012c2:	2100      	movs	r1, #0
 80012c4:	4811      	ldr	r0, [pc, #68]	; (800130c <ChangeMode+0x80>)
 80012c6:	f004 f885 	bl	80053d4 <HAL_TIM_PWM_Stop>
		StateReset();
 80012ca:	f7ff ffbf 	bl	800124c <StateReset>
 80012ce:	e00c      	b.n	80012ea <ChangeMode+0x5e>
	}else{

		HAL_GPIO_WritePin(LED_MOTOR_GPIO_Port, LED_MOTOR_Pin, GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012d6:	480b      	ldr	r0, [pc, #44]	; (8001304 <ChangeMode+0x78>)
 80012d8:	f002 fde7 	bl	8003eaa <HAL_GPIO_WritePin>
		//pid control start
		HAL_TIM_Base_Start_IT(&htim3);
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <ChangeMode+0x7c>)
 80012de:	f003 fea7 	bl	8005030 <HAL_TIM_Base_Start_IT>
		//pwm start
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012e2:	2100      	movs	r1, #0
 80012e4:	4809      	ldr	r0, [pc, #36]	; (800130c <ChangeMode+0x80>)
 80012e6:	f003 ffd3 	bl	8005290 <HAL_TIM_PWM_Start>
	}
	CAN_Send_Status(motor_mode);
 80012ea:	4b05      	ldr	r3, [pc, #20]	; (8001300 <ChangeMode+0x74>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fc2f 	bl	8000b54 <CAN_Send_Status>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200001b0 	.word	0x200001b0
 8001304:	40010c00 	.word	0x40010c00
 8001308:	200002ac 	.word	0x200002ac
 800130c:	2000021c 	.word	0x2000021c

08001310 <DriverActivate>:

void DriverActivate(){
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	2102      	movs	r1, #2
 8001318:	4817      	ldr	r0, [pc, #92]	; (8001378 <DriverActivate+0x68>)
 800131a:	f002 fdc6 	bl	8003eaa <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(DRVOFF_GPIO_Port, DRVOFF_Pin, GPIO_PIN_SET);
 800131e:	2201      	movs	r2, #1
 8001320:	2120      	movs	r1, #32
 8001322:	4815      	ldr	r0, [pc, #84]	; (8001378 <DriverActivate+0x68>)
 8001324:	f002 fdc1 	bl	8003eaa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_SET);
 8001328:	2201      	movs	r2, #1
 800132a:	2102      	movs	r1, #2
 800132c:	4812      	ldr	r0, [pc, #72]	; (8001378 <DriverActivate+0x68>)
 800132e:	f002 fdbc 	bl	8003eaa <HAL_GPIO_WritePin>

	while(HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin)!=GPIO_PIN_RESET){
 8001332:	e004      	b.n	800133e <DriverActivate+0x2e>
	  led_on(state1);
 8001334:	2001      	movs	r0, #1
 8001336:	f7ff fe65 	bl	8001004 <led_on>
	  led_process();
 800133a:	f7ff fe8f 	bl	800105c <led_process>
	while(HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin)!=GPIO_PIN_RESET){
 800133e:	2101      	movs	r1, #1
 8001340:	480d      	ldr	r0, [pc, #52]	; (8001378 <DriverActivate+0x68>)
 8001342:	f002 fd9b 	bl	8003e7c <HAL_GPIO_ReadPin>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1f3      	bne.n	8001334 <DriverActivate+0x24>
	}
	while(HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin)!=GPIO_PIN_SET){
 800134c:	e006      	b.n	800135c <DriverActivate+0x4c>
	  led_on(state2);
 800134e:	2002      	movs	r0, #2
 8001350:	f7ff fe58 	bl	8001004 <led_on>
	  ClearFault();
 8001354:	f7ff fd6e 	bl	8000e34 <ClearFault>
	  led_process();
 8001358:	f7ff fe80 	bl	800105c <led_process>
	while(HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin)!=GPIO_PIN_SET){
 800135c:	2101      	movs	r1, #1
 800135e:	4806      	ldr	r0, [pc, #24]	; (8001378 <DriverActivate+0x68>)
 8001360:	f002 fd8c 	bl	8003e7c <HAL_GPIO_ReadPin>
 8001364:	4603      	mov	r3, r0
 8001366:	2b01      	cmp	r3, #1
 8001368:	d1f1      	bne.n	800134e <DriverActivate+0x3e>
	}
	HAL_GPIO_WritePin(DRVOFF_GPIO_Port, DRVOFF_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	4802      	ldr	r0, [pc, #8]	; (8001378 <DriverActivate+0x68>)
 8001370:	f002 fd9b 	bl	8003eaa <HAL_GPIO_WritePin>
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}
 8001378:	40010c00 	.word	0x40010c00

0800137c <Activate>:
void Activate(){
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001380:	213c      	movs	r1, #60	; 0x3c
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <Activate+0x20>)
 8001384:	f004 f92c 	bl	80055e0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 8001388:	4804      	ldr	r0, [pc, #16]	; (800139c <Activate+0x20>)
 800138a:	f003 fe51 	bl	8005030 <HAL_TIM_Base_Start_IT>
	DriverActivate();
 800138e:	f7ff ffbf 	bl	8001310 <DriverActivate>
	InitADC();
 8001392:	f7ff fd0b 	bl	8000dac <InitADC>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20000264 	.word	0x20000264

080013a0 <MotorControlUpdate>:
float encoder_position;
int32_t pwm=0;
/*
Position -> Current -> PWM
*/
void MotorControlUpdate(){
 80013a0:	b598      	push	{r3, r4, r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	led_on(state1);
 80013a4:	2001      	movs	r0, #1
 80013a6:	f7ff fe2d 	bl	8001004 <led_on>
//	if(!HAL_GPIO_ReadPin(nFAULT_GPIO_Port, nFAULT_Pin))return;

	switch(motor_mode){
 80013aa:	4b41      	ldr	r3, [pc, #260]	; (80014b0 <MotorControlUpdate+0x110>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b05      	cmp	r3, #5
 80013b2:	d86b      	bhi.n	800148c <MotorControlUpdate+0xec>
 80013b4:	a201      	add	r2, pc, #4	; (adr r2, 80013bc <MotorControlUpdate+0x1c>)
 80013b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ba:	bf00      	nop
 80013bc:	08001495 	.word	0x08001495
 80013c0:	08001495 	.word	0x08001495
 80013c4:	080013d5 	.word	0x080013d5
 80013c8:	08001405 	.word	0x08001405
 80013cc:	08001449 	.word	0x08001449
 80013d0:	08001495 	.word	0x08001495
		//TODO
		break;
	}
	case Current:
	{
		pwm = PID_Update(&currentPID, GetCurrentDirection() * GetLawCurrent());
 80013d4:	f000 f8c8 	bl	8001568 <GetCurrentDirection>
 80013d8:	4604      	mov	r4, r0
 80013da:	f7ff fd01 	bl	8000de0 <GetLawCurrent>
 80013de:	4603      	mov	r3, r0
 80013e0:	fb04 f303 	mul.w	r3, r4, r3
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7fe ff6b 	bl	80002c0 <__aeabi_i2f>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4619      	mov	r1, r3
 80013ee:	4831      	ldr	r0, [pc, #196]	; (80014b4 <MotorControlUpdate+0x114>)
 80013f0:	f7ff f9a6 	bl	8000740 <PID_Update>
 80013f4:	4603      	mov	r3, r0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff f97c 	bl	80006f4 <__aeabi_f2iz>
 80013fc:	4603      	mov	r3, r0
 80013fe:	4a2e      	ldr	r2, [pc, #184]	; (80014b8 <MotorControlUpdate+0x118>)
 8001400:	6013      	str	r3, [r2, #0]
		break;
 8001402:	e048      	b.n	8001496 <MotorControlUpdate+0xf6>
	}
	case Position:
	{
		currentPID.target = PID_Update(&positionPID, Encoder_GetPosition());
 8001404:	f7ff fd40 	bl	8000e88 <Encoder_GetPosition>
 8001408:	4603      	mov	r3, r0
 800140a:	4619      	mov	r1, r3
 800140c:	482b      	ldr	r0, [pc, #172]	; (80014bc <MotorControlUpdate+0x11c>)
 800140e:	f7ff f997 	bl	8000740 <PID_Update>
 8001412:	4603      	mov	r3, r0
 8001414:	4a27      	ldr	r2, [pc, #156]	; (80014b4 <MotorControlUpdate+0x114>)
 8001416:	6213      	str	r3, [r2, #32]
		pwm = PID_Update(&currentPID, GetCurrentDirection() * GetLawCurrent());
 8001418:	f000 f8a6 	bl	8001568 <GetCurrentDirection>
 800141c:	4604      	mov	r4, r0
 800141e:	f7ff fcdf 	bl	8000de0 <GetLawCurrent>
 8001422:	4603      	mov	r3, r0
 8001424:	fb04 f303 	mul.w	r3, r4, r3
 8001428:	4618      	mov	r0, r3
 800142a:	f7fe ff49 	bl	80002c0 <__aeabi_i2f>
 800142e:	4603      	mov	r3, r0
 8001430:	4619      	mov	r1, r3
 8001432:	4820      	ldr	r0, [pc, #128]	; (80014b4 <MotorControlUpdate+0x114>)
 8001434:	f7ff f984 	bl	8000740 <PID_Update>
 8001438:	4603      	mov	r3, r0
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f95a 	bl	80006f4 <__aeabi_f2iz>
 8001440:	4603      	mov	r3, r0
 8001442:	4a1d      	ldr	r2, [pc, #116]	; (80014b8 <MotorControlUpdate+0x118>)
 8001444:	6013      	str	r3, [r2, #0]
		break;
 8001446:	e026      	b.n	8001496 <MotorControlUpdate+0xf6>
	}
	case Interlock_Position:
	{
		currentPID.target = PID_Update(&positionPID, Encoder_GetPosition());
 8001448:	f7ff fd1e 	bl	8000e88 <Encoder_GetPosition>
 800144c:	4603      	mov	r3, r0
 800144e:	4619      	mov	r1, r3
 8001450:	481a      	ldr	r0, [pc, #104]	; (80014bc <MotorControlUpdate+0x11c>)
 8001452:	f7ff f975 	bl	8000740 <PID_Update>
 8001456:	4603      	mov	r3, r0
 8001458:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <MotorControlUpdate+0x114>)
 800145a:	6213      	str	r3, [r2, #32]
		pwm = PID_Update(&currentPID, GetCurrentDirection() * GetLawCurrent());
 800145c:	f000 f884 	bl	8001568 <GetCurrentDirection>
 8001460:	4604      	mov	r4, r0
 8001462:	f7ff fcbd 	bl	8000de0 <GetLawCurrent>
 8001466:	4603      	mov	r3, r0
 8001468:	fb04 f303 	mul.w	r3, r4, r3
 800146c:	4618      	mov	r0, r3
 800146e:	f7fe ff27 	bl	80002c0 <__aeabi_i2f>
 8001472:	4603      	mov	r3, r0
 8001474:	4619      	mov	r1, r3
 8001476:	480f      	ldr	r0, [pc, #60]	; (80014b4 <MotorControlUpdate+0x114>)
 8001478:	f7ff f962 	bl	8000740 <PID_Update>
 800147c:	4603      	mov	r3, r0
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f938 	bl	80006f4 <__aeabi_f2iz>
 8001484:	4603      	mov	r3, r0
 8001486:	4a0c      	ldr	r2, [pc, #48]	; (80014b8 <MotorControlUpdate+0x118>)
 8001488:	6013      	str	r3, [r2, #0]
		break;
 800148a:	e004      	b.n	8001496 <MotorControlUpdate+0xf6>
	}


	default:
		ChangeMode(Stop);
 800148c:	2000      	movs	r0, #0
 800148e:	f7ff fefd 	bl	800128c <ChangeMode>
		break;
 8001492:	e000      	b.n	8001496 <MotorControlUpdate+0xf6>
		break;
 8001494:	bf00      	nop
	}

	SetPWMAndDirection(pwm);
 8001496:	4b08      	ldr	r3, [pc, #32]	; (80014b8 <MotorControlUpdate+0x118>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f82a 	bl	80014f4 <SetPWMAndDirection>
	encoder_position = Encoder_GetPosition();
 80014a0:	f7ff fcf2 	bl	8000e88 <Encoder_GetPosition>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4a06      	ldr	r2, [pc, #24]	; (80014c0 <MotorControlUpdate+0x120>)
 80014a8:	6013      	str	r3, [r2, #0]


}
 80014aa:	bf00      	nop
 80014ac:	bd98      	pop	{r3, r4, r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200001b0 	.word	0x200001b0
 80014b4:	20000030 	.word	0x20000030
 80014b8:	200001b8 	.word	0x200001b8
 80014bc:	20000054 	.word	0x20000054
 80014c0:	200001b4 	.word	0x200001b4

080014c4 <StopFromLimit>:


void StopFromLimit(uint32_t GPIO_Pin){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	MotorMode mode = motor_mode;
 80014cc:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <StopFromLimit+0x2c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	73fb      	strb	r3, [r7, #15]
	//first, stop as soon as possible
	ChangeMode(Stop);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff feda 	bl	800128c <ChangeMode>

	if(mode == Interlock_Position){
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	2b04      	cmp	r3, #4
 80014dc:	d104      	bne.n	80014e8 <StopFromLimit+0x24>
		ChangeMode(Interlock_Waiting);
 80014de:	2005      	movs	r0, #5
 80014e0:	f7ff fed4 	bl	800128c <ChangeMode>
		CAN_Send_Partial_Stop();
 80014e4:	f7ff fb5e 	bl	8000ba4 <CAN_Send_Partial_Stop>
		// the job keeps doing on main function.

	}
}
 80014e8:	bf00      	nop
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	200001b0 	.word	0x200001b0

080014f4 <SetPWMAndDirection>:


int currentDirection = 0;
int lastMotorDirectionSetting = 0;
void SetPWMAndDirection(int32_t pwm){
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]

	//set direction
	if(pwm > 0){
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	dd09      	ble.n	8001516 <SetPWMAndDirection+0x22>
		HAL_GPIO_WritePin(PH_GPIO_Port, PH_Pin, GPIO_PIN_SET);
 8001502:	2201      	movs	r2, #1
 8001504:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001508:	4814      	ldr	r0, [pc, #80]	; (800155c <SetPWMAndDirection+0x68>)
 800150a:	f002 fcce 	bl	8003eaa <HAL_GPIO_WritePin>
		currentDirection = 1;
 800150e:	4b14      	ldr	r3, [pc, #80]	; (8001560 <SetPWMAndDirection+0x6c>)
 8001510:	2201      	movs	r2, #1
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	e00c      	b.n	8001530 <SetPWMAndDirection+0x3c>
	}else{
		HAL_GPIO_WritePin(PH_GPIO_Port, PH_Pin, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800151c:	480f      	ldr	r0, [pc, #60]	; (800155c <SetPWMAndDirection+0x68>)
 800151e:	f002 fcc4 	bl	8003eaa <HAL_GPIO_WritePin>
		pwm = -pwm;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	425b      	negs	r3, r3
 8001526:	607b      	str	r3, [r7, #4]
		currentDirection = -1;
 8001528:	4b0d      	ldr	r3, [pc, #52]	; (8001560 <SetPWMAndDirection+0x6c>)
 800152a:	f04f 32ff 	mov.w	r2, #4294967295
 800152e:	601a      	str	r2, [r3, #0]
	}

	if(pwm> UINT16_MAX)pwm = UINT16_MAX;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001536:	db02      	blt.n	800153e <SetPWMAndDirection+0x4a>
 8001538:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800153c:	607b      	str	r3, [r7, #4]

	//low pwm cut off
	if(pwm < 300) pwm = 0;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001544:	da01      	bge.n	800154a <SetPWMAndDirection+0x56>
 8001546:	2300      	movs	r3, #0
 8001548:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <SetPWMAndDirection+0x70>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40010c00 	.word	0x40010c00
 8001560:	200001bc 	.word	0x200001bc
 8001564:	2000021c 	.word	0x2000021c

08001568 <GetCurrentDirection>:

//it is -1 or 1
int GetCurrentDirection(){
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
	return currentDirection;
 800156c:	4b02      	ldr	r3, [pc, #8]	; (8001578 <GetCurrentDirection+0x10>)
 800156e:	681b      	ldr	r3, [r3, #0]
}
 8001570:	4618      	mov	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	200001bc 	.word	0x200001bc

0800157c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */
  HAL_GPIO_WritePin(nSCS_GPIO_Port, nSCS_Pin, GPIO_PIN_SET);
 8001580:	2201      	movs	r2, #1
 8001582:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001586:	481e      	ldr	r0, [pc, #120]	; (8001600 <MX_SPI1_Init+0x84>)
 8001588:	f002 fc8f 	bl	8003eaa <HAL_GPIO_WritePin>
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800158c:	4b1d      	ldr	r3, [pc, #116]	; (8001604 <MX_SPI1_Init+0x88>)
 800158e:	4a1e      	ldr	r2, [pc, #120]	; (8001608 <MX_SPI1_Init+0x8c>)
 8001590:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <MX_SPI1_Init+0x88>)
 8001594:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001598:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <MX_SPI1_Init+0x88>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80015a0:	4b18      	ldr	r3, [pc, #96]	; (8001604 <MX_SPI1_Init+0x88>)
 80015a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015a6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <MX_SPI1_Init+0x88>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <MX_SPI1_Init+0x88>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <MX_SPI1_Init+0x88>)
 80015b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <MX_SPI1_Init+0x88>)
 80015be:	2220      	movs	r2, #32
 80015c0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <MX_SPI1_Init+0x88>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <MX_SPI1_Init+0x88>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <MX_SPI1_Init+0x88>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <MX_SPI1_Init+0x88>)
 80015d6:	220a      	movs	r2, #10
 80015d8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015da:	480a      	ldr	r0, [pc, #40]	; (8001604 <MX_SPI1_Init+0x88>)
 80015dc:	f003 f9fe 	bl	80049dc <HAL_SPI_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015e6:	f7ff fe20 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <MX_SPI1_Init+0x88>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <MX_SPI1_Init+0x88>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015f8:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40010c00 	.word	0x40010c00
 8001604:	200001c0 	.word	0x200001c0
 8001608:	40013000 	.word	0x40013000

0800160c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001614:	f107 0310 	add.w	r3, r7, #16
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a1b      	ldr	r2, [pc, #108]	; (8001694 <HAL_SPI_MspInit+0x88>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d12f      	bne.n	800168c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800162c:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	4a19      	ldr	r2, [pc, #100]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001632:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001636:	6193      	str	r3, [r2, #24]
 8001638:	4b17      	ldr	r3, [pc, #92]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	4a13      	ldr	r2, [pc, #76]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	6193      	str	r3, [r2, #24]
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_SPI_MspInit+0x8c>)
 8001652:	699b      	ldr	r3, [r3, #24]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	60bb      	str	r3, [r7, #8]
 800165a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800165c:	23a0      	movs	r3, #160	; 0xa0
 800165e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001664:	2303      	movs	r3, #3
 8001666:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	4619      	mov	r1, r3
 800166e:	480b      	ldr	r0, [pc, #44]	; (800169c <HAL_SPI_MspInit+0x90>)
 8001670:	f002 fa80 	bl	8003b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001674:	2340      	movs	r3, #64	; 0x40
 8001676:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_SPI_MspInit+0x90>)
 8001688:	f002 fa74 	bl	8003b74 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800168c:	bf00      	nop
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40013000 	.word	0x40013000
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800

080016a0 <SPI_Write>:
	HAL_GPIO_WritePin(nSCS_GPIO_Port, nSCS_Pin, GPIO_PIN_SET);
	if(status!=HAL_OK)led_on(state2);
	return (((uint16_t)RxData[1]) << 8) + RxData[0];

}
uint16_t SPI_Write(uint8_t address,uint8_t data){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af02      	add	r7, sp, #8
 80016a6:	4603      	mov	r3, r0
 80016a8:	460a      	mov	r2, r1
 80016aa:	71fb      	strb	r3, [r7, #7]
 80016ac:	4613      	mov	r3, r2
 80016ae:	71bb      	strb	r3, [r7, #6]
	//address size assert
	assert(!(address & 0b11000000));
 80016b0:	79fb      	ldrb	r3, [r7, #7]
 80016b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d005      	beq.n	80016c6 <SPI_Write+0x26>
 80016ba:	4b1d      	ldr	r3, [pc, #116]	; (8001730 <SPI_Write+0x90>)
 80016bc:	4a1d      	ldr	r2, [pc, #116]	; (8001734 <SPI_Write+0x94>)
 80016be:	218d      	movs	r1, #141	; 0x8d
 80016c0:	481d      	ldr	r0, [pc, #116]	; (8001738 <SPI_Write+0x98>)
 80016c2:	f004 fe93 	bl	80063ec <__assert_func>

	uint8_t TxData[2];
	TxData[1] = address | 0b00000000;
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	737b      	strb	r3, [r7, #13]
	TxData[0] = data;
 80016ca:	79bb      	ldrb	r3, [r7, #6]
 80016cc:	733b      	strb	r3, [r7, #12]
	uint8_t RxData[2];

	HAL_GPIO_WritePin(nSCS_GPIO_Port, nSCS_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016d4:	4819      	ldr	r0, [pc, #100]	; (800173c <SPI_Write+0x9c>)
 80016d6:	f002 fbe8 	bl	8003eaa <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80016da:	2001      	movs	r0, #1
 80016dc:	f000 fc70 	bl	8001fc0 <HAL_Delay>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)TxData, (uint8_t*)RxData, 1, SPI_TIMEOUT);
 80016e0:	f107 0208 	add.w	r2, r7, #8
 80016e4:	f107 010c 	add.w	r1, r7, #12
 80016e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	2301      	movs	r3, #1
 80016f0:	4813      	ldr	r0, [pc, #76]	; (8001740 <SPI_Write+0xa0>)
 80016f2:	f003 f9f7 	bl	8004ae4 <HAL_SPI_TransmitReceive>
 80016f6:	4603      	mov	r3, r0
 80016f8:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(1);
 80016fa:	2001      	movs	r0, #1
 80016fc:	f000 fc60 	bl	8001fc0 <HAL_Delay>
	HAL_GPIO_WritePin(nSCS_GPIO_Port, nSCS_Pin, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001706:	480d      	ldr	r0, [pc, #52]	; (800173c <SPI_Write+0x9c>)
 8001708:	f002 fbcf 	bl	8003eaa <HAL_GPIO_WritePin>
	if(status!=HAL_OK){
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d002      	beq.n	8001718 <SPI_Write+0x78>
		led_on(state2);
 8001712:	2002      	movs	r0, #2
 8001714:	f7ff fc76 	bl	8001004 <led_on>
	}
	return (((uint16_t)RxData[1]) << 8) + RxData[0];
 8001718:	7a7b      	ldrb	r3, [r7, #9]
 800171a:	b29b      	uxth	r3, r3
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	b29a      	uxth	r2, r3
 8001720:	7a3b      	ldrb	r3, [r7, #8]
 8001722:	b29b      	uxth	r3, r3
 8001724:	4413      	add	r3, r2
 8001726:	b29b      	uxth	r3, r3
}
 8001728:	4618      	mov	r0, r3
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	08007458 	.word	0x08007458
 8001734:	080074b4 	.word	0x080074b4
 8001738:	08007470 	.word	0x08007470
 800173c:	40010c00 	.word	0x40010c00
 8001740:	200001c0 	.word	0x200001c0

08001744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174a:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <HAL_MspInit+0x5c>)
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	4a14      	ldr	r2, [pc, #80]	; (80017a0 <HAL_MspInit+0x5c>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6193      	str	r3, [r2, #24]
 8001756:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_MspInit+0x5c>)
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_MspInit+0x5c>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <HAL_MspInit+0x5c>)
 8001768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800176c:	61d3      	str	r3, [r2, #28]
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_MspInit+0x5c>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177a:	4b0a      	ldr	r3, [pc, #40]	; (80017a4 <HAL_MspInit+0x60>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	4a04      	ldr	r2, [pc, #16]	; (80017a4 <HAL_MspInit+0x60>)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001796:	bf00      	nop
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40010000 	.word	0x40010000

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ac:	e7fe      	b.n	80017ac <NMI_Handler+0x4>

080017ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ae:	b480      	push	{r7}
 80017b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <MemManage_Handler+0x4>

080017ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <BusFault_Handler+0x4>

080017c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <UsageFault_Handler+0x4>

080017c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr

080017d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr

080017ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ee:	f000 fbcb 	bl	8001f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017fc:	4802      	ldr	r0, [pc, #8]	; (8001808 <DMA1_Channel1_IRQHandler+0x10>)
 80017fe:	f002 f885 	bl	800390c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000134 	.word	0x20000134

0800180c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001812:	f001 fc90 	bl	8003136 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000178 	.word	0x20000178

08001820 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001824:	4802      	ldr	r0, [pc, #8]	; (8001830 <TIM2_IRQHandler+0x10>)
 8001826:	f003 ff69 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000264 	.word	0x20000264

08001834 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001838:	4802      	ldr	r0, [pc, #8]	; (8001844 <TIM3_IRQHandler+0x10>)
 800183a:	f003 ff5f 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	200002ac 	.word	0x200002ac

08001848 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LimitA_Pin);
 800184c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001850:	f002 fb44 	bl	8003edc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LimitB_Pin);
 8001854:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001858:	f002 fb40 	bl	8003edc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return 1;
 8001864:	2301      	movs	r3, #1
}
 8001866:	4618      	mov	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr

0800186e <_kill>:

int _kill(int pid, int sig)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001878:	f004 fdd6 	bl	8006428 <__errno>
 800187c:	4603      	mov	r3, r0
 800187e:	2216      	movs	r2, #22
 8001880:	601a      	str	r2, [r3, #0]
  return -1;
 8001882:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <_exit>:

void _exit (int status)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b082      	sub	sp, #8
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001896:	f04f 31ff 	mov.w	r1, #4294967295
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff ffe7 	bl	800186e <_kill>
  while (1) {}    /* Make sure we hang here */
 80018a0:	e7fe      	b.n	80018a0 <_exit+0x12>

080018a2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	60f8      	str	r0, [r7, #12]
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	e00a      	b.n	80018ca <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018b4:	f3af 8000 	nop.w
 80018b8:	4601      	mov	r1, r0
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	1c5a      	adds	r2, r3, #1
 80018be:	60ba      	str	r2, [r7, #8]
 80018c0:	b2ca      	uxtb	r2, r1
 80018c2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	3301      	adds	r3, #1
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	dbf0      	blt.n	80018b4 <_read+0x12>
  }

  return len;
 80018d2:	687b      	ldr	r3, [r7, #4]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3718      	adds	r7, #24
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e009      	b.n	8001902 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	1c5a      	adds	r2, r3, #1
 80018f2:	60ba      	str	r2, [r7, #8]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	3301      	adds	r3, #1
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	429a      	cmp	r2, r3
 8001908:	dbf1      	blt.n	80018ee <_write+0x12>
  }
  return len;
 800190a:	687b      	ldr	r3, [r7, #4]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <_close>:

int _close(int file)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800191c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800193a:	605a      	str	r2, [r3, #4]
  return 0;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <_isatty>:

int _isatty(int file)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001950:	2301      	movs	r3, #1
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f004 fd40 	bl	8006428 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20005000 	.word	0x20005000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	20000218 	.word	0x20000218
 80019dc:	20000308 	.word	0x20000308

080019e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b096      	sub	sp, #88	; 0x58
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a00:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	60da      	str	r2, [r3, #12]
 8001a18:	611a      	str	r2, [r3, #16]
 8001a1a:	615a      	str	r2, [r3, #20]
 8001a1c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	2220      	movs	r2, #32
 8001a22:	2100      	movs	r1, #0
 8001a24:	4618      	mov	r0, r3
 8001a26:	f004 fd3b 	bl	80064a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a2a:	4b3e      	ldr	r3, [pc, #248]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a2c:	4a3e      	ldr	r2, [pc, #248]	; (8001b28 <MX_TIM1_Init+0x13c>)
 8001a2e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8001a30:	4b3c      	ldr	r3, [pc, #240]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a36:	4b3b      	ldr	r3, [pc, #236]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a3c:	4b39      	ldr	r3, [pc, #228]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a42:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a44:	4b37      	ldr	r3, [pc, #220]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a4a:	4b36      	ldr	r3, [pc, #216]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a50:	4b34      	ldr	r3, [pc, #208]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a56:	4833      	ldr	r0, [pc, #204]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a58:	f003 fa9a 	bl	8004f90 <HAL_TIM_Base_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001a62:	f7ff fbe2 	bl	800122a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a6a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a70:	4619      	mov	r1, r3
 8001a72:	482c      	ldr	r0, [pc, #176]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a74:	f004 f868 	bl	8005b48 <HAL_TIM_ConfigClockSource>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a7e:	f7ff fbd4 	bl	800122a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001a82:	4828      	ldr	r0, [pc, #160]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001a84:	f003 fbac 	bl	80051e0 <HAL_TIM_PWM_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001a8e:	f7ff fbcc 	bl	800122a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a9a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4820      	ldr	r0, [pc, #128]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001aa2:	f004 fbe1 	bl	8006268 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001aac:	f7ff fbbd 	bl	800122a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ab0:	2360      	movs	r3, #96	; 0x60
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001abc:	2300      	movs	r3, #0
 8001abe:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4813      	ldr	r0, [pc, #76]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001ad6:	f003 ff75 	bl	80059c4 <HAL_TIM_PWM_ConfigChannel>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ae0:	f7ff fba3 	bl	800122a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001af8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	4619      	mov	r1, r3
 8001b06:	4807      	ldr	r0, [pc, #28]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001b08:	f004 fc0c 	bl	8006324 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001b12:	f7ff fb8a 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b16:	4803      	ldr	r0, [pc, #12]	; (8001b24 <MX_TIM1_Init+0x138>)
 8001b18:	f000 f97e 	bl	8001e18 <HAL_TIM_MspPostInit>

}
 8001b1c:	bf00      	nop
 8001b1e:	3758      	adds	r7, #88	; 0x58
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	2000021c 	.word	0x2000021c
 8001b28:	40012c00 	.word	0x40012c00

08001b2c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08c      	sub	sp, #48	; 0x30
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b32:	f107 030c 	add.w	r3, r7, #12
 8001b36:	2224      	movs	r2, #36	; 0x24
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f004 fcb0 	bl	80064a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b40:	1d3b      	adds	r3, r7, #4
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b48:	4b21      	ldr	r3, [pc, #132]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b50:	4b1f      	ldr	r3, [pc, #124]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b56:	4b1e      	ldr	r3, [pc, #120]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b5c:	4b1c      	ldr	r3, [pc, #112]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b64:	4b1a      	ldr	r3, [pc, #104]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6a:	4b19      	ldr	r3, [pc, #100]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b70:	2303      	movs	r3, #3
 8001b72:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b74:	2300      	movs	r3, #0
 8001b76:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b84:	2300      	movs	r3, #0
 8001b86:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001b9c:	f003 fc7e 	bl	800549c <HAL_TIM_Encoder_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001ba6:	f7ff fb40 	bl	800122a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4806      	ldr	r0, [pc, #24]	; (8001bd0 <MX_TIM2_Init+0xa4>)
 8001bb8:	f004 fb56 	bl	8006268 <HAL_TIMEx_MasterConfigSynchronization>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001bc2:	f7ff fb32 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bc6:	bf00      	nop
 8001bc8:	3730      	adds	r7, #48	; 0x30
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	20000264 	.word	0x20000264

08001bd4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08e      	sub	sp, #56	; 0x38
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be8:	f107 0320 	add.w	r3, r7, #32
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
 8001c00:	615a      	str	r2, [r3, #20]
 8001c02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c04:	4b2b      	ldr	r3, [pc, #172]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c06:	4a2c      	ldr	r2, [pc, #176]	; (8001cb8 <MX_TIM3_Init+0xe4>)
 8001c08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001c0a:	4b2a      	ldr	r3, [pc, #168]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c12:	4b28      	ldr	r3, [pc, #160]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 70-1;
 8001c18:	4b26      	ldr	r3, [pc, #152]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c1a:	2245      	movs	r2, #69	; 0x45
 8001c1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1e:	4b25      	ldr	r3, [pc, #148]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c24:	4b23      	ldr	r3, [pc, #140]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c2a:	4822      	ldr	r0, [pc, #136]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c2c:	f003 f9b0 	bl	8004f90 <HAL_TIM_Base_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001c36:	f7ff faf8 	bl	800122a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c44:	4619      	mov	r1, r3
 8001c46:	481b      	ldr	r0, [pc, #108]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c48:	f003 ff7e 	bl	8005b48 <HAL_TIM_ConfigClockSource>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001c52:	f7ff faea 	bl	800122a <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001c56:	4817      	ldr	r0, [pc, #92]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c58:	f003 fa6a 	bl	8005130 <HAL_TIM_OC_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001c62:	f7ff fae2 	bl	800122a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c6e:	f107 0320 	add.w	r3, r7, #32
 8001c72:	4619      	mov	r1, r3
 8001c74:	480f      	ldr	r0, [pc, #60]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c76:	f004 faf7 	bl	8006268 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001c80:	f7ff fad3 	bl	800122a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c84:	2300      	movs	r3, #0
 8001c86:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2200      	movs	r2, #0
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <MX_TIM3_Init+0xe0>)
 8001c9c:	f003 fe36 	bl	800590c <HAL_TIM_OC_ConfigChannel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ca6:	f7ff fac0 	bl	800122a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	3738      	adds	r7, #56	; 0x38
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200002ac 	.word	0x200002ac
 8001cb8:	40000400 	.word	0x40000400

08001cbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a16      	ldr	r2, [pc, #88]	; (8001d24 <HAL_TIM_Base_MspInit+0x68>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001cd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cd8:	6193      	str	r3, [r2, #24]
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001ce6:	e018      	b.n	8001d1a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <HAL_TIM_Base_MspInit+0x70>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d113      	bne.n	8001d1a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001cf8:	f043 0302 	orr.w	r3, r3, #2
 8001cfc:	61d3      	str	r3, [r2, #28]
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <HAL_TIM_Base_MspInit+0x6c>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f003 0302 	and.w	r3, r3, #2
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2102      	movs	r1, #2
 8001d0e:	201d      	movs	r0, #29
 8001d10:	f001 fd0b 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d14:	201d      	movs	r0, #29
 8001d16:	f001 fd24 	bl	8003762 <HAL_NVIC_EnableIRQ>
}
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40012c00 	.word	0x40012c00
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40000400 	.word	0x40000400

08001d30 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08a      	sub	sp, #40	; 0x28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d38:	f107 0314 	add.w	r3, r7, #20
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	605a      	str	r2, [r3, #4]
 8001d42:	609a      	str	r2, [r3, #8]
 8001d44:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d4e:	d156      	bne.n	8001dfe <HAL_TIM_Encoder_MspInit+0xce>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d50:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d52:	69db      	ldr	r3, [r3, #28]
 8001d54:	4a2c      	ldr	r2, [pc, #176]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d56:	f043 0301 	orr.w	r3, r3, #1
 8001d5a:	61d3      	str	r3, [r2, #28]
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d5e:	69db      	ldr	r3, [r3, #28]
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d68:	4b27      	ldr	r3, [pc, #156]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4a26      	ldr	r2, [pc, #152]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d6e:	f043 0304 	orr.w	r3, r3, #4
 8001d72:	6193      	str	r3, [r2, #24]
 8001d74:	4b24      	ldr	r3, [pc, #144]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d76:	699b      	ldr	r3, [r3, #24]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d80:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	4a20      	ldr	r2, [pc, #128]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d86:	f043 0308 	orr.w	r3, r3, #8
 8001d8a:	6193      	str	r3, [r2, #24]
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	f003 0308 	and.w	r3, r3, #8
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d98:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da6:	f107 0314 	add.w	r3, r7, #20
 8001daa:	4619      	mov	r1, r3
 8001dac:	4817      	ldr	r0, [pc, #92]	; (8001e0c <HAL_TIM_Encoder_MspInit+0xdc>)
 8001dae:	f001 fee1 	bl	8003b74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001db2:	2308      	movs	r3, #8
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbe:	f107 0314 	add.w	r3, r7, #20
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4812      	ldr	r0, [pc, #72]	; (8001e10 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001dc6:	f001 fed5 	bl	8003b74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de6:	627b      	str	r3, [r7, #36]	; 0x24
 8001de8:	4a0a      	ldr	r2, [pc, #40]	; (8001e14 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8001dee:	2200      	movs	r2, #0
 8001df0:	2104      	movs	r1, #4
 8001df2:	201c      	movs	r0, #28
 8001df4:	f001 fc99 	bl	800372a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001df8:	201c      	movs	r0, #28
 8001dfa:	f001 fcb2 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010800 	.word	0x40010800
 8001e10:	40010c00 	.word	0x40010c00
 8001e14:	40010000 	.word	0x40010000

08001e18 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b088      	sub	sp, #32
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0310 	add.w	r3, r7, #16
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a10      	ldr	r2, [pc, #64]	; (8001e74 <HAL_TIM_MspPostInit+0x5c>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d118      	bne.n	8001e6a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e38:	4b0f      	ldr	r3, [pc, #60]	; (8001e78 <HAL_TIM_MspPostInit+0x60>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a0e      	ldr	r2, [pc, #56]	; (8001e78 <HAL_TIM_MspPostInit+0x60>)
 8001e3e:	f043 0304 	orr.w	r3, r3, #4
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <HAL_TIM_MspPostInit+0x60>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = EN_Pin;
 8001e50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8001e5e:	f107 0310 	add.w	r3, r7, #16
 8001e62:	4619      	mov	r1, r3
 8001e64:	4805      	ldr	r0, [pc, #20]	; (8001e7c <HAL_TIM_MspPostInit+0x64>)
 8001e66:	f001 fe85 	bl	8003b74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e6a:	bf00      	nop
 8001e6c:	3720      	adds	r7, #32
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40012c00 	.word	0x40012c00
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40010800 	.word	0x40010800

08001e80 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2){
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e90:	d101      	bne.n	8001e96 <HAL_TIM_PeriodElapsedCallback+0x16>
    	Encoder_OverflowCallback();
 8001e92:	f7fe ffd7 	bl	8000e44 <Encoder_OverflowCallback>
    }

    if(htim->Instance==TIM3){
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a04      	ldr	r2, [pc, #16]	; (8001eac <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d101      	bne.n	8001ea4 <HAL_TIM_PeriodElapsedCallback+0x24>
    	MotorControlUpdate();
 8001ea0:	f7ff fa7e 	bl	80013a0 <MotorControlUpdate>
    }
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40000400 	.word	0x40000400

08001eb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eb0:	f7ff fd96 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001eb4:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001eb6:	490c      	ldr	r1, [pc, #48]	; (8001ee8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	; (8001eec <LoopFillZerobss+0x16>)
  movs r3, #0
 8001eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ebc:	e002      	b.n	8001ec4 <LoopCopyDataInit>

08001ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ec2:	3304      	adds	r3, #4

08001ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ec8:	d3f9      	bcc.n	8001ebe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eca:	4a09      	ldr	r2, [pc, #36]	; (8001ef0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ecc:	4c09      	ldr	r4, [pc, #36]	; (8001ef4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ed0:	e001      	b.n	8001ed6 <LoopFillZerobss>

08001ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ed4:	3204      	adds	r2, #4

08001ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ed8:	d3fb      	bcc.n	8001ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eda:	f004 fabd 	bl	8006458 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ede:	f7ff f8fb 	bl	80010d8 <main>
  bx lr
 8001ee2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ee4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee8:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8001eec:	080075dc 	.word	0x080075dc
  ldr r2, =_sbss
 8001ef0:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8001ef4:	20000308 	.word	0x20000308

08001ef8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef8:	e7fe      	b.n	8001ef8 <ADC1_2_IRQHandler>
	...

08001efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f00:	4b08      	ldr	r3, [pc, #32]	; (8001f24 <HAL_Init+0x28>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a07      	ldr	r2, [pc, #28]	; (8001f24 <HAL_Init+0x28>)
 8001f06:	f043 0310 	orr.w	r3, r3, #16
 8001f0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	f001 fc01 	bl	8003714 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f12:	200f      	movs	r0, #15
 8001f14:	f000 f808 	bl	8001f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f18:	f7ff fc14 	bl	8001744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40022000 	.word	0x40022000

08001f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <HAL_InitTick+0x54>)
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_InitTick+0x58>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f001 fc19 	bl	800377e <HAL_SYSTICK_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e00e      	b.n	8001f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2b0f      	cmp	r3, #15
 8001f5a:	d80a      	bhi.n	8001f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	f04f 30ff 	mov.w	r0, #4294967295
 8001f64:	f001 fbe1 	bl	800372a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f68:	4a06      	ldr	r2, [pc, #24]	; (8001f84 <HAL_InitTick+0x5c>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e000      	b.n	8001f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000078 	.word	0x20000078
 8001f80:	20000080 	.word	0x20000080
 8001f84:	2000007c 	.word	0x2000007c

08001f88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f8c:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <HAL_IncTick+0x1c>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	461a      	mov	r2, r3
 8001f92:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	4a03      	ldr	r2, [pc, #12]	; (8001fa8 <HAL_IncTick+0x20>)
 8001f9a:	6013      	str	r3, [r2, #0]
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	20000080 	.word	0x20000080
 8001fa8:	200002f4 	.word	0x200002f4

08001fac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb0:	4b02      	ldr	r3, [pc, #8]	; (8001fbc <HAL_GetTick+0x10>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	200002f4 	.word	0x200002f4

08001fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc8:	f7ff fff0 	bl	8001fac <HAL_GetTick>
 8001fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd8:	d005      	beq.n	8001fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fda:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <HAL_Delay+0x44>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fe6:	bf00      	nop
 8001fe8:	f7ff ffe0 	bl	8001fac <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d8f7      	bhi.n	8001fe8 <HAL_Delay+0x28>
  {
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	bf00      	nop
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000080 	.word	0x20000080

08002008 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b086      	sub	sp, #24
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0be      	b.n	80021a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002034:	2b00      	cmp	r3, #0
 8002036:	d109      	bne.n	800204c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7fe fc5c 	bl	8000904 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 faff 	bl	8002650 <ADC_ConversionStop_Disable>
 8002052:	4603      	mov	r3, r0
 8002054:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205a:	f003 0310 	and.w	r3, r3, #16
 800205e:	2b00      	cmp	r3, #0
 8002060:	f040 8099 	bne.w	8002196 <HAL_ADC_Init+0x18e>
 8002064:	7dfb      	ldrb	r3, [r7, #23]
 8002066:	2b00      	cmp	r3, #0
 8002068:	f040 8095 	bne.w	8002196 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002070:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002074:	f023 0302 	bic.w	r3, r3, #2
 8002078:	f043 0202 	orr.w	r2, r3, #2
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002088:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	7b1b      	ldrb	r3, [r3, #12]
 800208e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002090:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	4313      	orrs	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020a0:	d003      	beq.n	80020aa <HAL_ADC_Init+0xa2>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d102      	bne.n	80020b0 <HAL_ADC_Init+0xa8>
 80020aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020ae:	e000      	b.n	80020b2 <HAL_ADC_Init+0xaa>
 80020b0:	2300      	movs	r3, #0
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	7d1b      	ldrb	r3, [r3, #20]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d119      	bne.n	80020f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	7b1b      	ldrb	r3, [r3, #12]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d109      	bne.n	80020dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	3b01      	subs	r3, #1
 80020ce:	035a      	lsls	r2, r3, #13
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	e00b      	b.n	80020f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020e0:	f043 0220 	orr.w	r2, r3, #32
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ec:	f043 0201 	orr.w	r2, r3, #1
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	693a      	ldr	r2, [r7, #16]
 8002104:	430a      	orrs	r2, r1
 8002106:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	4b28      	ldr	r3, [pc, #160]	; (80021b0 <HAL_ADC_Init+0x1a8>)
 8002110:	4013      	ands	r3, r2
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	68b9      	ldr	r1, [r7, #8]
 8002118:	430b      	orrs	r3, r1
 800211a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002124:	d003      	beq.n	800212e <HAL_ADC_Init+0x126>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d104      	bne.n	8002138 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	3b01      	subs	r3, #1
 8002134:	051b      	lsls	r3, r3, #20
 8002136:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	430a      	orrs	r2, r1
 800214a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <HAL_ADC_Init+0x1ac>)
 8002154:	4013      	ands	r3, r2
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	429a      	cmp	r2, r3
 800215a:	d10b      	bne.n	8002174 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002166:	f023 0303 	bic.w	r3, r3, #3
 800216a:	f043 0201 	orr.w	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002172:	e018      	b.n	80021a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002178:	f023 0312 	bic.w	r3, r3, #18
 800217c:	f043 0210 	orr.w	r2, r3, #16
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002188:	f043 0201 	orr.w	r2, r3, #1
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002194:	e007      	b.n	80021a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219a:	f043 0210 	orr.w	r2, r3, #16
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	ffe1f7fd 	.word	0xffe1f7fd
 80021b4:	ff1f0efe 	.word	0xff1f0efe

080021b8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a64      	ldr	r2, [pc, #400]	; (8002360 <HAL_ADC_Start_DMA+0x1a8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d004      	beq.n	80021dc <HAL_ADC_Start_DMA+0x24>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a63      	ldr	r2, [pc, #396]	; (8002364 <HAL_ADC_Start_DMA+0x1ac>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d106      	bne.n	80021ea <HAL_ADC_Start_DMA+0x32>
 80021dc:	4b60      	ldr	r3, [pc, #384]	; (8002360 <HAL_ADC_Start_DMA+0x1a8>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	f040 80b3 	bne.w	8002350 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_ADC_Start_DMA+0x40>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e0ae      	b.n	8002356 <HAL_ADC_Start_DMA+0x19e>
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002200:	68f8      	ldr	r0, [r7, #12]
 8002202:	f000 f9cb 	bl	800259c <ADC_Enable>
 8002206:	4603      	mov	r3, r0
 8002208:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800220a:	7dfb      	ldrb	r3, [r7, #23]
 800220c:	2b00      	cmp	r3, #0
 800220e:	f040 809a 	bne.w	8002346 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002216:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800221a:	f023 0301 	bic.w	r3, r3, #1
 800221e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a4e      	ldr	r2, [pc, #312]	; (8002364 <HAL_ADC_Start_DMA+0x1ac>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d105      	bne.n	800223c <HAL_ADC_Start_DMA+0x84>
 8002230:	4b4b      	ldr	r3, [pc, #300]	; (8002360 <HAL_ADC_Start_DMA+0x1a8>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d115      	bne.n	8002268 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002252:	2b00      	cmp	r3, #0
 8002254:	d026      	beq.n	80022a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800225e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002266:	e01d      	b.n	80022a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800226c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a39      	ldr	r2, [pc, #228]	; (8002360 <HAL_ADC_Start_DMA+0x1a8>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d004      	beq.n	8002288 <HAL_ADC_Start_DMA+0xd0>
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a38      	ldr	r2, [pc, #224]	; (8002364 <HAL_ADC_Start_DMA+0x1ac>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d10d      	bne.n	80022a4 <HAL_ADC_Start_DMA+0xec>
 8002288:	4b35      	ldr	r3, [pc, #212]	; (8002360 <HAL_ADC_Start_DMA+0x1a8>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002290:	2b00      	cmp	r3, #0
 8002292:	d007      	beq.n	80022a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002298:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800229c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d006      	beq.n	80022be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b4:	f023 0206 	bic.w	r2, r3, #6
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80022bc:	e002      	b.n	80022c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	4a25      	ldr	r2, [pc, #148]	; (8002368 <HAL_ADC_Start_DMA+0x1b0>)
 80022d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6a1b      	ldr	r3, [r3, #32]
 80022d8:	4a24      	ldr	r2, [pc, #144]	; (800236c <HAL_ADC_Start_DMA+0x1b4>)
 80022da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4a23      	ldr	r2, [pc, #140]	; (8002370 <HAL_ADC_Start_DMA+0x1b8>)
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f06f 0202 	mvn.w	r2, #2
 80022ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6a18      	ldr	r0, [r3, #32]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	334c      	adds	r3, #76	; 0x4c
 8002308:	4619      	mov	r1, r3
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f001 fa9d 	bl	800384c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800231c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002320:	d108      	bne.n	8002334 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002330:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002332:	e00f      	b.n	8002354 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002342:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002344:	e006      	b.n	8002354 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800234e:	e001      	b.n	8002354 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002354:	7dfb      	ldrb	r3, [r7, #23]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40012400 	.word	0x40012400
 8002364:	40012800 	.word	0x40012800
 8002368:	080026d3 	.word	0x080026d3
 800236c:	0800274f 	.word	0x0800274f
 8002370:	0800276b 	.word	0x0800276b

08002374 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	bc80      	pop	{r7}
 8002384:	4770      	bx	lr

08002386 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bc80      	pop	{r7}
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d101      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x20>
 80023c8:	2302      	movs	r3, #2
 80023ca:	e0dc      	b.n	8002586 <HAL_ADC_ConfigChannel+0x1da>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b06      	cmp	r3, #6
 80023da:	d81c      	bhi.n	8002416 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	3b05      	subs	r3, #5
 80023ee:	221f      	movs	r2, #31
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	4019      	ands	r1, r3
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685a      	ldr	r2, [r3, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4413      	add	r3, r2
 8002406:	3b05      	subs	r3, #5
 8002408:	fa00 f203 	lsl.w	r2, r0, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	635a      	str	r2, [r3, #52]	; 0x34
 8002414:	e03c      	b.n	8002490 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b0c      	cmp	r3, #12
 800241c:	d81c      	bhi.n	8002458 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	3b23      	subs	r3, #35	; 0x23
 8002430:	221f      	movs	r2, #31
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	4019      	ands	r1, r3
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	6818      	ldr	r0, [r3, #0]
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685a      	ldr	r2, [r3, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	4413      	add	r3, r2
 8002448:	3b23      	subs	r3, #35	; 0x23
 800244a:	fa00 f203 	lsl.w	r2, r0, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	631a      	str	r2, [r3, #48]	; 0x30
 8002456:	e01b      	b.n	8002490 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685a      	ldr	r2, [r3, #4]
 8002462:	4613      	mov	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	4413      	add	r3, r2
 8002468:	3b41      	subs	r3, #65	; 0x41
 800246a:	221f      	movs	r2, #31
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	4019      	ands	r1, r3
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6818      	ldr	r0, [r3, #0]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	3b41      	subs	r3, #65	; 0x41
 8002484:	fa00 f203 	lsl.w	r2, r0, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b09      	cmp	r3, #9
 8002496:	d91c      	bls.n	80024d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68d9      	ldr	r1, [r3, #12]
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	4613      	mov	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	4413      	add	r3, r2
 80024a8:	3b1e      	subs	r3, #30
 80024aa:	2207      	movs	r2, #7
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	4019      	ands	r1, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	6898      	ldr	r0, [r3, #8]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	3b1e      	subs	r3, #30
 80024c4:	fa00 f203 	lsl.w	r2, r0, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	60da      	str	r2, [r3, #12]
 80024d0:	e019      	b.n	8002506 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	6919      	ldr	r1, [r3, #16]
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4613      	mov	r3, r2
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	2207      	movs	r2, #7
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	4019      	ands	r1, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	6898      	ldr	r0, [r3, #8]
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	4413      	add	r3, r2
 80024fa:	fa00 f203 	lsl.w	r2, r0, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b10      	cmp	r3, #16
 800250c:	d003      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002512:	2b11      	cmp	r3, #17
 8002514:	d132      	bne.n	800257c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a1d      	ldr	r2, [pc, #116]	; (8002590 <HAL_ADC_ConfigChannel+0x1e4>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d125      	bne.n	800256c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d126      	bne.n	800257c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800253c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2b10      	cmp	r3, #16
 8002544:	d11a      	bne.n	800257c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002546:	4b13      	ldr	r3, [pc, #76]	; (8002594 <HAL_ADC_ConfigChannel+0x1e8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a13      	ldr	r2, [pc, #76]	; (8002598 <HAL_ADC_ConfigChannel+0x1ec>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	0c9a      	lsrs	r2, r3, #18
 8002552:	4613      	mov	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800255c:	e002      	b.n	8002564 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	3b01      	subs	r3, #1
 8002562:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f9      	bne.n	800255e <HAL_ADC_ConfigChannel+0x1b2>
 800256a:	e007      	b.n	800257c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002570:	f043 0220 	orr.w	r2, r3, #32
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002584:	7bfb      	ldrb	r3, [r7, #15]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	40012400 	.word	0x40012400
 8002594:	20000078 	.word	0x20000078
 8002598:	431bde83 	.word	0x431bde83

0800259c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d040      	beq.n	800263c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f042 0201 	orr.w	r2, r2, #1
 80025c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025ca:	4b1f      	ldr	r3, [pc, #124]	; (8002648 <ADC_Enable+0xac>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a1f      	ldr	r2, [pc, #124]	; (800264c <ADC_Enable+0xb0>)
 80025d0:	fba2 2303 	umull	r2, r3, r2, r3
 80025d4:	0c9b      	lsrs	r3, r3, #18
 80025d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025d8:	e002      	b.n	80025e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	3b01      	subs	r3, #1
 80025de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1f9      	bne.n	80025da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025e6:	f7ff fce1 	bl	8001fac <HAL_GetTick>
 80025ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025ec:	e01f      	b.n	800262e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025ee:	f7ff fcdd 	bl	8001fac <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d918      	bls.n	800262e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	2b01      	cmp	r3, #1
 8002608:	d011      	beq.n	800262e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	f043 0210 	orr.w	r2, r3, #16
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261a:	f043 0201 	orr.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e007      	b.n	800263e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b01      	cmp	r3, #1
 800263a:	d1d8      	bne.n	80025ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	20000078 	.word	0x20000078
 800264c:	431bde83 	.word	0x431bde83

08002650 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b01      	cmp	r3, #1
 8002668:	d12e      	bne.n	80026c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 0201 	bic.w	r2, r2, #1
 8002678:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800267a:	f7ff fc97 	bl	8001fac <HAL_GetTick>
 800267e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002680:	e01b      	b.n	80026ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002682:	f7ff fc93 	bl	8001fac <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d914      	bls.n	80026ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b01      	cmp	r3, #1
 800269c:	d10d      	bne.n	80026ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026a2:	f043 0210 	orr.w	r2, r3, #16
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	f043 0201 	orr.w	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e007      	b.n	80026ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d0dc      	beq.n	8002682 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b084      	sub	sp, #16
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026de:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d127      	bne.n	800273c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002702:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002706:	d115      	bne.n	8002734 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800270c:	2b00      	cmp	r3, #0
 800270e:	d111      	bne.n	8002734 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002714:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002720:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d105      	bne.n	8002734 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002734:	68f8      	ldr	r0, [r7, #12]
 8002736:	f7ff fe1d 	bl	8002374 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800273a:	e004      	b.n	8002746 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6a1b      	ldr	r3, [r3, #32]
 8002740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	4798      	blx	r3
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f7ff fe12 	bl	8002386 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b084      	sub	sp, #16
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002788:	f043 0204 	orr.w	r2, r3, #4
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002790:	68f8      	ldr	r0, [r7, #12]
 8002792:	f7ff fe01 	bl	8002398 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
	...

080027a0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80027a0:	b590      	push	{r4, r7, lr}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027a8:	2300      	movs	r3, #0
 80027aa:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d101      	bne.n	80027be <HAL_ADCEx_Calibration_Start+0x1e>
 80027ba:	2302      	movs	r3, #2
 80027bc:	e097      	b.n	80028ee <HAL_ADCEx_Calibration_Start+0x14e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ff42 	bl	8002650 <ADC_ConversionStop_Disable>
 80027cc:	4603      	mov	r3, r0
 80027ce:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f7ff fee3 	bl	800259c <ADC_Enable>
 80027d6:	4603      	mov	r3, r0
 80027d8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80027da:	7dfb      	ldrb	r3, [r7, #23]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f040 8081 	bne.w	80028e4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027ea:	f023 0302 	bic.w	r3, r3, #2
 80027ee:	f043 0202 	orr.w	r2, r3, #2
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80027f6:	4b40      	ldr	r3, [pc, #256]	; (80028f8 <HAL_ADCEx_Calibration_Start+0x158>)
 80027f8:	681c      	ldr	r4, [r3, #0]
 80027fa:	2002      	movs	r0, #2
 80027fc:	f002 f838 	bl	8004870 <HAL_RCCEx_GetPeriphCLKFreq>
 8002800:	4603      	mov	r3, r0
 8002802:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002806:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002808:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800280a:	e002      	b.n	8002812 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	3b01      	subs	r3, #1
 8002810:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1f9      	bne.n	800280c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0208 	orr.w	r2, r2, #8
 8002826:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002828:	f7ff fbc0 	bl	8001fac <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800282e:	e01b      	b.n	8002868 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002830:	f7ff fbbc 	bl	8001fac <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b0a      	cmp	r3, #10
 800283c:	d914      	bls.n	8002868 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f003 0308 	and.w	r3, r3, #8
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00d      	beq.n	8002868 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002850:	f023 0312 	bic.w	r3, r3, #18
 8002854:	f043 0210 	orr.w	r2, r3, #16
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e042      	b.n	80028ee <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1dc      	bne.n	8002830 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0204 	orr.w	r2, r2, #4
 8002884:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002886:	f7ff fb91 	bl	8001fac <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800288c:	e01b      	b.n	80028c6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800288e:	f7ff fb8d 	bl	8001fac <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b0a      	cmp	r3, #10
 800289a:	d914      	bls.n	80028c6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 0304 	and.w	r3, r3, #4
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00d      	beq.n	80028c6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	f023 0312 	bic.w	r3, r3, #18
 80028b2:	f043 0210 	orr.w	r2, r3, #16
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e013      	b.n	80028ee <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1dc      	bne.n	800288e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d8:	f023 0303 	bic.w	r3, r3, #3
 80028dc:	f043 0201 	orr.w	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	371c      	adds	r7, #28
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd90      	pop	{r4, r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000078 	.word	0x20000078

080028fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e0ed      	b.n	8002aea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d102      	bne.n	8002920 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f7fe f8c6 	bl	8000aac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f042 0201 	orr.w	r2, r2, #1
 800292e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002930:	f7ff fb3c 	bl	8001fac <HAL_GetTick>
 8002934:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002936:	e012      	b.n	800295e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002938:	f7ff fb38 	bl	8001fac <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b0a      	cmp	r3, #10
 8002944:	d90b      	bls.n	800295e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2205      	movs	r2, #5
 8002956:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e0c5      	b.n	8002aea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d0e5      	beq.n	8002938 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0202 	bic.w	r2, r2, #2
 800297a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800297c:	f7ff fb16 	bl	8001fac <HAL_GetTick>
 8002980:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002982:	e012      	b.n	80029aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002984:	f7ff fb12 	bl	8001fac <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b0a      	cmp	r3, #10
 8002990:	d90b      	bls.n	80029aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002996:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2205      	movs	r2, #5
 80029a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e09f      	b.n	8002aea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1e5      	bne.n	8002984 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7e1b      	ldrb	r3, [r3, #24]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d108      	bne.n	80029d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e007      	b.n	80029e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	7e5b      	ldrb	r3, [r3, #25]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d108      	bne.n	80029fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	e007      	b.n	8002a0c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	7e9b      	ldrb	r3, [r3, #26]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d108      	bne.n	8002a26 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0220 	orr.w	r2, r2, #32
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	e007      	b.n	8002a36 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 0220 	bic.w	r2, r2, #32
 8002a34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	7edb      	ldrb	r3, [r3, #27]
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d108      	bne.n	8002a50 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0210 	bic.w	r2, r2, #16
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	e007      	b.n	8002a60 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0210 	orr.w	r2, r2, #16
 8002a5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	7f1b      	ldrb	r3, [r3, #28]
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d108      	bne.n	8002a7a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f042 0208 	orr.w	r2, r2, #8
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	e007      	b.n	8002a8a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0208 	bic.w	r2, r2, #8
 8002a88:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	7f5b      	ldrb	r3, [r3, #29]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d108      	bne.n	8002aa4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0204 	orr.w	r2, r2, #4
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e007      	b.n	8002ab4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0204 	bic.w	r2, r2, #4
 8002ab2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	695b      	ldr	r3, [r3, #20]
 8002ac8:	ea42 0103 	orr.w	r1, r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	1e5a      	subs	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b087      	sub	sp, #28
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b08:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b0a:	7cfb      	ldrb	r3, [r7, #19]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d003      	beq.n	8002b18 <HAL_CAN_ConfigFilter+0x26>
 8002b10:	7cfb      	ldrb	r3, [r7, #19]
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	f040 80aa 	bne.w	8002c6c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b1e:	f043 0201 	orr.w	r2, r3, #1
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
 8002b30:	2201      	movs	r2, #1
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	43db      	mvns	r3, r3
 8002b42:	401a      	ands	r2, r3
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d123      	bne.n	8002b9a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	401a      	ands	r2, r3
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b74:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	3248      	adds	r2, #72	; 0x48
 8002b7a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b8e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b90:	6979      	ldr	r1, [r7, #20]
 8002b92:	3348      	adds	r3, #72	; 0x48
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	440b      	add	r3, r1
 8002b98:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d122      	bne.n	8002be8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	431a      	orrs	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bbe:	683a      	ldr	r2, [r7, #0]
 8002bc0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bc2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	3248      	adds	r2, #72	; 0x48
 8002bc8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bdc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bde:	6979      	ldr	r1, [r7, #20]
 8002be0:	3348      	adds	r3, #72	; 0x48
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	440b      	add	r3, r1
 8002be6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d109      	bne.n	8002c04 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c02:	e007      	b.n	8002c14 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	691b      	ldr	r3, [r3, #16]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d109      	bne.n	8002c30 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	43db      	mvns	r3, r3
 8002c26:	401a      	ands	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c2e:	e007      	b.n	8002c40 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d107      	bne.n	8002c58 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	431a      	orrs	r2, r3
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c5e:	f023 0201 	bic.w	r2, r3, #1
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	e006      	b.n	8002c7a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
  }
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	371c      	adds	r7, #28
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr

08002c84 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d12e      	bne.n	8002cf6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0201 	bic.w	r2, r2, #1
 8002cae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cb0:	f7ff f97c 	bl	8001fac <HAL_GetTick>
 8002cb4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cb6:	e012      	b.n	8002cde <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cb8:	f7ff f978 	bl	8001fac <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b0a      	cmp	r3, #10
 8002cc4:	d90b      	bls.n	8002cde <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2205      	movs	r2, #5
 8002cd6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e012      	b.n	8002d04 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1e5      	bne.n	8002cb8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e006      	b.n	8002d04 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
  }
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	; 0x24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d20:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d2a:	7ffb      	ldrb	r3, [r7, #31]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d003      	beq.n	8002d38 <HAL_CAN_AddTxMessage+0x2c>
 8002d30:	7ffb      	ldrb	r3, [r7, #31]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	f040 80ad 	bne.w	8002e92 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10a      	bne.n	8002d58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d105      	bne.n	8002d58 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 8095 	beq.w	8002e82 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	0e1b      	lsrs	r3, r3, #24
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002d62:	2201      	movs	r2, #1
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	409a      	lsls	r2, r3
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10d      	bne.n	8002d90 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d7e:	68f9      	ldr	r1, [r7, #12]
 8002d80:	6809      	ldr	r1, [r1, #0]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	3318      	adds	r3, #24
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	440b      	add	r3, r1
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	e00f      	b.n	8002db0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002d9a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002da0:	68f9      	ldr	r1, [r7, #12]
 8002da2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002da4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	3318      	adds	r3, #24
 8002daa:	011b      	lsls	r3, r3, #4
 8002dac:	440b      	add	r3, r1
 8002dae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6819      	ldr	r1, [r3, #0]
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	3318      	adds	r3, #24
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	440b      	add	r3, r1
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	7d1b      	ldrb	r3, [r3, #20]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d111      	bne.n	8002df0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	3318      	adds	r3, #24
 8002dd4:	011b      	lsls	r3, r3, #4
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3304      	adds	r3, #4
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68fa      	ldr	r2, [r7, #12]
 8002dde:	6811      	ldr	r1, [r2, #0]
 8002de0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	3318      	adds	r3, #24
 8002de8:	011b      	lsls	r3, r3, #4
 8002dea:	440b      	add	r3, r1
 8002dec:	3304      	adds	r3, #4
 8002dee:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3307      	adds	r3, #7
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	061a      	lsls	r2, r3, #24
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	3306      	adds	r3, #6
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	041b      	lsls	r3, r3, #16
 8002e00:	431a      	orrs	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	3305      	adds	r3, #5
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	3204      	adds	r2, #4
 8002e10:	7812      	ldrb	r2, [r2, #0]
 8002e12:	4610      	mov	r0, r2
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	6811      	ldr	r1, [r2, #0]
 8002e18:	ea43 0200 	orr.w	r2, r3, r0
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	440b      	add	r3, r1
 8002e22:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002e26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3303      	adds	r3, #3
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	061a      	lsls	r2, r3, #24
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3302      	adds	r3, #2
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	041b      	lsls	r3, r3, #16
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	021b      	lsls	r3, r3, #8
 8002e42:	4313      	orrs	r3, r2
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	7812      	ldrb	r2, [r2, #0]
 8002e48:	4610      	mov	r0, r2
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	6811      	ldr	r1, [r2, #0]
 8002e4e:	ea43 0200 	orr.w	r2, r3, r0
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	440b      	add	r3, r1
 8002e58:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002e5c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	3318      	adds	r3, #24
 8002e66:	011b      	lsls	r3, r3, #4
 8002e68:	4413      	add	r3, r2
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68fa      	ldr	r2, [r7, #12]
 8002e6e:	6811      	ldr	r1, [r2, #0]
 8002e70:	f043 0201 	orr.w	r2, r3, #1
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	3318      	adds	r3, #24
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	440b      	add	r3, r1
 8002e7c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e00e      	b.n	8002ea0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e006      	b.n	8002ea0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e96:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
  }
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3724      	adds	r7, #36	; 0x24
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr

08002eaa <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b087      	sub	sp, #28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ebe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ec0:	7dfb      	ldrb	r3, [r7, #23]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d003      	beq.n	8002ece <HAL_CAN_GetRxMessage+0x24>
 8002ec6:	7dfb      	ldrb	r3, [r7, #23]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	f040 8103 	bne.w	80030d4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10e      	bne.n	8002ef2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d116      	bne.n	8002f10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e0f7      	b.n	80030e2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	f003 0303 	and.w	r3, r3, #3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d107      	bne.n	8002f10 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0e8      	b.n	80030e2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	331b      	adds	r3, #27
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	4413      	add	r3, r2
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0204 	and.w	r2, r3, #4
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10c      	bne.n	8002f48 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	331b      	adds	r3, #27
 8002f36:	011b      	lsls	r3, r3, #4
 8002f38:	4413      	add	r3, r2
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0d5b      	lsrs	r3, r3, #21
 8002f3e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	e00b      	b.n	8002f60 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	331b      	adds	r3, #27
 8002f50:	011b      	lsls	r3, r3, #4
 8002f52:	4413      	add	r3, r2
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	08db      	lsrs	r3, r3, #3
 8002f58:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	331b      	adds	r3, #27
 8002f68:	011b      	lsls	r3, r3, #4
 8002f6a:	4413      	add	r3, r2
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0202 	and.w	r2, r3, #2
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	331b      	adds	r3, #27
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	4413      	add	r3, r2
 8002f82:	3304      	adds	r3, #4
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2208      	movs	r2, #8
 8002f92:	611a      	str	r2, [r3, #16]
 8002f94:	e00b      	b.n	8002fae <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	331b      	adds	r3, #27
 8002f9e:	011b      	lsls	r3, r3, #4
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3304      	adds	r3, #4
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 020f 	and.w	r2, r3, #15
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	331b      	adds	r3, #27
 8002fb6:	011b      	lsls	r3, r3, #4
 8002fb8:	4413      	add	r3, r2
 8002fba:	3304      	adds	r3, #4
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	331b      	adds	r3, #27
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	4413      	add	r3, r2
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	0c1b      	lsrs	r3, r3, #16
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	b2da      	uxtb	r2, r3
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	4413      	add	r3, r2
 8002ffe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	0a1a      	lsrs	r2, r3, #8
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	4413      	add	r3, r2
 8003018:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	0c1a      	lsrs	r2, r3, #16
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	3302      	adds	r3, #2
 8003024:	b2d2      	uxtb	r2, r2
 8003026:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	4413      	add	r3, r2
 8003032:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	0e1a      	lsrs	r2, r3, #24
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	3303      	adds	r3, #3
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	4413      	add	r3, r2
 800304c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	3304      	adds	r3, #4
 8003056:	b2d2      	uxtb	r2, r2
 8003058:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	4413      	add	r3, r2
 8003064:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	0a1a      	lsrs	r2, r3, #8
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	3305      	adds	r3, #5
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	4413      	add	r3, r2
 800307e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0c1a      	lsrs	r2, r3, #16
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	3306      	adds	r3, #6
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	011b      	lsls	r3, r3, #4
 8003096:	4413      	add	r3, r2
 8003098:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	0e1a      	lsrs	r2, r3, #24
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	3307      	adds	r3, #7
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d108      	bne.n	80030c0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f042 0220 	orr.w	r2, r2, #32
 80030bc:	60da      	str	r2, [r3, #12]
 80030be:	e007      	b.n	80030d0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691a      	ldr	r2, [r3, #16]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0220 	orr.w	r2, r2, #32
 80030ce:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e006      	b.n	80030e2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
  }
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	371c      	adds	r7, #28
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr

080030ec <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030fc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80030fe:	7bfb      	ldrb	r3, [r7, #15]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d002      	beq.n	800310a <HAL_CAN_ActivateNotification+0x1e>
 8003104:	7bfb      	ldrb	r3, [r7, #15]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d109      	bne.n	800311e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6959      	ldr	r1, [r3, #20]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	e006      	b.n	800312c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
  }
}
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	bc80      	pop	{r7}
 8003134:	4770      	bx	lr

08003136 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b08a      	sub	sp, #40	; 0x28
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800313e:	2300      	movs	r3, #0
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d07c      	beq.n	8003276 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d023      	beq.n	80031ce <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2201      	movs	r2, #1
 800318c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f983 	bl	80034a4 <HAL_CAN_TxMailbox0CompleteCallback>
 800319e:	e016      	b.n	80031ce <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f003 0304 	and.w	r3, r3, #4
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d004      	beq.n	80031b4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
 80031b2:	e00c      	b.n	80031ce <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d004      	beq.n	80031c8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80031be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
 80031c6:	e002      	b.n	80031ce <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f000 f986 	bl	80034da <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d024      	beq.n	8003222 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f000 f962 	bl	80034b6 <HAL_CAN_TxMailbox1CompleteCallback>
 80031f2:	e016      	b.n	8003222 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d004      	beq.n	8003208 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
 8003206:	e00c      	b.n	8003222 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800320e:	2b00      	cmp	r3, #0
 8003210:	d004      	beq.n	800321c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
 800321a:	e002      	b.n	8003222 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 f965 	bl	80034ec <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d024      	beq.n	8003276 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003234:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f000 f941 	bl	80034c8 <HAL_CAN_TxMailbox2CompleteCallback>
 8003246:	e016      	b.n	8003276 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d004      	beq.n	800325c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
 800325a:	e00c      	b.n	8003276 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d004      	beq.n	8003270 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800326c:	627b      	str	r3, [r7, #36]	; 0x24
 800326e:	e002      	b.n	8003276 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f944 	bl	80034fe <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00c      	beq.n	800329a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f003 0310 	and.w	r3, r3, #16
 8003286:	2b00      	cmp	r3, #0
 8003288:	d007      	beq.n	800329a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003290:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2210      	movs	r2, #16
 8003298:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800329a:	6a3b      	ldr	r3, [r7, #32]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00b      	beq.n	80032bc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d006      	beq.n	80032bc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2208      	movs	r2, #8
 80032b4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f92a 	bl	8003510 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	f003 0302 	and.w	r3, r3, #2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d009      	beq.n	80032da <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f7fd fc7f 	bl	8000bd8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00c      	beq.n	80032fe <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	f003 0310 	and.w	r3, r3, #16
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d007      	beq.n	80032fe <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032f4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2210      	movs	r2, #16
 80032fc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	f003 0320 	and.w	r3, r3, #32
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00b      	beq.n	8003320 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d006      	beq.n	8003320 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2208      	movs	r2, #8
 8003318:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f90a 	bl	8003534 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b00      	cmp	r3, #0
 8003328:	d009      	beq.n	800333e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d002      	beq.n	800333e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f8f2 	bl	8003522 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00b      	beq.n	8003360 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	f003 0310 	and.w	r3, r3, #16
 800334e:	2b00      	cmp	r3, #0
 8003350:	d006      	beq.n	8003360 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2210      	movs	r2, #16
 8003358:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f8f3 	bl	8003546 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003360:	6a3b      	ldr	r3, [r7, #32]
 8003362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00b      	beq.n	8003382 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d006      	beq.n	8003382 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2208      	movs	r2, #8
 800337a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 f8eb 	bl	8003558 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d07b      	beq.n	8003484 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	d072      	beq.n	800347c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339c:	2b00      	cmp	r3, #0
 800339e:	d008      	beq.n	80033b2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80033aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80033ce:	6a3b      	ldr	r3, [r7, #32]
 80033d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d008      	beq.n	80033ea <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d003      	beq.n	80033ea <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80033e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e4:	f043 0304 	orr.w	r3, r3, #4
 80033e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80033ea:	6a3b      	ldr	r3, [r7, #32]
 80033ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d043      	beq.n	800347c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d03e      	beq.n	800347c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003404:	2b60      	cmp	r3, #96	; 0x60
 8003406:	d02b      	beq.n	8003460 <HAL_CAN_IRQHandler+0x32a>
 8003408:	2b60      	cmp	r3, #96	; 0x60
 800340a:	d82e      	bhi.n	800346a <HAL_CAN_IRQHandler+0x334>
 800340c:	2b50      	cmp	r3, #80	; 0x50
 800340e:	d022      	beq.n	8003456 <HAL_CAN_IRQHandler+0x320>
 8003410:	2b50      	cmp	r3, #80	; 0x50
 8003412:	d82a      	bhi.n	800346a <HAL_CAN_IRQHandler+0x334>
 8003414:	2b40      	cmp	r3, #64	; 0x40
 8003416:	d019      	beq.n	800344c <HAL_CAN_IRQHandler+0x316>
 8003418:	2b40      	cmp	r3, #64	; 0x40
 800341a:	d826      	bhi.n	800346a <HAL_CAN_IRQHandler+0x334>
 800341c:	2b30      	cmp	r3, #48	; 0x30
 800341e:	d010      	beq.n	8003442 <HAL_CAN_IRQHandler+0x30c>
 8003420:	2b30      	cmp	r3, #48	; 0x30
 8003422:	d822      	bhi.n	800346a <HAL_CAN_IRQHandler+0x334>
 8003424:	2b10      	cmp	r3, #16
 8003426:	d002      	beq.n	800342e <HAL_CAN_IRQHandler+0x2f8>
 8003428:	2b20      	cmp	r3, #32
 800342a:	d005      	beq.n	8003438 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800342c:	e01d      	b.n	800346a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003430:	f043 0308 	orr.w	r3, r3, #8
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003436:	e019      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	f043 0310 	orr.w	r3, r3, #16
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003440:	e014      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003444:	f043 0320 	orr.w	r3, r3, #32
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800344a:	e00f      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003452:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003454:	e00a      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800345e:	e005      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003466:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003468:	e000      	b.n	800346c <HAL_CAN_IRQHandler+0x336>
            break;
 800346a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	699a      	ldr	r2, [r3, #24]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800347a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2204      	movs	r2, #4
 8003482:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	2b00      	cmp	r3, #0
 8003488:	d008      	beq.n	800349c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	431a      	orrs	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f867 	bl	800356a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800349c:	bf00      	nop
 800349e:	3728      	adds	r7, #40	; 0x28
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80034ac:	bf00      	nop
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr

080034c8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80034d0:	bf00      	nop
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bc80      	pop	{r7}
 80034d8:	4770      	bx	lr

080034da <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80034e2:	bf00      	nop
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr

080034ec <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bc80      	pop	{r7}
 80034fc:	4770      	bx	lr

080034fe <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	bc80      	pop	{r7}
 8003532:	4770      	bx	lr

08003534 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	bc80      	pop	{r7}
 8003544:	4770      	bx	lr

08003546 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800354e:	bf00      	nop
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	bc80      	pop	{r7}
 8003556:	4770      	bx	lr

08003558 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003560:	bf00      	nop
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr

0800356a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800358c:	4b0c      	ldr	r3, [pc, #48]	; (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003598:	4013      	ands	r3, r2
 800359a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ae:	4a04      	ldr	r2, [pc, #16]	; (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	60d3      	str	r3, [r2, #12]
}
 80035b4:	bf00      	nop
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035c8:	4b04      	ldr	r3, [pc, #16]	; (80035dc <__NVIC_GetPriorityGrouping+0x18>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	0a1b      	lsrs	r3, r3, #8
 80035ce:	f003 0307 	and.w	r3, r3, #7
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bc80      	pop	{r7}
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	e000ed00 	.word	0xe000ed00

080035e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	db0b      	blt.n	800360a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	f003 021f 	and.w	r2, r3, #31
 80035f8:	4906      	ldr	r1, [pc, #24]	; (8003614 <__NVIC_EnableIRQ+0x34>)
 80035fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	2001      	movs	r0, #1
 8003602:	fa00 f202 	lsl.w	r2, r0, r2
 8003606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800360a:	bf00      	nop
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	e000e100 	.word	0xe000e100

08003618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	4603      	mov	r3, r0
 8003620:	6039      	str	r1, [r7, #0]
 8003622:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	2b00      	cmp	r3, #0
 800362a:	db0a      	blt.n	8003642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	b2da      	uxtb	r2, r3
 8003630:	490c      	ldr	r1, [pc, #48]	; (8003664 <__NVIC_SetPriority+0x4c>)
 8003632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003636:	0112      	lsls	r2, r2, #4
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	440b      	add	r3, r1
 800363c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003640:	e00a      	b.n	8003658 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	b2da      	uxtb	r2, r3
 8003646:	4908      	ldr	r1, [pc, #32]	; (8003668 <__NVIC_SetPriority+0x50>)
 8003648:	79fb      	ldrb	r3, [r7, #7]
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	3b04      	subs	r3, #4
 8003650:	0112      	lsls	r2, r2, #4
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	440b      	add	r3, r1
 8003656:	761a      	strb	r2, [r3, #24]
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	e000e100 	.word	0xe000e100
 8003668:	e000ed00 	.word	0xe000ed00

0800366c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800366c:	b480      	push	{r7}
 800366e:	b089      	sub	sp, #36	; 0x24
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	f1c3 0307 	rsb	r3, r3, #7
 8003686:	2b04      	cmp	r3, #4
 8003688:	bf28      	it	cs
 800368a:	2304      	movcs	r3, #4
 800368c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	3304      	adds	r3, #4
 8003692:	2b06      	cmp	r3, #6
 8003694:	d902      	bls.n	800369c <NVIC_EncodePriority+0x30>
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	3b03      	subs	r3, #3
 800369a:	e000      	b.n	800369e <NVIC_EncodePriority+0x32>
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a0:	f04f 32ff 	mov.w	r2, #4294967295
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	43da      	mvns	r2, r3
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	401a      	ands	r2, r3
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b4:	f04f 31ff 	mov.w	r1, #4294967295
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	fa01 f303 	lsl.w	r3, r1, r3
 80036be:	43d9      	mvns	r1, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c4:	4313      	orrs	r3, r2
         );
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3724      	adds	r7, #36	; 0x24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr

080036d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036e0:	d301      	bcc.n	80036e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00f      	b.n	8003706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036e6:	4a0a      	ldr	r2, [pc, #40]	; (8003710 <SysTick_Config+0x40>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ee:	210f      	movs	r1, #15
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	f7ff ff90 	bl	8003618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f8:	4b05      	ldr	r3, [pc, #20]	; (8003710 <SysTick_Config+0x40>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036fe:	4b04      	ldr	r3, [pc, #16]	; (8003710 <SysTick_Config+0x40>)
 8003700:	2207      	movs	r2, #7
 8003702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	e000e010 	.word	0xe000e010

08003714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff ff2d 	bl	800357c <__NVIC_SetPriorityGrouping>
}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800372a:	b580      	push	{r7, lr}
 800372c:	b086      	sub	sp, #24
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	607a      	str	r2, [r7, #4]
 8003736:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800373c:	f7ff ff42 	bl	80035c4 <__NVIC_GetPriorityGrouping>
 8003740:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	6978      	ldr	r0, [r7, #20]
 8003748:	f7ff ff90 	bl	800366c <NVIC_EncodePriority>
 800374c:	4602      	mov	r2, r0
 800374e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff ff5f 	bl	8003618 <__NVIC_SetPriority>
}
 800375a:	bf00      	nop
 800375c:	3718      	adds	r7, #24
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	4603      	mov	r3, r0
 800376a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800376c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff35 	bl	80035e0 <__NVIC_EnableIRQ>
}
 8003776:	bf00      	nop
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff ffa2 	bl	80036d0 <SysTick_Config>
 800378c:	4603      	mov	r3, r0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037a0:	2300      	movs	r3, #0
 80037a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e043      	b.n	8003836 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	4b22      	ldr	r3, [pc, #136]	; (8003840 <HAL_DMA_Init+0xa8>)
 80037b6:	4413      	add	r3, r2
 80037b8:	4a22      	ldr	r2, [pc, #136]	; (8003844 <HAL_DMA_Init+0xac>)
 80037ba:	fba2 2303 	umull	r2, r3, r2, r3
 80037be:	091b      	lsrs	r3, r3, #4
 80037c0:	009a      	lsls	r2, r3, #2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a1f      	ldr	r2, [pc, #124]	; (8003848 <HAL_DMA_Init+0xb0>)
 80037ca:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80037e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003808:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4313      	orrs	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68fa      	ldr	r2, [r7, #12]
 800381c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr
 8003840:	bffdfff8 	.word	0xbffdfff8
 8003844:	cccccccd 	.word	0xcccccccd
 8003848:	40020000 	.word	0x40020000

0800384c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
 8003858:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <HAL_DMA_Start_IT+0x20>
 8003868:	2302      	movs	r3, #2
 800386a:	e04b      	b.n	8003904 <HAL_DMA_Start_IT+0xb8>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d13a      	bne.n	80038f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0201 	bic.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f937 	bl	8003b18 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d008      	beq.n	80038c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 020e 	orr.w	r2, r2, #14
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	e00f      	b.n	80038e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f022 0204 	bic.w	r2, r2, #4
 80038d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 020a 	orr.w	r2, r2, #10
 80038e2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	e005      	b.n	8003902 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038fe:	2302      	movs	r3, #2
 8003900:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003902:	7dfb      	ldrb	r3, [r7, #23]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003928:	2204      	movs	r2, #4
 800392a:	409a      	lsls	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4013      	ands	r3, r2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d04f      	beq.n	80039d4 <HAL_DMA_IRQHandler+0xc8>
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	2b00      	cmp	r3, #0
 800393c:	d04a      	beq.n	80039d4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0320 	and.w	r3, r3, #32
 8003948:	2b00      	cmp	r3, #0
 800394a:	d107      	bne.n	800395c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f022 0204 	bic.w	r2, r2, #4
 800395a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a66      	ldr	r2, [pc, #408]	; (8003afc <HAL_DMA_IRQHandler+0x1f0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d029      	beq.n	80039ba <HAL_DMA_IRQHandler+0xae>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a65      	ldr	r2, [pc, #404]	; (8003b00 <HAL_DMA_IRQHandler+0x1f4>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d022      	beq.n	80039b6 <HAL_DMA_IRQHandler+0xaa>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a63      	ldr	r2, [pc, #396]	; (8003b04 <HAL_DMA_IRQHandler+0x1f8>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d01a      	beq.n	80039b0 <HAL_DMA_IRQHandler+0xa4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a62      	ldr	r2, [pc, #392]	; (8003b08 <HAL_DMA_IRQHandler+0x1fc>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d012      	beq.n	80039aa <HAL_DMA_IRQHandler+0x9e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a60      	ldr	r2, [pc, #384]	; (8003b0c <HAL_DMA_IRQHandler+0x200>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d00a      	beq.n	80039a4 <HAL_DMA_IRQHandler+0x98>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a5f      	ldr	r2, [pc, #380]	; (8003b10 <HAL_DMA_IRQHandler+0x204>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d102      	bne.n	800399e <HAL_DMA_IRQHandler+0x92>
 8003998:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800399c:	e00e      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 800399e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80039a2:	e00b      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 80039a4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80039a8:	e008      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 80039aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80039ae:	e005      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 80039b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039b4:	e002      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 80039b6:	2340      	movs	r3, #64	; 0x40
 80039b8:	e000      	b.n	80039bc <HAL_DMA_IRQHandler+0xb0>
 80039ba:	2304      	movs	r3, #4
 80039bc:	4a55      	ldr	r2, [pc, #340]	; (8003b14 <HAL_DMA_IRQHandler+0x208>)
 80039be:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8094 	beq.w	8003af2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80039d2:	e08e      	b.n	8003af2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d8:	2202      	movs	r2, #2
 80039da:	409a      	lsls	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d056      	beq.n	8003a92 <HAL_DMA_IRQHandler+0x186>
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d051      	beq.n	8003a92 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 020a 	bic.w	r2, r2, #10
 8003a0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a38      	ldr	r2, [pc, #224]	; (8003afc <HAL_DMA_IRQHandler+0x1f0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d029      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x166>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a37      	ldr	r2, [pc, #220]	; (8003b00 <HAL_DMA_IRQHandler+0x1f4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d022      	beq.n	8003a6e <HAL_DMA_IRQHandler+0x162>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a35      	ldr	r2, [pc, #212]	; (8003b04 <HAL_DMA_IRQHandler+0x1f8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d01a      	beq.n	8003a68 <HAL_DMA_IRQHandler+0x15c>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a34      	ldr	r2, [pc, #208]	; (8003b08 <HAL_DMA_IRQHandler+0x1fc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d012      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x156>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a32      	ldr	r2, [pc, #200]	; (8003b0c <HAL_DMA_IRQHandler+0x200>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00a      	beq.n	8003a5c <HAL_DMA_IRQHandler+0x150>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a31      	ldr	r2, [pc, #196]	; (8003b10 <HAL_DMA_IRQHandler+0x204>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d102      	bne.n	8003a56 <HAL_DMA_IRQHandler+0x14a>
 8003a50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a54:	e00e      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a5a:	e00b      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a60:	e008      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a66:	e005      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a6c:	e002      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a6e:	2320      	movs	r3, #32
 8003a70:	e000      	b.n	8003a74 <HAL_DMA_IRQHandler+0x168>
 8003a72:	2302      	movs	r3, #2
 8003a74:	4a27      	ldr	r2, [pc, #156]	; (8003b14 <HAL_DMA_IRQHandler+0x208>)
 8003a76:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d034      	beq.n	8003af2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003a90:	e02f      	b.n	8003af2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a96:	2208      	movs	r2, #8
 8003a98:	409a      	lsls	r2, r3
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d028      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x1e8>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d023      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 020e 	bic.w	r2, r2, #14
 8003aba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aca:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d004      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	4798      	blx	r3
    }
  }
  return;
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
}
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40020008 	.word	0x40020008
 8003b00:	4002001c 	.word	0x4002001c
 8003b04:	40020030 	.word	0x40020030
 8003b08:	40020044 	.word	0x40020044
 8003b0c:	40020058 	.word	0x40020058
 8003b10:	4002006c 	.word	0x4002006c
 8003b14:	40020000 	.word	0x40020000

08003b18 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
 8003b24:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b2e:	2101      	movs	r1, #1
 8003b30:	fa01 f202 	lsl.w	r2, r1, r2
 8003b34:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b10      	cmp	r3, #16
 8003b44:	d108      	bne.n	8003b58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b56:	e007      	b.n	8003b68 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68ba      	ldr	r2, [r7, #8]
 8003b5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	60da      	str	r2, [r3, #12]
}
 8003b68:	bf00      	nop
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bc80      	pop	{r7}
 8003b70:	4770      	bx	lr
	...

08003b74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b08b      	sub	sp, #44	; 0x2c
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b82:	2300      	movs	r3, #0
 8003b84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b86:	e169      	b.n	8003e5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b88:	2201      	movs	r2, #1
 8003b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	69fa      	ldr	r2, [r7, #28]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	f040 8158 	bne.w	8003e56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	4a9a      	ldr	r2, [pc, #616]	; (8003e14 <HAL_GPIO_Init+0x2a0>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d05e      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
 8003bb0:	4a98      	ldr	r2, [pc, #608]	; (8003e14 <HAL_GPIO_Init+0x2a0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d875      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003bb6:	4a98      	ldr	r2, [pc, #608]	; (8003e18 <HAL_GPIO_Init+0x2a4>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d058      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
 8003bbc:	4a96      	ldr	r2, [pc, #600]	; (8003e18 <HAL_GPIO_Init+0x2a4>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d86f      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003bc2:	4a96      	ldr	r2, [pc, #600]	; (8003e1c <HAL_GPIO_Init+0x2a8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d052      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
 8003bc8:	4a94      	ldr	r2, [pc, #592]	; (8003e1c <HAL_GPIO_Init+0x2a8>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d869      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003bce:	4a94      	ldr	r2, [pc, #592]	; (8003e20 <HAL_GPIO_Init+0x2ac>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d04c      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
 8003bd4:	4a92      	ldr	r2, [pc, #584]	; (8003e20 <HAL_GPIO_Init+0x2ac>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d863      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003bda:	4a92      	ldr	r2, [pc, #584]	; (8003e24 <HAL_GPIO_Init+0x2b0>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d046      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
 8003be0:	4a90      	ldr	r2, [pc, #576]	; (8003e24 <HAL_GPIO_Init+0x2b0>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d85d      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003be6:	2b12      	cmp	r3, #18
 8003be8:	d82a      	bhi.n	8003c40 <HAL_GPIO_Init+0xcc>
 8003bea:	2b12      	cmp	r3, #18
 8003bec:	d859      	bhi.n	8003ca2 <HAL_GPIO_Init+0x12e>
 8003bee:	a201      	add	r2, pc, #4	; (adr r2, 8003bf4 <HAL_GPIO_Init+0x80>)
 8003bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf4:	08003c6f 	.word	0x08003c6f
 8003bf8:	08003c49 	.word	0x08003c49
 8003bfc:	08003c5b 	.word	0x08003c5b
 8003c00:	08003c9d 	.word	0x08003c9d
 8003c04:	08003ca3 	.word	0x08003ca3
 8003c08:	08003ca3 	.word	0x08003ca3
 8003c0c:	08003ca3 	.word	0x08003ca3
 8003c10:	08003ca3 	.word	0x08003ca3
 8003c14:	08003ca3 	.word	0x08003ca3
 8003c18:	08003ca3 	.word	0x08003ca3
 8003c1c:	08003ca3 	.word	0x08003ca3
 8003c20:	08003ca3 	.word	0x08003ca3
 8003c24:	08003ca3 	.word	0x08003ca3
 8003c28:	08003ca3 	.word	0x08003ca3
 8003c2c:	08003ca3 	.word	0x08003ca3
 8003c30:	08003ca3 	.word	0x08003ca3
 8003c34:	08003ca3 	.word	0x08003ca3
 8003c38:	08003c51 	.word	0x08003c51
 8003c3c:	08003c65 	.word	0x08003c65
 8003c40:	4a79      	ldr	r2, [pc, #484]	; (8003e28 <HAL_GPIO_Init+0x2b4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d013      	beq.n	8003c6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c46:	e02c      	b.n	8003ca2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	623b      	str	r3, [r7, #32]
          break;
 8003c4e:	e029      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	3304      	adds	r3, #4
 8003c56:	623b      	str	r3, [r7, #32]
          break;
 8003c58:	e024      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	3308      	adds	r3, #8
 8003c60:	623b      	str	r3, [r7, #32]
          break;
 8003c62:	e01f      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	330c      	adds	r3, #12
 8003c6a:	623b      	str	r3, [r7, #32]
          break;
 8003c6c:	e01a      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d102      	bne.n	8003c7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c76:	2304      	movs	r3, #4
 8003c78:	623b      	str	r3, [r7, #32]
          break;
 8003c7a:	e013      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d105      	bne.n	8003c90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c84:	2308      	movs	r3, #8
 8003c86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69fa      	ldr	r2, [r7, #28]
 8003c8c:	611a      	str	r2, [r3, #16]
          break;
 8003c8e:	e009      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c90:	2308      	movs	r3, #8
 8003c92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69fa      	ldr	r2, [r7, #28]
 8003c98:	615a      	str	r2, [r3, #20]
          break;
 8003c9a:	e003      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	623b      	str	r3, [r7, #32]
          break;
 8003ca0:	e000      	b.n	8003ca4 <HAL_GPIO_Init+0x130>
          break;
 8003ca2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2bff      	cmp	r3, #255	; 0xff
 8003ca8:	d801      	bhi.n	8003cae <HAL_GPIO_Init+0x13a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	e001      	b.n	8003cb2 <HAL_GPIO_Init+0x13e>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	2bff      	cmp	r3, #255	; 0xff
 8003cb8:	d802      	bhi.n	8003cc0 <HAL_GPIO_Init+0x14c>
 8003cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	e002      	b.n	8003cc6 <HAL_GPIO_Init+0x152>
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	3b08      	subs	r3, #8
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	210f      	movs	r1, #15
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd4:	43db      	mvns	r3, r3
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	6a39      	ldr	r1, [r7, #32]
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 80b1 	beq.w	8003e56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003cf4:	4b4d      	ldr	r3, [pc, #308]	; (8003e2c <HAL_GPIO_Init+0x2b8>)
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	4a4c      	ldr	r2, [pc, #304]	; (8003e2c <HAL_GPIO_Init+0x2b8>)
 8003cfa:	f043 0301 	orr.w	r3, r3, #1
 8003cfe:	6193      	str	r3, [r2, #24]
 8003d00:	4b4a      	ldr	r3, [pc, #296]	; (8003e2c <HAL_GPIO_Init+0x2b8>)
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	60bb      	str	r3, [r7, #8]
 8003d0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d0c:	4a48      	ldr	r2, [pc, #288]	; (8003e30 <HAL_GPIO_Init+0x2bc>)
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d10:	089b      	lsrs	r3, r3, #2
 8003d12:	3302      	adds	r3, #2
 8003d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1c:	f003 0303 	and.w	r3, r3, #3
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	220f      	movs	r2, #15
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a40      	ldr	r2, [pc, #256]	; (8003e34 <HAL_GPIO_Init+0x2c0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d013      	beq.n	8003d60 <HAL_GPIO_Init+0x1ec>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a3f      	ldr	r2, [pc, #252]	; (8003e38 <HAL_GPIO_Init+0x2c4>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00d      	beq.n	8003d5c <HAL_GPIO_Init+0x1e8>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a3e      	ldr	r2, [pc, #248]	; (8003e3c <HAL_GPIO_Init+0x2c8>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d007      	beq.n	8003d58 <HAL_GPIO_Init+0x1e4>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a3d      	ldr	r2, [pc, #244]	; (8003e40 <HAL_GPIO_Init+0x2cc>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d101      	bne.n	8003d54 <HAL_GPIO_Init+0x1e0>
 8003d50:	2303      	movs	r3, #3
 8003d52:	e006      	b.n	8003d62 <HAL_GPIO_Init+0x1ee>
 8003d54:	2304      	movs	r3, #4
 8003d56:	e004      	b.n	8003d62 <HAL_GPIO_Init+0x1ee>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	e002      	b.n	8003d62 <HAL_GPIO_Init+0x1ee>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e000      	b.n	8003d62 <HAL_GPIO_Init+0x1ee>
 8003d60:	2300      	movs	r3, #0
 8003d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d64:	f002 0203 	and.w	r2, r2, #3
 8003d68:	0092      	lsls	r2, r2, #2
 8003d6a:	4093      	lsls	r3, r2
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003d72:	492f      	ldr	r1, [pc, #188]	; (8003e30 <HAL_GPIO_Init+0x2bc>)
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	089b      	lsrs	r3, r3, #2
 8003d78:	3302      	adds	r3, #2
 8003d7a:	68fa      	ldr	r2, [r7, #12]
 8003d7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d006      	beq.n	8003d9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d8c:	4b2d      	ldr	r3, [pc, #180]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	492c      	ldr	r1, [pc, #176]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	608b      	str	r3, [r1, #8]
 8003d98:	e006      	b.n	8003da8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d9a:	4b2a      	ldr	r3, [pc, #168]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003d9c:	689a      	ldr	r2, [r3, #8]
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	43db      	mvns	r3, r3
 8003da2:	4928      	ldr	r1, [pc, #160]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d006      	beq.n	8003dc2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003db4:	4b23      	ldr	r3, [pc, #140]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003db6:	68da      	ldr	r2, [r3, #12]
 8003db8:	4922      	ldr	r1, [pc, #136]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60cb      	str	r3, [r1, #12]
 8003dc0:	e006      	b.n	8003dd0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003dc2:	4b20      	ldr	r3, [pc, #128]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	491e      	ldr	r1, [pc, #120]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003dcc:	4013      	ands	r3, r2
 8003dce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d006      	beq.n	8003dea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ddc:	4b19      	ldr	r3, [pc, #100]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	4918      	ldr	r1, [pc, #96]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	604b      	str	r3, [r1, #4]
 8003de8:	e006      	b.n	8003df8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003dea:	4b16      	ldr	r3, [pc, #88]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	43db      	mvns	r3, r3
 8003df2:	4914      	ldr	r1, [pc, #80]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d021      	beq.n	8003e48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e04:	4b0f      	ldr	r3, [pc, #60]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	490e      	ldr	r1, [pc, #56]	; (8003e44 <HAL_GPIO_Init+0x2d0>)
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	600b      	str	r3, [r1, #0]
 8003e10:	e021      	b.n	8003e56 <HAL_GPIO_Init+0x2e2>
 8003e12:	bf00      	nop
 8003e14:	10320000 	.word	0x10320000
 8003e18:	10310000 	.word	0x10310000
 8003e1c:	10220000 	.word	0x10220000
 8003e20:	10210000 	.word	0x10210000
 8003e24:	10120000 	.word	0x10120000
 8003e28:	10110000 	.word	0x10110000
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	40010000 	.word	0x40010000
 8003e34:	40010800 	.word	0x40010800
 8003e38:	40010c00 	.word	0x40010c00
 8003e3c:	40011000 	.word	0x40011000
 8003e40:	40011400 	.word	0x40011400
 8003e44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e48:	4b0b      	ldr	r3, [pc, #44]	; (8003e78 <HAL_GPIO_Init+0x304>)
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	4909      	ldr	r1, [pc, #36]	; (8003e78 <HAL_GPIO_Init+0x304>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	3301      	adds	r3, #1
 8003e5a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	fa22 f303 	lsr.w	r3, r2, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f47f ae8e 	bne.w	8003b88 <HAL_GPIO_Init+0x14>
  }
}
 8003e6c:	bf00      	nop
 8003e6e:	bf00      	nop
 8003e70:	372c      	adds	r7, #44	; 0x2c
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40010400 	.word	0x40010400

08003e7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	887b      	ldrh	r3, [r7, #2]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
 8003e98:	e001      	b.n	8003e9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr

08003eaa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	807b      	strh	r3, [r7, #2]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003eba:	787b      	ldrb	r3, [r7, #1]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ec0:	887a      	ldrh	r2, [r7, #2]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ec6:	e003      	b.n	8003ed0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003ec8:	887b      	ldrh	r3, [r7, #2]
 8003eca:	041a      	lsls	r2, r3, #16
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	611a      	str	r2, [r3, #16]
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bc80      	pop	{r7}
 8003ed8:	4770      	bx	lr
	...

08003edc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ee6:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ee8:	695a      	ldr	r2, [r3, #20]
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	4013      	ands	r3, r2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d006      	beq.n	8003f00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ef2:	4a05      	ldr	r2, [pc, #20]	; (8003f08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fd f874 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f00:	bf00      	nop
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40010400 	.word	0x40010400

08003f0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e272      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8087 	beq.w	800403a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f2c:	4b92      	ldr	r3, [pc, #584]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 030c 	and.w	r3, r3, #12
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d00c      	beq.n	8003f52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f38:	4b8f      	ldr	r3, [pc, #572]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f003 030c 	and.w	r3, r3, #12
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d112      	bne.n	8003f6a <HAL_RCC_OscConfig+0x5e>
 8003f44:	4b8c      	ldr	r3, [pc, #560]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f50:	d10b      	bne.n	8003f6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f52:	4b89      	ldr	r3, [pc, #548]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d06c      	beq.n	8004038 <HAL_RCC_OscConfig+0x12c>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d168      	bne.n	8004038 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e24c      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f72:	d106      	bne.n	8003f82 <HAL_RCC_OscConfig+0x76>
 8003f74:	4b80      	ldr	r3, [pc, #512]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a7f      	ldr	r2, [pc, #508]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f7e:	6013      	str	r3, [r2, #0]
 8003f80:	e02e      	b.n	8003fe0 <HAL_RCC_OscConfig+0xd4>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x98>
 8003f8a:	4b7b      	ldr	r3, [pc, #492]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a7a      	ldr	r2, [pc, #488]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	4b78      	ldr	r3, [pc, #480]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a77      	ldr	r2, [pc, #476]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e01d      	b.n	8003fe0 <HAL_RCC_OscConfig+0xd4>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0xbc>
 8003fae:	4b72      	ldr	r3, [pc, #456]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a71      	ldr	r2, [pc, #452]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	4b6f      	ldr	r3, [pc, #444]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a6e      	ldr	r2, [pc, #440]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCC_OscConfig+0xd4>
 8003fc8:	4b6b      	ldr	r3, [pc, #428]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a6a      	ldr	r2, [pc, #424]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	4b68      	ldr	r3, [pc, #416]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a67      	ldr	r2, [pc, #412]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8003fda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d013      	beq.n	8004010 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7fd ffe0 	bl	8001fac <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff0:	f7fd ffdc 	bl	8001fac <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b64      	cmp	r3, #100	; 0x64
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e200      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004002:	4b5d      	ldr	r3, [pc, #372]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCC_OscConfig+0xe4>
 800400e:	e014      	b.n	800403a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7fd ffcc 	bl	8001fac <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004018:	f7fd ffc8 	bl	8001fac <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b64      	cmp	r3, #100	; 0x64
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e1ec      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402a:	4b53      	ldr	r3, [pc, #332]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0x10c>
 8004036:	e000      	b.n	800403a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d063      	beq.n	800410e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004046:	4b4c      	ldr	r3, [pc, #304]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f003 030c 	and.w	r3, r3, #12
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00b      	beq.n	800406a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004052:	4b49      	ldr	r3, [pc, #292]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f003 030c 	and.w	r3, r3, #12
 800405a:	2b08      	cmp	r3, #8
 800405c:	d11c      	bne.n	8004098 <HAL_RCC_OscConfig+0x18c>
 800405e:	4b46      	ldr	r3, [pc, #280]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d116      	bne.n	8004098 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406a:	4b43      	ldr	r3, [pc, #268]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <HAL_RCC_OscConfig+0x176>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d001      	beq.n	8004082 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e1c0      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004082:	4b3d      	ldr	r3, [pc, #244]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	4939      	ldr	r1, [pc, #228]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004092:	4313      	orrs	r3, r2
 8004094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004096:	e03a      	b.n	800410e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d020      	beq.n	80040e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a0:	4b36      	ldr	r3, [pc, #216]	; (800417c <HAL_RCC_OscConfig+0x270>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a6:	f7fd ff81 	bl	8001fac <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ae:	f7fd ff7d 	bl	8001fac <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1a1      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c0:	4b2d      	ldr	r3, [pc, #180]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0f0      	beq.n	80040ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040cc:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	4927      	ldr	r1, [pc, #156]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	600b      	str	r3, [r1, #0]
 80040e0:	e015      	b.n	800410e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040e2:	4b26      	ldr	r3, [pc, #152]	; (800417c <HAL_RCC_OscConfig+0x270>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e8:	f7fd ff60 	bl	8001fac <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f0:	f7fd ff5c 	bl	8001fac <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e180      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004102:	4b1d      	ldr	r3, [pc, #116]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d03a      	beq.n	8004190 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	699b      	ldr	r3, [r3, #24]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d019      	beq.n	8004156 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004122:	4b17      	ldr	r3, [pc, #92]	; (8004180 <HAL_RCC_OscConfig+0x274>)
 8004124:	2201      	movs	r2, #1
 8004126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004128:	f7fd ff40 	bl	8001fac <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004130:	f7fd ff3c 	bl	8001fac <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e160      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <HAL_RCC_OscConfig+0x26c>)
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d0f0      	beq.n	8004130 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800414e:	2001      	movs	r0, #1
 8004150:	f000 faba 	bl	80046c8 <RCC_Delay>
 8004154:	e01c      	b.n	8004190 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004156:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <HAL_RCC_OscConfig+0x274>)
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800415c:	f7fd ff26 	bl	8001fac <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004162:	e00f      	b.n	8004184 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004164:	f7fd ff22 	bl	8001fac <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b02      	cmp	r3, #2
 8004170:	d908      	bls.n	8004184 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e146      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
 8004176:	bf00      	nop
 8004178:	40021000 	.word	0x40021000
 800417c:	42420000 	.word	0x42420000
 8004180:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004184:	4b92      	ldr	r3, [pc, #584]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1e9      	bne.n	8004164 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 80a6 	beq.w	80042ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800419e:	2300      	movs	r3, #0
 80041a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4b8b      	ldr	r3, [pc, #556]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10d      	bne.n	80041ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	4b88      	ldr	r3, [pc, #544]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	4a87      	ldr	r2, [pc, #540]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80041b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041b8:	61d3      	str	r3, [r2, #28]
 80041ba:	4b85      	ldr	r3, [pc, #532]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c2:	60bb      	str	r3, [r7, #8]
 80041c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041c6:	2301      	movs	r3, #1
 80041c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ca:	4b82      	ldr	r3, [pc, #520]	; (80043d4 <HAL_RCC_OscConfig+0x4c8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d118      	bne.n	8004208 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041d6:	4b7f      	ldr	r3, [pc, #508]	; (80043d4 <HAL_RCC_OscConfig+0x4c8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a7e      	ldr	r2, [pc, #504]	; (80043d4 <HAL_RCC_OscConfig+0x4c8>)
 80041dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e2:	f7fd fee3 	bl	8001fac <HAL_GetTick>
 80041e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e8:	e008      	b.n	80041fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ea:	f7fd fedf 	bl	8001fac <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	2b64      	cmp	r3, #100	; 0x64
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e103      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041fc:	4b75      	ldr	r3, [pc, #468]	; (80043d4 <HAL_RCC_OscConfig+0x4c8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0f0      	beq.n	80041ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d106      	bne.n	800421e <HAL_RCC_OscConfig+0x312>
 8004210:	4b6f      	ldr	r3, [pc, #444]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	4a6e      	ldr	r2, [pc, #440]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6213      	str	r3, [r2, #32]
 800421c:	e02d      	b.n	800427a <HAL_RCC_OscConfig+0x36e>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10c      	bne.n	8004240 <HAL_RCC_OscConfig+0x334>
 8004226:	4b6a      	ldr	r3, [pc, #424]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	4a69      	ldr	r2, [pc, #420]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800422c:	f023 0301 	bic.w	r3, r3, #1
 8004230:	6213      	str	r3, [r2, #32]
 8004232:	4b67      	ldr	r3, [pc, #412]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004234:	6a1b      	ldr	r3, [r3, #32]
 8004236:	4a66      	ldr	r2, [pc, #408]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004238:	f023 0304 	bic.w	r3, r3, #4
 800423c:	6213      	str	r3, [r2, #32]
 800423e:	e01c      	b.n	800427a <HAL_RCC_OscConfig+0x36e>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b05      	cmp	r3, #5
 8004246:	d10c      	bne.n	8004262 <HAL_RCC_OscConfig+0x356>
 8004248:	4b61      	ldr	r3, [pc, #388]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	4a60      	ldr	r2, [pc, #384]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800424e:	f043 0304 	orr.w	r3, r3, #4
 8004252:	6213      	str	r3, [r2, #32]
 8004254:	4b5e      	ldr	r3, [pc, #376]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	4a5d      	ldr	r2, [pc, #372]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800425a:	f043 0301 	orr.w	r3, r3, #1
 800425e:	6213      	str	r3, [r2, #32]
 8004260:	e00b      	b.n	800427a <HAL_RCC_OscConfig+0x36e>
 8004262:	4b5b      	ldr	r3, [pc, #364]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	4a5a      	ldr	r2, [pc, #360]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004268:	f023 0301 	bic.w	r3, r3, #1
 800426c:	6213      	str	r3, [r2, #32]
 800426e:	4b58      	ldr	r3, [pc, #352]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	4a57      	ldr	r2, [pc, #348]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004274:	f023 0304 	bic.w	r3, r3, #4
 8004278:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d015      	beq.n	80042ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004282:	f7fd fe93 	bl	8001fac <HAL_GetTick>
 8004286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004288:	e00a      	b.n	80042a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800428a:	f7fd fe8f 	bl	8001fac <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	f241 3288 	movw	r2, #5000	; 0x1388
 8004298:	4293      	cmp	r3, r2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e0b1      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042a0:	4b4b      	ldr	r3, [pc, #300]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0ee      	beq.n	800428a <HAL_RCC_OscConfig+0x37e>
 80042ac:	e014      	b.n	80042d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ae:	f7fd fe7d 	bl	8001fac <HAL_GetTick>
 80042b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b4:	e00a      	b.n	80042cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b6:	f7fd fe79 	bl	8001fac <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e09b      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042cc:	4b40      	ldr	r3, [pc, #256]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	f003 0302 	and.w	r3, r3, #2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1ee      	bne.n	80042b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042d8:	7dfb      	ldrb	r3, [r7, #23]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d105      	bne.n	80042ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042de:	4b3c      	ldr	r3, [pc, #240]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	4a3b      	ldr	r2, [pc, #236]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80042e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 8087 	beq.w	8004402 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042f4:	4b36      	ldr	r3, [pc, #216]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 030c 	and.w	r3, r3, #12
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d061      	beq.n	80043c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	2b02      	cmp	r3, #2
 8004306:	d146      	bne.n	8004396 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004308:	4b33      	ldr	r3, [pc, #204]	; (80043d8 <HAL_RCC_OscConfig+0x4cc>)
 800430a:	2200      	movs	r2, #0
 800430c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430e:	f7fd fe4d 	bl	8001fac <HAL_GetTick>
 8004312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004314:	e008      	b.n	8004328 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004316:	f7fd fe49 	bl	8001fac <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d901      	bls.n	8004328 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e06d      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004328:	4b29      	ldr	r3, [pc, #164]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1f0      	bne.n	8004316 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800433c:	d108      	bne.n	8004350 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800433e:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	4921      	ldr	r1, [pc, #132]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004350:	4b1f      	ldr	r3, [pc, #124]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a19      	ldr	r1, [r3, #32]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004360:	430b      	orrs	r3, r1
 8004362:	491b      	ldr	r1, [pc, #108]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 8004364:	4313      	orrs	r3, r2
 8004366:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004368:	4b1b      	ldr	r3, [pc, #108]	; (80043d8 <HAL_RCC_OscConfig+0x4cc>)
 800436a:	2201      	movs	r2, #1
 800436c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436e:	f7fd fe1d 	bl	8001fac <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004374:	e008      	b.n	8004388 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004376:	f7fd fe19 	bl	8001fac <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e03d      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004388:	4b11      	ldr	r3, [pc, #68]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0f0      	beq.n	8004376 <HAL_RCC_OscConfig+0x46a>
 8004394:	e035      	b.n	8004402 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004396:	4b10      	ldr	r3, [pc, #64]	; (80043d8 <HAL_RCC_OscConfig+0x4cc>)
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439c:	f7fd fe06 	bl	8001fac <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a4:	f7fd fe02 	bl	8001fac <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e026      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043b6:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1f0      	bne.n	80043a4 <HAL_RCC_OscConfig+0x498>
 80043c2:	e01e      	b.n	8004402 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	69db      	ldr	r3, [r3, #28]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d107      	bne.n	80043dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e019      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
 80043d0:	40021000 	.word	0x40021000
 80043d4:	40007000 	.word	0x40007000
 80043d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_RCC_OscConfig+0x500>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d001      	beq.n	8004402 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e000      	b.n	8004404 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3718      	adds	r7, #24
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40021000 	.word	0x40021000

08004410 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0d0      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004424:	4b6a      	ldr	r3, [pc, #424]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d910      	bls.n	8004454 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004432:	4b67      	ldr	r3, [pc, #412]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f023 0207 	bic.w	r2, r3, #7
 800443a:	4965      	ldr	r1, [pc, #404]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	4313      	orrs	r3, r2
 8004440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004442:	4b63      	ldr	r3, [pc, #396]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	429a      	cmp	r2, r3
 800444e:	d001      	beq.n	8004454 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0b8      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b00      	cmp	r3, #0
 800445e:	d020      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0304 	and.w	r3, r3, #4
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800446c:	4b59      	ldr	r3, [pc, #356]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	4a58      	ldr	r2, [pc, #352]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004472:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004476:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004484:	4b53      	ldr	r3, [pc, #332]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	4a52      	ldr	r2, [pc, #328]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800448a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800448e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004490:	4b50      	ldr	r3, [pc, #320]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	494d      	ldr	r1, [pc, #308]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d040      	beq.n	8004530 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d107      	bne.n	80044c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b6:	4b47      	ldr	r3, [pc, #284]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d115      	bne.n	80044ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e07f      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d107      	bne.n	80044de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ce:	4b41      	ldr	r3, [pc, #260]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d109      	bne.n	80044ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e073      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044de:	4b3d      	ldr	r3, [pc, #244]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d101      	bne.n	80044ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e06b      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044ee:	4b39      	ldr	r3, [pc, #228]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f023 0203 	bic.w	r2, r3, #3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	4936      	ldr	r1, [pc, #216]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004500:	f7fd fd54 	bl	8001fac <HAL_GetTick>
 8004504:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004506:	e00a      	b.n	800451e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004508:	f7fd fd50 	bl	8001fac <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	f241 3288 	movw	r2, #5000	; 0x1388
 8004516:	4293      	cmp	r3, r2
 8004518:	d901      	bls.n	800451e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e053      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800451e:	4b2d      	ldr	r3, [pc, #180]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f003 020c 	and.w	r2, r3, #12
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	429a      	cmp	r2, r3
 800452e:	d1eb      	bne.n	8004508 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004530:	4b27      	ldr	r3, [pc, #156]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	429a      	cmp	r2, r3
 800453c:	d210      	bcs.n	8004560 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800453e:	4b24      	ldr	r3, [pc, #144]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 0207 	bic.w	r2, r3, #7
 8004546:	4922      	ldr	r1, [pc, #136]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	4313      	orrs	r3, r2
 800454c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800454e:	4b20      	ldr	r3, [pc, #128]	; (80045d0 <HAL_RCC_ClockConfig+0x1c0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0307 	and.w	r3, r3, #7
 8004556:	683a      	ldr	r2, [r7, #0]
 8004558:	429a      	cmp	r2, r3
 800455a:	d001      	beq.n	8004560 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e032      	b.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	d008      	beq.n	800457e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800456c:	4b19      	ldr	r3, [pc, #100]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	4916      	ldr	r1, [pc, #88]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800457a:	4313      	orrs	r3, r2
 800457c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d009      	beq.n	800459e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800458a:	4b12      	ldr	r3, [pc, #72]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	00db      	lsls	r3, r3, #3
 8004598:	490e      	ldr	r1, [pc, #56]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 800459a:	4313      	orrs	r3, r2
 800459c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800459e:	f000 f821 	bl	80045e4 <HAL_RCC_GetSysClockFreq>
 80045a2:	4602      	mov	r2, r0
 80045a4:	4b0b      	ldr	r3, [pc, #44]	; (80045d4 <HAL_RCC_ClockConfig+0x1c4>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	490a      	ldr	r1, [pc, #40]	; (80045d8 <HAL_RCC_ClockConfig+0x1c8>)
 80045b0:	5ccb      	ldrb	r3, [r1, r3]
 80045b2:	fa22 f303 	lsr.w	r3, r2, r3
 80045b6:	4a09      	ldr	r2, [pc, #36]	; (80045dc <HAL_RCC_ClockConfig+0x1cc>)
 80045b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045ba:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <HAL_RCC_ClockConfig+0x1d0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4618      	mov	r0, r3
 80045c0:	f7fd fcb2 	bl	8001f28 <HAL_InitTick>

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	40022000 	.word	0x40022000
 80045d4:	40021000 	.word	0x40021000
 80045d8:	080074c0 	.word	0x080074c0
 80045dc:	20000078 	.word	0x20000078
 80045e0:	2000007c 	.word	0x2000007c

080045e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	2300      	movs	r3, #0
 80045f0:	60bb      	str	r3, [r7, #8]
 80045f2:	2300      	movs	r3, #0
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	2300      	movs	r3, #0
 80045f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045fe:	4b1e      	ldr	r3, [pc, #120]	; (8004678 <HAL_RCC_GetSysClockFreq+0x94>)
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f003 030c 	and.w	r3, r3, #12
 800460a:	2b04      	cmp	r3, #4
 800460c:	d002      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x30>
 800460e:	2b08      	cmp	r3, #8
 8004610:	d003      	beq.n	800461a <HAL_RCC_GetSysClockFreq+0x36>
 8004612:	e027      	b.n	8004664 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004614:	4b19      	ldr	r3, [pc, #100]	; (800467c <HAL_RCC_GetSysClockFreq+0x98>)
 8004616:	613b      	str	r3, [r7, #16]
      break;
 8004618:	e027      	b.n	800466a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	0c9b      	lsrs	r3, r3, #18
 800461e:	f003 030f 	and.w	r3, r3, #15
 8004622:	4a17      	ldr	r2, [pc, #92]	; (8004680 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004624:	5cd3      	ldrb	r3, [r2, r3]
 8004626:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d010      	beq.n	8004654 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004632:	4b11      	ldr	r3, [pc, #68]	; (8004678 <HAL_RCC_GetSysClockFreq+0x94>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	0c5b      	lsrs	r3, r3, #17
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	4a11      	ldr	r2, [pc, #68]	; (8004684 <HAL_RCC_GetSysClockFreq+0xa0>)
 800463e:	5cd3      	ldrb	r3, [r2, r3]
 8004640:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a0d      	ldr	r2, [pc, #52]	; (800467c <HAL_RCC_GetSysClockFreq+0x98>)
 8004646:	fb03 f202 	mul.w	r2, r3, r2
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	617b      	str	r3, [r7, #20]
 8004652:	e004      	b.n	800465e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a0c      	ldr	r2, [pc, #48]	; (8004688 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004658:	fb02 f303 	mul.w	r3, r2, r3
 800465c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	613b      	str	r3, [r7, #16]
      break;
 8004662:	e002      	b.n	800466a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <HAL_RCC_GetSysClockFreq+0x98>)
 8004666:	613b      	str	r3, [r7, #16]
      break;
 8004668:	bf00      	nop
    }
  }
  return sysclockfreq;
 800466a:	693b      	ldr	r3, [r7, #16]
}
 800466c:	4618      	mov	r0, r3
 800466e:	371c      	adds	r7, #28
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40021000 	.word	0x40021000
 800467c:	007a1200 	.word	0x007a1200
 8004680:	080074d8 	.word	0x080074d8
 8004684:	080074e8 	.word	0x080074e8
 8004688:	003d0900 	.word	0x003d0900

0800468c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004690:	4b02      	ldr	r3, [pc, #8]	; (800469c <HAL_RCC_GetHCLKFreq+0x10>)
 8004692:	681b      	ldr	r3, [r3, #0]
}
 8004694:	4618      	mov	r0, r3
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr
 800469c:	20000078 	.word	0x20000078

080046a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046a4:	f7ff fff2 	bl	800468c <HAL_RCC_GetHCLKFreq>
 80046a8:	4602      	mov	r2, r0
 80046aa:	4b05      	ldr	r3, [pc, #20]	; (80046c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	0adb      	lsrs	r3, r3, #11
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	4903      	ldr	r1, [pc, #12]	; (80046c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046b6:	5ccb      	ldrb	r3, [r1, r3]
 80046b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046bc:	4618      	mov	r0, r3
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40021000 	.word	0x40021000
 80046c4:	080074d0 	.word	0x080074d0

080046c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046d0:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <RCC_Delay+0x34>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a0a      	ldr	r2, [pc, #40]	; (8004700 <RCC_Delay+0x38>)
 80046d6:	fba2 2303 	umull	r2, r3, r2, r3
 80046da:	0a5b      	lsrs	r3, r3, #9
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	fb02 f303 	mul.w	r3, r2, r3
 80046e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046e4:	bf00      	nop
  }
  while (Delay --);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1e5a      	subs	r2, r3, #1
 80046ea:	60fa      	str	r2, [r7, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1f9      	bne.n	80046e4 <RCC_Delay+0x1c>
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	3714      	adds	r7, #20
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bc80      	pop	{r7}
 80046fa:	4770      	bx	lr
 80046fc:	20000078 	.word	0x20000078
 8004700:	10624dd3 	.word	0x10624dd3

08004704 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	613b      	str	r3, [r7, #16]
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b00      	cmp	r3, #0
 800471e:	d07d      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004720:	2300      	movs	r3, #0
 8004722:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004724:	4b4f      	ldr	r3, [pc, #316]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004726:	69db      	ldr	r3, [r3, #28]
 8004728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d10d      	bne.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004730:	4b4c      	ldr	r3, [pc, #304]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	4a4b      	ldr	r2, [pc, #300]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004736:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800473a:	61d3      	str	r3, [r2, #28]
 800473c:	4b49      	ldr	r3, [pc, #292]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004744:	60bb      	str	r3, [r7, #8]
 8004746:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004748:	2301      	movs	r3, #1
 800474a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800474c:	4b46      	ldr	r3, [pc, #280]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004754:	2b00      	cmp	r3, #0
 8004756:	d118      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004758:	4b43      	ldr	r3, [pc, #268]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a42      	ldr	r2, [pc, #264]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800475e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004762:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004764:	f7fd fc22 	bl	8001fac <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476a:	e008      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800476c:	f7fd fc1e 	bl	8001fac <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b64      	cmp	r3, #100	; 0x64
 8004778:	d901      	bls.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e06d      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477e:	4b3a      	ldr	r3, [pc, #232]	; (8004868 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800478a:	4b36      	ldr	r3, [pc, #216]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004792:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d02e      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d027      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80047a8:	4b2e      	ldr	r3, [pc, #184]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047b2:	4b2e      	ldr	r3, [pc, #184]	; (800486c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047b4:	2201      	movs	r2, #1
 80047b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047b8:	4b2c      	ldr	r3, [pc, #176]	; (800486c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047be:	4a29      	ldr	r2, [pc, #164]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 0301 	and.w	r3, r3, #1
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d014      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ce:	f7fd fbed 	bl	8001fac <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047d4:	e00a      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d6:	f7fd fbe9 	bl	8001fac <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d901      	bls.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e036      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ec:	4b1d      	ldr	r3, [pc, #116]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0ee      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047f8:	4b1a      	ldr	r3, [pc, #104]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4917      	ldr	r1, [pc, #92]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004806:	4313      	orrs	r3, r2
 8004808:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800480a:	7dfb      	ldrb	r3, [r7, #23]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d105      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004810:	4b14      	ldr	r3, [pc, #80]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	4a13      	ldr	r2, [pc, #76]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004816:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800481a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004828:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	490b      	ldr	r1, [pc, #44]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004836:	4313      	orrs	r3, r2
 8004838:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0310 	and.w	r3, r3, #16
 8004842:	2b00      	cmp	r3, #0
 8004844:	d008      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004846:	4b07      	ldr	r3, [pc, #28]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	4904      	ldr	r1, [pc, #16]	; (8004864 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004854:	4313      	orrs	r3, r2
 8004856:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000
 8004868:	40007000 	.word	0x40007000
 800486c:	42420440 	.word	0x42420440

08004870 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b088      	sub	sp, #32
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	2300      	movs	r3, #0
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	2300      	movs	r3, #0
 8004882:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	2300      	movs	r3, #0
 800488a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b10      	cmp	r3, #16
 8004890:	d00a      	beq.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b10      	cmp	r3, #16
 8004896:	f200 808a 	bhi.w	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d045      	beq.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d075      	beq.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80048a6:	e082      	b.n	80049ae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80048a8:	4b46      	ldr	r3, [pc, #280]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80048ae:	4b45      	ldr	r3, [pc, #276]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d07b      	beq.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	0c9b      	lsrs	r3, r3, #18
 80048be:	f003 030f 	and.w	r3, r3, #15
 80048c2:	4a41      	ldr	r2, [pc, #260]	; (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80048c4:	5cd3      	ldrb	r3, [r2, r3]
 80048c6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d015      	beq.n	80048fe <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048d2:	4b3c      	ldr	r3, [pc, #240]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	0c5b      	lsrs	r3, r3, #17
 80048d8:	f003 0301 	and.w	r3, r3, #1
 80048dc:	4a3b      	ldr	r2, [pc, #236]	; (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80048de:	5cd3      	ldrb	r3, [r2, r3]
 80048e0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00d      	beq.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048ec:	4a38      	ldr	r2, [pc, #224]	; (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	61fb      	str	r3, [r7, #28]
 80048fc:	e004      	b.n	8004908 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	4a34      	ldr	r2, [pc, #208]	; (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004902:	fb02 f303 	mul.w	r3, r2, r3
 8004906:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004908:	4b2e      	ldr	r3, [pc, #184]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004910:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004914:	d102      	bne.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004916:	69fb      	ldr	r3, [r7, #28]
 8004918:	61bb      	str	r3, [r7, #24]
      break;
 800491a:	e04a      	b.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	4a2d      	ldr	r2, [pc, #180]	; (80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004922:	fba2 2303 	umull	r2, r3, r2, r3
 8004926:	085b      	lsrs	r3, r3, #1
 8004928:	61bb      	str	r3, [r7, #24]
      break;
 800492a:	e042      	b.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800492c:	4b25      	ldr	r3, [pc, #148]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800493c:	d108      	bne.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004948:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	e01f      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800495a:	d109      	bne.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800495c:	4b19      	ldr	r3, [pc, #100]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d003      	beq.n	8004970 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004968:	f649 4340 	movw	r3, #40000	; 0x9c40
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	e00f      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004976:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800497a:	d11c      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800497c:	4b11      	ldr	r3, [pc, #68]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d016      	beq.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004988:	f24f 4324 	movw	r3, #62500	; 0xf424
 800498c:	61bb      	str	r3, [r7, #24]
      break;
 800498e:	e012      	b.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004990:	e011      	b.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004992:	f7ff fe85 	bl	80046a0 <HAL_RCC_GetPCLK2Freq>
 8004996:	4602      	mov	r2, r0
 8004998:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	0b9b      	lsrs	r3, r3, #14
 800499e:	f003 0303 	and.w	r3, r3, #3
 80049a2:	3301      	adds	r3, #1
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049aa:	61bb      	str	r3, [r7, #24]
      break;
 80049ac:	e004      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049ae:	bf00      	nop
 80049b0:	e002      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049b2:	bf00      	nop
 80049b4:	e000      	b.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049b6:	bf00      	nop
    }
  }
  return (frequency);
 80049b8:	69bb      	ldr	r3, [r7, #24]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	080074ec 	.word	0x080074ec
 80049cc:	080074fc 	.word	0x080074fc
 80049d0:	007a1200 	.word	0x007a1200
 80049d4:	003d0900 	.word	0x003d0900
 80049d8:	aaaaaaab 	.word	0xaaaaaaab

080049dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d101      	bne.n	80049ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e076      	b.n	8004adc <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d108      	bne.n	8004a08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049fe:	d009      	beq.n	8004a14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	61da      	str	r2, [r3, #28]
 8004a06:	e005      	b.n	8004a14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fc fdec 	bl	800160c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2202      	movs	r2, #2
 8004a38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a4a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a5c:	431a      	orrs	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a66:	431a      	orrs	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f003 0301 	and.w	r3, r3, #1
 8004a7a:	431a      	orrs	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a84:	431a      	orrs	r2, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a98:	ea42 0103 	orr.w	r1, r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	0c1a      	lsrs	r2, r3, #16
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f002 0204 	and.w	r2, r2, #4
 8004aba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	69da      	ldr	r2, [r3, #28]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b08c      	sub	sp, #48	; 0x30
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004af2:	2301      	movs	r3, #1
 8004af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d101      	bne.n	8004b0a <HAL_SPI_TransmitReceive+0x26>
 8004b06:	2302      	movs	r3, #2
 8004b08:	e198      	b.n	8004e3c <HAL_SPI_TransmitReceive+0x358>
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b12:	f7fd fa4b 	bl	8001fac <HAL_GetTick>
 8004b16:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004b28:	887b      	ldrh	r3, [r7, #2]
 8004b2a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d00f      	beq.n	8004b54 <HAL_SPI_TransmitReceive+0x70>
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b3a:	d107      	bne.n	8004b4c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d103      	bne.n	8004b4c <HAL_SPI_TransmitReceive+0x68>
 8004b44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b48:	2b04      	cmp	r3, #4
 8004b4a:	d003      	beq.n	8004b54 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004b52:	e16d      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d005      	beq.n	8004b66 <HAL_SPI_TransmitReceive+0x82>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <HAL_SPI_TransmitReceive+0x82>
 8004b60:	887b      	ldrh	r3, [r7, #2]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d103      	bne.n	8004b6e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004b6c:	e160      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d003      	beq.n	8004b82 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2205      	movs	r2, #5
 8004b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	887a      	ldrh	r2, [r7, #2]
 8004b92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	887a      	ldrh	r2, [r7, #2]
 8004b98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	887a      	ldrh	r2, [r7, #2]
 8004ba4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	887a      	ldrh	r2, [r7, #2]
 8004baa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc2:	2b40      	cmp	r3, #64	; 0x40
 8004bc4:	d007      	beq.n	8004bd6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bde:	d17c      	bne.n	8004cda <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d002      	beq.n	8004bee <HAL_SPI_TransmitReceive+0x10a>
 8004be8:	8b7b      	ldrh	r3, [r7, #26]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d16a      	bne.n	8004cc4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf2:	881a      	ldrh	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfe:	1c9a      	adds	r2, r3, #2
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c12:	e057      	b.n	8004cc4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d11b      	bne.n	8004c5a <HAL_SPI_TransmitReceive+0x176>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d016      	beq.n	8004c5a <HAL_SPI_TransmitReceive+0x176>
 8004c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d113      	bne.n	8004c5a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c36:	881a      	ldrh	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c42:	1c9a      	adds	r2, r3, #2
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f003 0301 	and.w	r3, r3, #1
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d119      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x1b8>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d014      	beq.n	8004c9c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	b292      	uxth	r2, r2
 8004c7e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	1c9a      	adds	r2, r3, #2
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004c9c:	f7fd f986 	bl	8001fac <HAL_GetTick>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d80b      	bhi.n	8004cc4 <HAL_SPI_TransmitReceive+0x1e0>
 8004cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb2:	d007      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004cc2:	e0b5      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1a2      	bne.n	8004c14 <HAL_SPI_TransmitReceive+0x130>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d19d      	bne.n	8004c14 <HAL_SPI_TransmitReceive+0x130>
 8004cd8:	e080      	b.n	8004ddc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d002      	beq.n	8004ce8 <HAL_SPI_TransmitReceive+0x204>
 8004ce2:	8b7b      	ldrh	r3, [r7, #26]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d16f      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	7812      	ldrb	r2, [r2, #0]
 8004cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d0e:	e05b      	b.n	8004dc8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d11c      	bne.n	8004d58 <HAL_SPI_TransmitReceive+0x274>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d017      	beq.n	8004d58 <HAL_SPI_TransmitReceive+0x274>
 8004d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d114      	bne.n	8004d58 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	330c      	adds	r3, #12
 8004d38:	7812      	ldrb	r2, [r2, #0]
 8004d3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d40:	1c5a      	adds	r2, r3, #1
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d119      	bne.n	8004d9a <HAL_SPI_TransmitReceive+0x2b6>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d014      	beq.n	8004d9a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68da      	ldr	r2, [r3, #12]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	1c5a      	adds	r2, r3, #1
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d96:	2301      	movs	r3, #1
 8004d98:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d9a:	f7fd f907 	bl	8001fac <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d803      	bhi.n	8004db2 <HAL_SPI_TransmitReceive+0x2ce>
 8004daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db0:	d102      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x2d4>
 8004db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d107      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004dc6:	e033      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d19e      	bne.n	8004d10 <HAL_SPI_TransmitReceive+0x22c>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d199      	bne.n	8004d10 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f8b7 	bl	8004f54 <SPI_EndRxTxTransaction>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d006      	beq.n	8004dfa <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2220      	movs	r2, #32
 8004df6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004df8:	e01a      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10a      	bne.n	8004e18 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	617b      	str	r3, [r7, #20]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d003      	beq.n	8004e28 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e26:	e003      	b.n	8004e30 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3730      	adds	r7, #48	; 0x30
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b088      	sub	sp, #32
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	603b      	str	r3, [r7, #0]
 8004e50:	4613      	mov	r3, r2
 8004e52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e54:	f7fd f8aa 	bl	8001fac <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5c:	1a9b      	subs	r3, r3, r2
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	4413      	add	r3, r2
 8004e62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e64:	f7fd f8a2 	bl	8001fac <HAL_GetTick>
 8004e68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e6a:	4b39      	ldr	r3, [pc, #228]	; (8004f50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	015b      	lsls	r3, r3, #5
 8004e70:	0d1b      	lsrs	r3, r3, #20
 8004e72:	69fa      	ldr	r2, [r7, #28]
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e7a:	e054      	b.n	8004f26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e82:	d050      	beq.n	8004f26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e84:	f7fd f892 	bl	8001fac <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	69fa      	ldr	r2, [r7, #28]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d902      	bls.n	8004e9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d13d      	bne.n	8004f16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004ea8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eb2:	d111      	bne.n	8004ed8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ebc:	d004      	beq.n	8004ec8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ec6:	d107      	bne.n	8004ed8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ee0:	d10f      	bne.n	8004f02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e017      	b.n	8004f46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	bf0c      	ite	eq
 8004f36:	2301      	moveq	r3, #1
 8004f38:	2300      	movne	r3, #0
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	79fb      	ldrb	r3, [r7, #7]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d19b      	bne.n	8004e7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3720      	adds	r7, #32
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	20000078 	.word	0x20000078

08004f54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af02      	add	r7, sp, #8
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2200      	movs	r2, #0
 8004f68:	2180      	movs	r1, #128	; 0x80
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f7ff ff6a 	bl	8004e44 <SPI_WaitFlagStateUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d007      	beq.n	8004f86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7a:	f043 0220 	orr.w	r2, r3, #32
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e000      	b.n	8004f88 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d101      	bne.n	8004fa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e041      	b.n	8005026 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d106      	bne.n	8004fbc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f7fc fe80 	bl	8001cbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	3304      	adds	r3, #4
 8004fcc:	4619      	mov	r1, r3
 8004fce:	4610      	mov	r0, r2
 8004fd0:	f000 fea6 	bl	8005d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
	...

08005030 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005030:	b480      	push	{r7}
 8005032:	b085      	sub	sp, #20
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b01      	cmp	r3, #1
 8005042:	d001      	beq.n	8005048 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e03a      	b.n	80050be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0201 	orr.w	r2, r2, #1
 800505e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a18      	ldr	r2, [pc, #96]	; (80050c8 <HAL_TIM_Base_Start_IT+0x98>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00e      	beq.n	8005088 <HAL_TIM_Base_Start_IT+0x58>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005072:	d009      	beq.n	8005088 <HAL_TIM_Base_Start_IT+0x58>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a14      	ldr	r2, [pc, #80]	; (80050cc <HAL_TIM_Base_Start_IT+0x9c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d004      	beq.n	8005088 <HAL_TIM_Base_Start_IT+0x58>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a13      	ldr	r2, [pc, #76]	; (80050d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d111      	bne.n	80050ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2b06      	cmp	r3, #6
 8005098:	d010      	beq.n	80050bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f042 0201 	orr.w	r2, r2, #1
 80050a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050aa:	e007      	b.n	80050bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3714      	adds	r7, #20
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bc80      	pop	{r7}
 80050c6:	4770      	bx	lr
 80050c8:	40012c00 	.word	0x40012c00
 80050cc:	40000400 	.word	0x40000400
 80050d0:	40000800 	.word	0x40000800

080050d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68da      	ldr	r2, [r3, #12]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f022 0201 	bic.w	r2, r2, #1
 80050ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6a1a      	ldr	r2, [r3, #32]
 80050f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10f      	bne.n	800511c <HAL_TIM_Base_Stop_IT+0x48>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6a1a      	ldr	r2, [r3, #32]
 8005102:	f240 4344 	movw	r3, #1092	; 0x444
 8005106:	4013      	ands	r3, r2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d107      	bne.n	800511c <HAL_TIM_Base_Stop_IT+0x48>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 0201 	bic.w	r2, r2, #1
 800511a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr

08005130 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e041      	b.n	80051c6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f839 	bl	80051ce <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2202      	movs	r2, #2
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3304      	adds	r3, #4
 800516c:	4619      	mov	r1, r3
 800516e:	4610      	mov	r0, r2
 8005170:	f000 fdd6 	bl	8005d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80051d6:	bf00      	nop
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	bc80      	pop	{r7}
 80051de:	4770      	bx	lr

080051e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e041      	b.n	8005276 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d106      	bne.n	800520c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 f839 	bl	800527e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	3304      	adds	r3, #4
 800521c:	4619      	mov	r1, r3
 800521e:	4610      	mov	r0, r2
 8005220:	f000 fd7e 	bl	8005d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3708      	adds	r7, #8
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800527e:	b480      	push	{r7}
 8005280:	b083      	sub	sp, #12
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	bc80      	pop	{r7}
 800528e:	4770      	bx	lr

08005290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d109      	bne.n	80052b4 <HAL_TIM_PWM_Start+0x24>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e022      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d109      	bne.n	80052ce <HAL_TIM_PWM_Start+0x3e>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	bf14      	ite	ne
 80052c6:	2301      	movne	r3, #1
 80052c8:	2300      	moveq	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	e015      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b08      	cmp	r3, #8
 80052d2:	d109      	bne.n	80052e8 <HAL_TIM_PWM_Start+0x58>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b01      	cmp	r3, #1
 80052de:	bf14      	ite	ne
 80052e0:	2301      	movne	r3, #1
 80052e2:	2300      	moveq	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	e008      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	bf14      	ite	ne
 80052f4:	2301      	movne	r3, #1
 80052f6:	2300      	moveq	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e05e      	b.n	80053c0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <HAL_TIM_PWM_Start+0x82>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005310:	e013      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d104      	bne.n	8005322 <HAL_TIM_PWM_Start+0x92>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005320:	e00b      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b08      	cmp	r3, #8
 8005326:	d104      	bne.n	8005332 <HAL_TIM_PWM_Start+0xa2>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005330:	e003      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2201      	movs	r2, #1
 8005340:	6839      	ldr	r1, [r7, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 ff6c 	bl	8006220 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1e      	ldr	r2, [pc, #120]	; (80053c8 <HAL_TIM_PWM_Start+0x138>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d107      	bne.n	8005362 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005360:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a18      	ldr	r2, [pc, #96]	; (80053c8 <HAL_TIM_PWM_Start+0x138>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00e      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005374:	d009      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a14      	ldr	r2, [pc, #80]	; (80053cc <HAL_TIM_PWM_Start+0x13c>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d004      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a12      	ldr	r2, [pc, #72]	; (80053d0 <HAL_TIM_PWM_Start+0x140>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d111      	bne.n	80053ae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2b06      	cmp	r3, #6
 800539a:	d010      	beq.n	80053be <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ac:	e007      	b.n	80053be <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f042 0201 	orr.w	r2, r2, #1
 80053bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800

080053d4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2200      	movs	r2, #0
 80053e4:	6839      	ldr	r1, [r7, #0]
 80053e6:	4618      	mov	r0, r3
 80053e8:	f000 ff1a 	bl	8006220 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a29      	ldr	r2, [pc, #164]	; (8005498 <HAL_TIM_PWM_Stop+0xc4>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d117      	bne.n	8005426 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6a1a      	ldr	r2, [r3, #32]
 80053fc:	f241 1311 	movw	r3, #4369	; 0x1111
 8005400:	4013      	ands	r3, r2
 8005402:	2b00      	cmp	r3, #0
 8005404:	d10f      	bne.n	8005426 <HAL_TIM_PWM_Stop+0x52>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6a1a      	ldr	r2, [r3, #32]
 800540c:	f240 4344 	movw	r3, #1092	; 0x444
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d107      	bne.n	8005426 <HAL_TIM_PWM_Stop+0x52>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005424:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	6a1a      	ldr	r2, [r3, #32]
 800542c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005430:	4013      	ands	r3, r2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10f      	bne.n	8005456 <HAL_TIM_PWM_Stop+0x82>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6a1a      	ldr	r2, [r3, #32]
 800543c:	f240 4344 	movw	r3, #1092	; 0x444
 8005440:	4013      	ands	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d107      	bne.n	8005456 <HAL_TIM_PWM_Stop+0x82>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f022 0201 	bic.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d104      	bne.n	8005466 <HAL_TIM_PWM_Stop+0x92>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005464:	e013      	b.n	800548e <HAL_TIM_PWM_Stop+0xba>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b04      	cmp	r3, #4
 800546a:	d104      	bne.n	8005476 <HAL_TIM_PWM_Stop+0xa2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005474:	e00b      	b.n	800548e <HAL_TIM_PWM_Stop+0xba>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b08      	cmp	r3, #8
 800547a:	d104      	bne.n	8005486 <HAL_TIM_PWM_Stop+0xb2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005484:	e003      	b.n	800548e <HAL_TIM_PWM_Stop+0xba>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40012c00 	.word	0x40012c00

0800549c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d101      	bne.n	80054b0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e093      	b.n	80055d8 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d106      	bne.n	80054ca <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f7fc fc33 	bl	8001d30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054e0:	f023 0307 	bic.w	r3, r3, #7
 80054e4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4619      	mov	r1, r3
 80054f0:	4610      	mov	r0, r2
 80054f2:	f000 fc15 	bl	8005d20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	699b      	ldr	r3, [r3, #24]
 8005504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	4313      	orrs	r3, r2
 8005516:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800551e:	f023 0303 	bic.w	r3, r3, #3
 8005522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	689a      	ldr	r2, [r3, #8]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	021b      	lsls	r3, r3, #8
 800552e:	4313      	orrs	r3, r2
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800553c:	f023 030c 	bic.w	r3, r3, #12
 8005540:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005548:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800554c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	021b      	lsls	r3, r3, #8
 8005558:	4313      	orrs	r3, r2
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	011a      	lsls	r2, r3, #4
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	031b      	lsls	r3, r3, #12
 800556c:	4313      	orrs	r3, r2
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	4313      	orrs	r3, r2
 8005572:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800557a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	4313      	orrs	r3, r2
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055f0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80055f8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005600:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005608:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d110      	bne.n	8005632 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005610:	7bfb      	ldrb	r3, [r7, #15]
 8005612:	2b01      	cmp	r3, #1
 8005614:	d102      	bne.n	800561c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005616:	7b7b      	ldrb	r3, [r7, #13]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d001      	beq.n	8005620 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e069      	b.n	80056f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005630:	e031      	b.n	8005696 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d110      	bne.n	800565a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005638:	7bbb      	ldrb	r3, [r7, #14]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d102      	bne.n	8005644 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800563e:	7b3b      	ldrb	r3, [r7, #12]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d001      	beq.n	8005648 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e055      	b.n	80056f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005658:	e01d      	b.n	8005696 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d108      	bne.n	8005672 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005660:	7bbb      	ldrb	r3, [r7, #14]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d105      	bne.n	8005672 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005666:	7b7b      	ldrb	r3, [r7, #13]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d102      	bne.n	8005672 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800566c:	7b3b      	ldrb	r3, [r7, #12]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d001      	beq.n	8005676 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e03e      	b.n	80056f4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2202      	movs	r2, #2
 800567a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2202      	movs	r2, #2
 8005682:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2202      	movs	r2, #2
 800568a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2202      	movs	r2, #2
 8005692:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <HAL_TIM_Encoder_Start+0xc4>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d008      	beq.n	80056b4 <HAL_TIM_Encoder_Start+0xd4>
 80056a2:	e00f      	b.n	80056c4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2201      	movs	r2, #1
 80056aa:	2100      	movs	r1, #0
 80056ac:	4618      	mov	r0, r3
 80056ae:	f000 fdb7 	bl	8006220 <TIM_CCxChannelCmd>
      break;
 80056b2:	e016      	b.n	80056e2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2201      	movs	r2, #1
 80056ba:	2104      	movs	r1, #4
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fdaf 	bl	8006220 <TIM_CCxChannelCmd>
      break;
 80056c2:	e00e      	b.n	80056e2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2201      	movs	r2, #1
 80056ca:	2100      	movs	r1, #0
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 fda7 	bl	8006220 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2201      	movs	r2, #1
 80056d8:	2104      	movs	r1, #4
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fda0 	bl	8006220 <TIM_CCxChannelCmd>
      break;
 80056e0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f042 0201 	orr.w	r2, r2, #1
 80056f0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b02      	cmp	r3, #2
 8005710:	d122      	bne.n	8005758 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b02      	cmp	r3, #2
 800571e:	d11b      	bne.n	8005758 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f06f 0202 	mvn.w	r2, #2
 8005728:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fad2 	bl	8005ce8 <HAL_TIM_IC_CaptureCallback>
 8005744:	e005      	b.n	8005752 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 fac5 	bl	8005cd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 fad4 	bl	8005cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	f003 0304 	and.w	r3, r3, #4
 8005762:	2b04      	cmp	r3, #4
 8005764:	d122      	bne.n	80057ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b04      	cmp	r3, #4
 8005772:	d11b      	bne.n	80057ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0204 	mvn.w	r2, #4
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2202      	movs	r2, #2
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 faa8 	bl	8005ce8 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fa9b 	bl	8005cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 faaa 	bl	8005cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0308 	and.w	r3, r3, #8
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d122      	bne.n	8005800 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0308 	and.w	r3, r3, #8
 80057c4:	2b08      	cmp	r3, #8
 80057c6:	d11b      	bne.n	8005800 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0208 	mvn.w	r2, #8
 80057d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2204      	movs	r2, #4
 80057d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fa7e 	bl	8005ce8 <HAL_TIM_IC_CaptureCallback>
 80057ec:	e005      	b.n	80057fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fa71 	bl	8005cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 fa80 	bl	8005cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f003 0310 	and.w	r3, r3, #16
 800580a:	2b10      	cmp	r3, #16
 800580c:	d122      	bne.n	8005854 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0310 	and.w	r3, r3, #16
 8005818:	2b10      	cmp	r3, #16
 800581a:	d11b      	bne.n	8005854 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0210 	mvn.w	r2, #16
 8005824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2208      	movs	r2, #8
 800582a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fa54 	bl	8005ce8 <HAL_TIM_IC_CaptureCallback>
 8005840:	e005      	b.n	800584e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fa47 	bl	8005cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 fa56 	bl	8005cfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b01      	cmp	r3, #1
 8005860:	d10e      	bne.n	8005880 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b01      	cmp	r3, #1
 800586e:	d107      	bne.n	8005880 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0201 	mvn.w	r2, #1
 8005878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7fc fb00 	bl	8001e80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588a:	2b80      	cmp	r3, #128	; 0x80
 800588c:	d10e      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005898:	2b80      	cmp	r3, #128	; 0x80
 800589a:	d107      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 fd96 	bl	80063d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b6:	2b40      	cmp	r3, #64	; 0x40
 80058b8:	d10e      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c4:	2b40      	cmp	r3, #64	; 0x40
 80058c6:	d107      	bne.n	80058d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 fa1a 	bl	8005d0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0320 	and.w	r3, r3, #32
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	d10e      	bne.n	8005904 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	f003 0320 	and.w	r3, r3, #32
 80058f0:	2b20      	cmp	r3, #32
 80058f2:	d107      	bne.n	8005904 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0220 	mvn.w	r2, #32
 80058fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 fd61 	bl	80063c6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005904:	bf00      	nop
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005922:	2b01      	cmp	r3, #1
 8005924:	d101      	bne.n	800592a <HAL_TIM_OC_ConfigChannel+0x1e>
 8005926:	2302      	movs	r3, #2
 8005928:	e048      	b.n	80059bc <HAL_TIM_OC_ConfigChannel+0xb0>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2b0c      	cmp	r3, #12
 8005936:	d839      	bhi.n	80059ac <HAL_TIM_OC_ConfigChannel+0xa0>
 8005938:	a201      	add	r2, pc, #4	; (adr r2, 8005940 <HAL_TIM_OC_ConfigChannel+0x34>)
 800593a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800593e:	bf00      	nop
 8005940:	08005975 	.word	0x08005975
 8005944:	080059ad 	.word	0x080059ad
 8005948:	080059ad 	.word	0x080059ad
 800594c:	080059ad 	.word	0x080059ad
 8005950:	08005983 	.word	0x08005983
 8005954:	080059ad 	.word	0x080059ad
 8005958:	080059ad 	.word	0x080059ad
 800595c:	080059ad 	.word	0x080059ad
 8005960:	08005991 	.word	0x08005991
 8005964:	080059ad 	.word	0x080059ad
 8005968:	080059ad 	.word	0x080059ad
 800596c:	080059ad 	.word	0x080059ad
 8005970:	0800599f 	.word	0x0800599f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68b9      	ldr	r1, [r7, #8]
 800597a:	4618      	mov	r0, r3
 800597c:	f000 fa32 	bl	8005de4 <TIM_OC1_SetConfig>
      break;
 8005980:	e017      	b.n	80059b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68b9      	ldr	r1, [r7, #8]
 8005988:	4618      	mov	r0, r3
 800598a:	f000 fa91 	bl	8005eb0 <TIM_OC2_SetConfig>
      break;
 800598e:	e010      	b.n	80059b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68b9      	ldr	r1, [r7, #8]
 8005996:	4618      	mov	r0, r3
 8005998:	f000 faf4 	bl	8005f84 <TIM_OC3_SetConfig>
      break;
 800599c:	e009      	b.n	80059b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68b9      	ldr	r1, [r7, #8]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fb57 	bl	8006058 <TIM_OC4_SetConfig>
      break;
 80059aa:	e002      	b.n	80059b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	75fb      	strb	r3, [r7, #23]
      break;
 80059b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80059ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3718      	adds	r7, #24
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d101      	bne.n	80059e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059de:	2302      	movs	r3, #2
 80059e0:	e0ae      	b.n	8005b40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b0c      	cmp	r3, #12
 80059ee:	f200 809f 	bhi.w	8005b30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059f2:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f8:	08005a2d 	.word	0x08005a2d
 80059fc:	08005b31 	.word	0x08005b31
 8005a00:	08005b31 	.word	0x08005b31
 8005a04:	08005b31 	.word	0x08005b31
 8005a08:	08005a6d 	.word	0x08005a6d
 8005a0c:	08005b31 	.word	0x08005b31
 8005a10:	08005b31 	.word	0x08005b31
 8005a14:	08005b31 	.word	0x08005b31
 8005a18:	08005aaf 	.word	0x08005aaf
 8005a1c:	08005b31 	.word	0x08005b31
 8005a20:	08005b31 	.word	0x08005b31
 8005a24:	08005b31 	.word	0x08005b31
 8005a28:	08005aef 	.word	0x08005aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68b9      	ldr	r1, [r7, #8]
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 f9d6 	bl	8005de4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0208 	orr.w	r2, r2, #8
 8005a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699a      	ldr	r2, [r3, #24]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0204 	bic.w	r2, r2, #4
 8005a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6999      	ldr	r1, [r3, #24]
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	691a      	ldr	r2, [r3, #16]
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	619a      	str	r2, [r3, #24]
      break;
 8005a6a:	e064      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68b9      	ldr	r1, [r7, #8]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f000 fa1c 	bl	8005eb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	6999      	ldr	r1, [r3, #24]
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	021a      	lsls	r2, r3, #8
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	619a      	str	r2, [r3, #24]
      break;
 8005aac:	e043      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68b9      	ldr	r1, [r7, #8]
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 fa65 	bl	8005f84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f042 0208 	orr.w	r2, r2, #8
 8005ac8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69da      	ldr	r2, [r3, #28]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 0204 	bic.w	r2, r2, #4
 8005ad8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69d9      	ldr	r1, [r3, #28]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	691a      	ldr	r2, [r3, #16]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	61da      	str	r2, [r3, #28]
      break;
 8005aec:	e023      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68b9      	ldr	r1, [r7, #8]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 faaf 	bl	8006058 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	69da      	ldr	r2, [r3, #28]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69da      	ldr	r2, [r3, #28]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69d9      	ldr	r1, [r3, #28]
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	021a      	lsls	r2, r3, #8
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	61da      	str	r2, [r3, #28]
      break;
 8005b2e:	e002      	b.n	8005b36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	75fb      	strb	r3, [r7, #23]
      break;
 8005b34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b52:	2300      	movs	r3, #0
 8005b54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d101      	bne.n	8005b64 <HAL_TIM_ConfigClockSource+0x1c>
 8005b60:	2302      	movs	r3, #2
 8005b62:	e0b4      	b.n	8005cce <HAL_TIM_ConfigClockSource+0x186>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9c:	d03e      	beq.n	8005c1c <HAL_TIM_ConfigClockSource+0xd4>
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba2:	f200 8087 	bhi.w	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005baa:	f000 8086 	beq.w	8005cba <HAL_TIM_ConfigClockSource+0x172>
 8005bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bb2:	d87f      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb4:	2b70      	cmp	r3, #112	; 0x70
 8005bb6:	d01a      	beq.n	8005bee <HAL_TIM_ConfigClockSource+0xa6>
 8005bb8:	2b70      	cmp	r3, #112	; 0x70
 8005bba:	d87b      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bbc:	2b60      	cmp	r3, #96	; 0x60
 8005bbe:	d050      	beq.n	8005c62 <HAL_TIM_ConfigClockSource+0x11a>
 8005bc0:	2b60      	cmp	r3, #96	; 0x60
 8005bc2:	d877      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b50      	cmp	r3, #80	; 0x50
 8005bc6:	d03c      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0xfa>
 8005bc8:	2b50      	cmp	r3, #80	; 0x50
 8005bca:	d873      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b40      	cmp	r3, #64	; 0x40
 8005bce:	d058      	beq.n	8005c82 <HAL_TIM_ConfigClockSource+0x13a>
 8005bd0:	2b40      	cmp	r3, #64	; 0x40
 8005bd2:	d86f      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd4:	2b30      	cmp	r3, #48	; 0x30
 8005bd6:	d064      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bd8:	2b30      	cmp	r3, #48	; 0x30
 8005bda:	d86b      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005bdc:	2b20      	cmp	r3, #32
 8005bde:	d060      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d867      	bhi.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d05c      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	2b10      	cmp	r3, #16
 8005bea:	d05a      	beq.n	8005ca2 <HAL_TIM_ConfigClockSource+0x15a>
 8005bec:	e062      	b.n	8005cb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6818      	ldr	r0, [r3, #0]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	6899      	ldr	r1, [r3, #8]
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f000 faf0 	bl	80061e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68ba      	ldr	r2, [r7, #8]
 8005c18:	609a      	str	r2, [r3, #8]
      break;
 8005c1a:	e04f      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6818      	ldr	r0, [r3, #0]
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	6899      	ldr	r1, [r3, #8]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685a      	ldr	r2, [r3, #4]
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	f000 fad9 	bl	80061e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c3e:	609a      	str	r2, [r3, #8]
      break;
 8005c40:	e03c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6818      	ldr	r0, [r3, #0]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	6859      	ldr	r1, [r3, #4]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f000 fa50 	bl	80060f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2150      	movs	r1, #80	; 0x50
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 faa7 	bl	80061ae <TIM_ITRx_SetConfig>
      break;
 8005c60:	e02c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6818      	ldr	r0, [r3, #0]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	6859      	ldr	r1, [r3, #4]
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	461a      	mov	r2, r3
 8005c70:	f000 fa6e 	bl	8006150 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2160      	movs	r1, #96	; 0x60
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f000 fa97 	bl	80061ae <TIM_ITRx_SetConfig>
      break;
 8005c80:	e01c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	6859      	ldr	r1, [r3, #4]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f000 fa30 	bl	80060f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	2140      	movs	r1, #64	; 0x40
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fa87 	bl	80061ae <TIM_ITRx_SetConfig>
      break;
 8005ca0:	e00c      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4619      	mov	r1, r3
 8005cac:	4610      	mov	r0, r2
 8005cae:	f000 fa7e 	bl	80061ae <TIM_ITRx_SetConfig>
      break;
 8005cb2:	e003      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cb8:	e000      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	b083      	sub	sp, #12
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cde:	bf00      	nop
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc80      	pop	{r7}
 8005cf8:	4770      	bx	lr

08005cfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d02:	bf00      	nop
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr

08005d0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bc80      	pop	{r7}
 8005d1c:	4770      	bx	lr
	...

08005d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a29      	ldr	r2, [pc, #164]	; (8005dd8 <TIM_Base_SetConfig+0xb8>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d00b      	beq.n	8005d50 <TIM_Base_SetConfig+0x30>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d3e:	d007      	beq.n	8005d50 <TIM_Base_SetConfig+0x30>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a26      	ldr	r2, [pc, #152]	; (8005ddc <TIM_Base_SetConfig+0xbc>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d003      	beq.n	8005d50 <TIM_Base_SetConfig+0x30>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a25      	ldr	r2, [pc, #148]	; (8005de0 <TIM_Base_SetConfig+0xc0>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d108      	bne.n	8005d62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a1c      	ldr	r2, [pc, #112]	; (8005dd8 <TIM_Base_SetConfig+0xb8>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d00b      	beq.n	8005d82 <TIM_Base_SetConfig+0x62>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d70:	d007      	beq.n	8005d82 <TIM_Base_SetConfig+0x62>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a19      	ldr	r2, [pc, #100]	; (8005ddc <TIM_Base_SetConfig+0xbc>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d003      	beq.n	8005d82 <TIM_Base_SetConfig+0x62>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a18      	ldr	r2, [pc, #96]	; (8005de0 <TIM_Base_SetConfig+0xc0>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d108      	bne.n	8005d94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	689a      	ldr	r2, [r3, #8]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a07      	ldr	r2, [pc, #28]	; (8005dd8 <TIM_Base_SetConfig+0xb8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d103      	bne.n	8005dc8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	691a      	ldr	r2, [r3, #16]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	615a      	str	r2, [r3, #20]
}
 8005dce:	bf00      	nop
 8005dd0:	3714      	adds	r7, #20
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr
 8005dd8:	40012c00 	.word	0x40012c00
 8005ddc:	40000400 	.word	0x40000400
 8005de0:	40000800 	.word	0x40000800

08005de4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b087      	sub	sp, #28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	f023 0201 	bic.w	r2, r3, #1
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0303 	bic.w	r3, r3, #3
 8005e1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f023 0302 	bic.w	r3, r3, #2
 8005e2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a1c      	ldr	r2, [pc, #112]	; (8005eac <TIM_OC1_SetConfig+0xc8>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d10c      	bne.n	8005e5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f023 0308 	bic.w	r3, r3, #8
 8005e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	f023 0304 	bic.w	r3, r3, #4
 8005e58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4a13      	ldr	r2, [pc, #76]	; (8005eac <TIM_OC1_SetConfig+0xc8>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d111      	bne.n	8005e86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	699b      	ldr	r3, [r3, #24]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	685a      	ldr	r2, [r3, #4]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	621a      	str	r2, [r3, #32]
}
 8005ea0:	bf00      	nop
 8005ea2:	371c      	adds	r7, #28
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	40012c00 	.word	0x40012c00

08005eb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b087      	sub	sp, #28
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	f023 0210 	bic.w	r2, r3, #16
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	021b      	lsls	r3, r3, #8
 8005eee:	68fa      	ldr	r2, [r7, #12]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	f023 0320 	bic.w	r3, r3, #32
 8005efa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	011b      	lsls	r3, r3, #4
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4a1d      	ldr	r2, [pc, #116]	; (8005f80 <TIM_OC2_SetConfig+0xd0>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d10d      	bne.n	8005f2c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	011b      	lsls	r3, r3, #4
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a14      	ldr	r2, [pc, #80]	; (8005f80 <TIM_OC2_SetConfig+0xd0>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d113      	bne.n	8005f5c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	699b      	ldr	r3, [r3, #24]
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	693a      	ldr	r2, [r7, #16]
 8005f60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	621a      	str	r2, [r3, #32]
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr
 8005f80:	40012c00 	.word	0x40012c00

08005f84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	69db      	ldr	r3, [r3, #28]
 8005faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f023 0303 	bic.w	r3, r3, #3
 8005fba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	021b      	lsls	r3, r3, #8
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a1d      	ldr	r2, [pc, #116]	; (8006054 <TIM_OC3_SetConfig+0xd0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d10d      	bne.n	8005ffe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	021b      	lsls	r3, r3, #8
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a14      	ldr	r2, [pc, #80]	; (8006054 <TIM_OC3_SetConfig+0xd0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d113      	bne.n	800602e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800600c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006014:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	011b      	lsls	r3, r3, #4
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	4313      	orrs	r3, r2
 8006020:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	011b      	lsls	r3, r3, #4
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	4313      	orrs	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685a      	ldr	r2, [r3, #4]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	697a      	ldr	r2, [r7, #20]
 8006046:	621a      	str	r2, [r3, #32]
}
 8006048:	bf00      	nop
 800604a:	371c      	adds	r7, #28
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop
 8006054:	40012c00 	.word	0x40012c00

08006058 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006058:	b480      	push	{r7}
 800605a:	b087      	sub	sp, #28
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	69db      	ldr	r3, [r3, #28]
 800607e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	021b      	lsls	r3, r3, #8
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	4313      	orrs	r3, r2
 800609a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	031b      	lsls	r3, r3, #12
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a0f      	ldr	r2, [pc, #60]	; (80060f0 <TIM_OC4_SetConfig+0x98>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d109      	bne.n	80060cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	019b      	lsls	r3, r3, #6
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	621a      	str	r2, [r3, #32]
}
 80060e6:	bf00      	nop
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr
 80060f0:	40012c00 	.word	0x40012c00

080060f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	f023 0201 	bic.w	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800611e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	4313      	orrs	r3, r2
 8006128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	f023 030a 	bic.w	r3, r3, #10
 8006130:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	4313      	orrs	r3, r2
 8006138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	621a      	str	r2, [r3, #32]
}
 8006146:	bf00      	nop
 8006148:	371c      	adds	r7, #28
 800614a:	46bd      	mov	sp, r7
 800614c:	bc80      	pop	{r7}
 800614e:	4770      	bx	lr

08006150 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006150:	b480      	push	{r7}
 8006152:	b087      	sub	sp, #28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	f023 0210 	bic.w	r2, r3, #16
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800617a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	031b      	lsls	r3, r3, #12
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800618c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	621a      	str	r2, [r3, #32]
}
 80061a4:	bf00      	nop
 80061a6:	371c      	adds	r7, #28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b085      	sub	sp, #20
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
 80061b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f043 0307 	orr.w	r3, r3, #7
 80061d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	609a      	str	r2, [r3, #8]
}
 80061d8:	bf00      	nop
 80061da:	3714      	adds	r7, #20
 80061dc:	46bd      	mov	sp, r7
 80061de:	bc80      	pop	{r7}
 80061e0:	4770      	bx	lr

080061e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b087      	sub	sp, #28
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	60f8      	str	r0, [r7, #12]
 80061ea:	60b9      	str	r1, [r7, #8]
 80061ec:	607a      	str	r2, [r7, #4]
 80061ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	021a      	lsls	r2, r3, #8
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	431a      	orrs	r2, r3
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	4313      	orrs	r3, r2
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	4313      	orrs	r3, r2
 800620e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	609a      	str	r2, [r3, #8]
}
 8006216:	bf00      	nop
 8006218:	371c      	adds	r7, #28
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006220:	b480      	push	{r7}
 8006222:	b087      	sub	sp, #28
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	f003 031f 	and.w	r3, r3, #31
 8006232:	2201      	movs	r2, #1
 8006234:	fa02 f303 	lsl.w	r3, r2, r3
 8006238:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a1a      	ldr	r2, [r3, #32]
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	43db      	mvns	r3, r3
 8006242:	401a      	ands	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a1a      	ldr	r2, [r3, #32]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f003 031f 	and.w	r3, r3, #31
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	fa01 f303 	lsl.w	r3, r1, r3
 8006258:	431a      	orrs	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	621a      	str	r2, [r3, #32]
}
 800625e:	bf00      	nop
 8006260:	371c      	adds	r7, #28
 8006262:	46bd      	mov	sp, r7
 8006264:	bc80      	pop	{r7}
 8006266:	4770      	bx	lr

08006268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800627c:	2302      	movs	r3, #2
 800627e:	e046      	b.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a16      	ldr	r2, [pc, #88]	; (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00e      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062cc:	d009      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a12      	ldr	r2, [pc, #72]	; (800631c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a10      	ldr	r2, [pc, #64]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d10c      	bne.n	80062fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr
 8006318:	40012c00 	.word	0x40012c00
 800631c:	40000400 	.word	0x40000400
 8006320:	40000800 	.word	0x40000800

08006324 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006338:	2b01      	cmp	r3, #1
 800633a:	d101      	bne.n	8006340 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800633c:	2302      	movs	r3, #2
 800633e:	e03d      	b.n	80063bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	4313      	orrs	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4313      	orrs	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	4313      	orrs	r3, r2
 800638c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	4313      	orrs	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr

080063c6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bc80      	pop	{r7}
 80063d6:	4770      	bx	lr

080063d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063d8:	b480      	push	{r7}
 80063da:	b083      	sub	sp, #12
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr
	...

080063ec <__assert_func>:
 80063ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063ee:	4614      	mov	r4, r2
 80063f0:	461a      	mov	r2, r3
 80063f2:	4b09      	ldr	r3, [pc, #36]	; (8006418 <__assert_func+0x2c>)
 80063f4:	4605      	mov	r5, r0
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68d8      	ldr	r0, [r3, #12]
 80063fa:	b14c      	cbz	r4, 8006410 <__assert_func+0x24>
 80063fc:	4b07      	ldr	r3, [pc, #28]	; (800641c <__assert_func+0x30>)
 80063fe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006402:	9100      	str	r1, [sp, #0]
 8006404:	462b      	mov	r3, r5
 8006406:	4906      	ldr	r1, [pc, #24]	; (8006420 <__assert_func+0x34>)
 8006408:	f000 f814 	bl	8006434 <fiprintf>
 800640c:	f000 fbfe 	bl	8006c0c <abort>
 8006410:	4b04      	ldr	r3, [pc, #16]	; (8006424 <__assert_func+0x38>)
 8006412:	461c      	mov	r4, r3
 8006414:	e7f3      	b.n	80063fe <__assert_func+0x12>
 8006416:	bf00      	nop
 8006418:	20000084 	.word	0x20000084
 800641c:	080074fe 	.word	0x080074fe
 8006420:	0800750b 	.word	0x0800750b
 8006424:	08007539 	.word	0x08007539

08006428 <__errno>:
 8006428:	4b01      	ldr	r3, [pc, #4]	; (8006430 <__errno+0x8>)
 800642a:	6818      	ldr	r0, [r3, #0]
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	20000084 	.word	0x20000084

08006434 <fiprintf>:
 8006434:	b40e      	push	{r1, r2, r3}
 8006436:	b503      	push	{r0, r1, lr}
 8006438:	4601      	mov	r1, r0
 800643a:	ab03      	add	r3, sp, #12
 800643c:	4805      	ldr	r0, [pc, #20]	; (8006454 <fiprintf+0x20>)
 800643e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006442:	6800      	ldr	r0, [r0, #0]
 8006444:	9301      	str	r3, [sp, #4]
 8006446:	f000 f85b 	bl	8006500 <_vfiprintf_r>
 800644a:	b002      	add	sp, #8
 800644c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006450:	b003      	add	sp, #12
 8006452:	4770      	bx	lr
 8006454:	20000084 	.word	0x20000084

08006458 <__libc_init_array>:
 8006458:	b570      	push	{r4, r5, r6, lr}
 800645a:	2600      	movs	r6, #0
 800645c:	4d0c      	ldr	r5, [pc, #48]	; (8006490 <__libc_init_array+0x38>)
 800645e:	4c0d      	ldr	r4, [pc, #52]	; (8006494 <__libc_init_array+0x3c>)
 8006460:	1b64      	subs	r4, r4, r5
 8006462:	10a4      	asrs	r4, r4, #2
 8006464:	42a6      	cmp	r6, r4
 8006466:	d109      	bne.n	800647c <__libc_init_array+0x24>
 8006468:	f000 ffea 	bl	8007440 <_init>
 800646c:	2600      	movs	r6, #0
 800646e:	4d0a      	ldr	r5, [pc, #40]	; (8006498 <__libc_init_array+0x40>)
 8006470:	4c0a      	ldr	r4, [pc, #40]	; (800649c <__libc_init_array+0x44>)
 8006472:	1b64      	subs	r4, r4, r5
 8006474:	10a4      	asrs	r4, r4, #2
 8006476:	42a6      	cmp	r6, r4
 8006478:	d105      	bne.n	8006486 <__libc_init_array+0x2e>
 800647a:	bd70      	pop	{r4, r5, r6, pc}
 800647c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006480:	4798      	blx	r3
 8006482:	3601      	adds	r6, #1
 8006484:	e7ee      	b.n	8006464 <__libc_init_array+0xc>
 8006486:	f855 3b04 	ldr.w	r3, [r5], #4
 800648a:	4798      	blx	r3
 800648c:	3601      	adds	r6, #1
 800648e:	e7f2      	b.n	8006476 <__libc_init_array+0x1e>
 8006490:	080075d4 	.word	0x080075d4
 8006494:	080075d4 	.word	0x080075d4
 8006498:	080075d4 	.word	0x080075d4
 800649c:	080075d8 	.word	0x080075d8

080064a0 <memset>:
 80064a0:	4603      	mov	r3, r0
 80064a2:	4402      	add	r2, r0
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d100      	bne.n	80064aa <memset+0xa>
 80064a8:	4770      	bx	lr
 80064aa:	f803 1b01 	strb.w	r1, [r3], #1
 80064ae:	e7f9      	b.n	80064a4 <memset+0x4>

080064b0 <__sfputc_r>:
 80064b0:	6893      	ldr	r3, [r2, #8]
 80064b2:	b410      	push	{r4}
 80064b4:	3b01      	subs	r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	6093      	str	r3, [r2, #8]
 80064ba:	da07      	bge.n	80064cc <__sfputc_r+0x1c>
 80064bc:	6994      	ldr	r4, [r2, #24]
 80064be:	42a3      	cmp	r3, r4
 80064c0:	db01      	blt.n	80064c6 <__sfputc_r+0x16>
 80064c2:	290a      	cmp	r1, #10
 80064c4:	d102      	bne.n	80064cc <__sfputc_r+0x1c>
 80064c6:	bc10      	pop	{r4}
 80064c8:	f000 bae0 	b.w	8006a8c <__swbuf_r>
 80064cc:	6813      	ldr	r3, [r2, #0]
 80064ce:	1c58      	adds	r0, r3, #1
 80064d0:	6010      	str	r0, [r2, #0]
 80064d2:	7019      	strb	r1, [r3, #0]
 80064d4:	4608      	mov	r0, r1
 80064d6:	bc10      	pop	{r4}
 80064d8:	4770      	bx	lr

080064da <__sfputs_r>:
 80064da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064dc:	4606      	mov	r6, r0
 80064de:	460f      	mov	r7, r1
 80064e0:	4614      	mov	r4, r2
 80064e2:	18d5      	adds	r5, r2, r3
 80064e4:	42ac      	cmp	r4, r5
 80064e6:	d101      	bne.n	80064ec <__sfputs_r+0x12>
 80064e8:	2000      	movs	r0, #0
 80064ea:	e007      	b.n	80064fc <__sfputs_r+0x22>
 80064ec:	463a      	mov	r2, r7
 80064ee:	4630      	mov	r0, r6
 80064f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064f4:	f7ff ffdc 	bl	80064b0 <__sfputc_r>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	d1f3      	bne.n	80064e4 <__sfputs_r+0xa>
 80064fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006500 <_vfiprintf_r>:
 8006500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	460d      	mov	r5, r1
 8006506:	4614      	mov	r4, r2
 8006508:	4698      	mov	r8, r3
 800650a:	4606      	mov	r6, r0
 800650c:	b09d      	sub	sp, #116	; 0x74
 800650e:	b118      	cbz	r0, 8006518 <_vfiprintf_r+0x18>
 8006510:	6983      	ldr	r3, [r0, #24]
 8006512:	b90b      	cbnz	r3, 8006518 <_vfiprintf_r+0x18>
 8006514:	f000 fc98 	bl	8006e48 <__sinit>
 8006518:	4b89      	ldr	r3, [pc, #548]	; (8006740 <_vfiprintf_r+0x240>)
 800651a:	429d      	cmp	r5, r3
 800651c:	d11b      	bne.n	8006556 <_vfiprintf_r+0x56>
 800651e:	6875      	ldr	r5, [r6, #4]
 8006520:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006522:	07d9      	lsls	r1, r3, #31
 8006524:	d405      	bmi.n	8006532 <_vfiprintf_r+0x32>
 8006526:	89ab      	ldrh	r3, [r5, #12]
 8006528:	059a      	lsls	r2, r3, #22
 800652a:	d402      	bmi.n	8006532 <_vfiprintf_r+0x32>
 800652c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800652e:	f000 fd29 	bl	8006f84 <__retarget_lock_acquire_recursive>
 8006532:	89ab      	ldrh	r3, [r5, #12]
 8006534:	071b      	lsls	r3, r3, #28
 8006536:	d501      	bpl.n	800653c <_vfiprintf_r+0x3c>
 8006538:	692b      	ldr	r3, [r5, #16]
 800653a:	b9eb      	cbnz	r3, 8006578 <_vfiprintf_r+0x78>
 800653c:	4629      	mov	r1, r5
 800653e:	4630      	mov	r0, r6
 8006540:	f000 faf6 	bl	8006b30 <__swsetup_r>
 8006544:	b1c0      	cbz	r0, 8006578 <_vfiprintf_r+0x78>
 8006546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006548:	07dc      	lsls	r4, r3, #31
 800654a:	d50e      	bpl.n	800656a <_vfiprintf_r+0x6a>
 800654c:	f04f 30ff 	mov.w	r0, #4294967295
 8006550:	b01d      	add	sp, #116	; 0x74
 8006552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006556:	4b7b      	ldr	r3, [pc, #492]	; (8006744 <_vfiprintf_r+0x244>)
 8006558:	429d      	cmp	r5, r3
 800655a:	d101      	bne.n	8006560 <_vfiprintf_r+0x60>
 800655c:	68b5      	ldr	r5, [r6, #8]
 800655e:	e7df      	b.n	8006520 <_vfiprintf_r+0x20>
 8006560:	4b79      	ldr	r3, [pc, #484]	; (8006748 <_vfiprintf_r+0x248>)
 8006562:	429d      	cmp	r5, r3
 8006564:	bf08      	it	eq
 8006566:	68f5      	ldreq	r5, [r6, #12]
 8006568:	e7da      	b.n	8006520 <_vfiprintf_r+0x20>
 800656a:	89ab      	ldrh	r3, [r5, #12]
 800656c:	0598      	lsls	r0, r3, #22
 800656e:	d4ed      	bmi.n	800654c <_vfiprintf_r+0x4c>
 8006570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006572:	f000 fd08 	bl	8006f86 <__retarget_lock_release_recursive>
 8006576:	e7e9      	b.n	800654c <_vfiprintf_r+0x4c>
 8006578:	2300      	movs	r3, #0
 800657a:	9309      	str	r3, [sp, #36]	; 0x24
 800657c:	2320      	movs	r3, #32
 800657e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006582:	2330      	movs	r3, #48	; 0x30
 8006584:	f04f 0901 	mov.w	r9, #1
 8006588:	f8cd 800c 	str.w	r8, [sp, #12]
 800658c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800674c <_vfiprintf_r+0x24c>
 8006590:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006594:	4623      	mov	r3, r4
 8006596:	469a      	mov	sl, r3
 8006598:	f813 2b01 	ldrb.w	r2, [r3], #1
 800659c:	b10a      	cbz	r2, 80065a2 <_vfiprintf_r+0xa2>
 800659e:	2a25      	cmp	r2, #37	; 0x25
 80065a0:	d1f9      	bne.n	8006596 <_vfiprintf_r+0x96>
 80065a2:	ebba 0b04 	subs.w	fp, sl, r4
 80065a6:	d00b      	beq.n	80065c0 <_vfiprintf_r+0xc0>
 80065a8:	465b      	mov	r3, fp
 80065aa:	4622      	mov	r2, r4
 80065ac:	4629      	mov	r1, r5
 80065ae:	4630      	mov	r0, r6
 80065b0:	f7ff ff93 	bl	80064da <__sfputs_r>
 80065b4:	3001      	adds	r0, #1
 80065b6:	f000 80aa 	beq.w	800670e <_vfiprintf_r+0x20e>
 80065ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065bc:	445a      	add	r2, fp
 80065be:	9209      	str	r2, [sp, #36]	; 0x24
 80065c0:	f89a 3000 	ldrb.w	r3, [sl]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 80a2 	beq.w	800670e <_vfiprintf_r+0x20e>
 80065ca:	2300      	movs	r3, #0
 80065cc:	f04f 32ff 	mov.w	r2, #4294967295
 80065d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065d4:	f10a 0a01 	add.w	sl, sl, #1
 80065d8:	9304      	str	r3, [sp, #16]
 80065da:	9307      	str	r3, [sp, #28]
 80065dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065e0:	931a      	str	r3, [sp, #104]	; 0x68
 80065e2:	4654      	mov	r4, sl
 80065e4:	2205      	movs	r2, #5
 80065e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065ea:	4858      	ldr	r0, [pc, #352]	; (800674c <_vfiprintf_r+0x24c>)
 80065ec:	f000 fd32 	bl	8007054 <memchr>
 80065f0:	9a04      	ldr	r2, [sp, #16]
 80065f2:	b9d8      	cbnz	r0, 800662c <_vfiprintf_r+0x12c>
 80065f4:	06d1      	lsls	r1, r2, #27
 80065f6:	bf44      	itt	mi
 80065f8:	2320      	movmi	r3, #32
 80065fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065fe:	0713      	lsls	r3, r2, #28
 8006600:	bf44      	itt	mi
 8006602:	232b      	movmi	r3, #43	; 0x2b
 8006604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006608:	f89a 3000 	ldrb.w	r3, [sl]
 800660c:	2b2a      	cmp	r3, #42	; 0x2a
 800660e:	d015      	beq.n	800663c <_vfiprintf_r+0x13c>
 8006610:	4654      	mov	r4, sl
 8006612:	2000      	movs	r0, #0
 8006614:	f04f 0c0a 	mov.w	ip, #10
 8006618:	9a07      	ldr	r2, [sp, #28]
 800661a:	4621      	mov	r1, r4
 800661c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006620:	3b30      	subs	r3, #48	; 0x30
 8006622:	2b09      	cmp	r3, #9
 8006624:	d94e      	bls.n	80066c4 <_vfiprintf_r+0x1c4>
 8006626:	b1b0      	cbz	r0, 8006656 <_vfiprintf_r+0x156>
 8006628:	9207      	str	r2, [sp, #28]
 800662a:	e014      	b.n	8006656 <_vfiprintf_r+0x156>
 800662c:	eba0 0308 	sub.w	r3, r0, r8
 8006630:	fa09 f303 	lsl.w	r3, r9, r3
 8006634:	4313      	orrs	r3, r2
 8006636:	46a2      	mov	sl, r4
 8006638:	9304      	str	r3, [sp, #16]
 800663a:	e7d2      	b.n	80065e2 <_vfiprintf_r+0xe2>
 800663c:	9b03      	ldr	r3, [sp, #12]
 800663e:	1d19      	adds	r1, r3, #4
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	9103      	str	r1, [sp, #12]
 8006644:	2b00      	cmp	r3, #0
 8006646:	bfbb      	ittet	lt
 8006648:	425b      	neglt	r3, r3
 800664a:	f042 0202 	orrlt.w	r2, r2, #2
 800664e:	9307      	strge	r3, [sp, #28]
 8006650:	9307      	strlt	r3, [sp, #28]
 8006652:	bfb8      	it	lt
 8006654:	9204      	strlt	r2, [sp, #16]
 8006656:	7823      	ldrb	r3, [r4, #0]
 8006658:	2b2e      	cmp	r3, #46	; 0x2e
 800665a:	d10c      	bne.n	8006676 <_vfiprintf_r+0x176>
 800665c:	7863      	ldrb	r3, [r4, #1]
 800665e:	2b2a      	cmp	r3, #42	; 0x2a
 8006660:	d135      	bne.n	80066ce <_vfiprintf_r+0x1ce>
 8006662:	9b03      	ldr	r3, [sp, #12]
 8006664:	3402      	adds	r4, #2
 8006666:	1d1a      	adds	r2, r3, #4
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	9203      	str	r2, [sp, #12]
 800666c:	2b00      	cmp	r3, #0
 800666e:	bfb8      	it	lt
 8006670:	f04f 33ff 	movlt.w	r3, #4294967295
 8006674:	9305      	str	r3, [sp, #20]
 8006676:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006750 <_vfiprintf_r+0x250>
 800667a:	2203      	movs	r2, #3
 800667c:	4650      	mov	r0, sl
 800667e:	7821      	ldrb	r1, [r4, #0]
 8006680:	f000 fce8 	bl	8007054 <memchr>
 8006684:	b140      	cbz	r0, 8006698 <_vfiprintf_r+0x198>
 8006686:	2340      	movs	r3, #64	; 0x40
 8006688:	eba0 000a 	sub.w	r0, r0, sl
 800668c:	fa03 f000 	lsl.w	r0, r3, r0
 8006690:	9b04      	ldr	r3, [sp, #16]
 8006692:	3401      	adds	r4, #1
 8006694:	4303      	orrs	r3, r0
 8006696:	9304      	str	r3, [sp, #16]
 8006698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800669c:	2206      	movs	r2, #6
 800669e:	482d      	ldr	r0, [pc, #180]	; (8006754 <_vfiprintf_r+0x254>)
 80066a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066a4:	f000 fcd6 	bl	8007054 <memchr>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d03f      	beq.n	800672c <_vfiprintf_r+0x22c>
 80066ac:	4b2a      	ldr	r3, [pc, #168]	; (8006758 <_vfiprintf_r+0x258>)
 80066ae:	bb1b      	cbnz	r3, 80066f8 <_vfiprintf_r+0x1f8>
 80066b0:	9b03      	ldr	r3, [sp, #12]
 80066b2:	3307      	adds	r3, #7
 80066b4:	f023 0307 	bic.w	r3, r3, #7
 80066b8:	3308      	adds	r3, #8
 80066ba:	9303      	str	r3, [sp, #12]
 80066bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066be:	443b      	add	r3, r7
 80066c0:	9309      	str	r3, [sp, #36]	; 0x24
 80066c2:	e767      	b.n	8006594 <_vfiprintf_r+0x94>
 80066c4:	460c      	mov	r4, r1
 80066c6:	2001      	movs	r0, #1
 80066c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80066cc:	e7a5      	b.n	800661a <_vfiprintf_r+0x11a>
 80066ce:	2300      	movs	r3, #0
 80066d0:	f04f 0c0a 	mov.w	ip, #10
 80066d4:	4619      	mov	r1, r3
 80066d6:	3401      	adds	r4, #1
 80066d8:	9305      	str	r3, [sp, #20]
 80066da:	4620      	mov	r0, r4
 80066dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066e0:	3a30      	subs	r2, #48	; 0x30
 80066e2:	2a09      	cmp	r2, #9
 80066e4:	d903      	bls.n	80066ee <_vfiprintf_r+0x1ee>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0c5      	beq.n	8006676 <_vfiprintf_r+0x176>
 80066ea:	9105      	str	r1, [sp, #20]
 80066ec:	e7c3      	b.n	8006676 <_vfiprintf_r+0x176>
 80066ee:	4604      	mov	r4, r0
 80066f0:	2301      	movs	r3, #1
 80066f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80066f6:	e7f0      	b.n	80066da <_vfiprintf_r+0x1da>
 80066f8:	ab03      	add	r3, sp, #12
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	462a      	mov	r2, r5
 80066fe:	4630      	mov	r0, r6
 8006700:	4b16      	ldr	r3, [pc, #88]	; (800675c <_vfiprintf_r+0x25c>)
 8006702:	a904      	add	r1, sp, #16
 8006704:	f3af 8000 	nop.w
 8006708:	4607      	mov	r7, r0
 800670a:	1c78      	adds	r0, r7, #1
 800670c:	d1d6      	bne.n	80066bc <_vfiprintf_r+0x1bc>
 800670e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006710:	07d9      	lsls	r1, r3, #31
 8006712:	d405      	bmi.n	8006720 <_vfiprintf_r+0x220>
 8006714:	89ab      	ldrh	r3, [r5, #12]
 8006716:	059a      	lsls	r2, r3, #22
 8006718:	d402      	bmi.n	8006720 <_vfiprintf_r+0x220>
 800671a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800671c:	f000 fc33 	bl	8006f86 <__retarget_lock_release_recursive>
 8006720:	89ab      	ldrh	r3, [r5, #12]
 8006722:	065b      	lsls	r3, r3, #25
 8006724:	f53f af12 	bmi.w	800654c <_vfiprintf_r+0x4c>
 8006728:	9809      	ldr	r0, [sp, #36]	; 0x24
 800672a:	e711      	b.n	8006550 <_vfiprintf_r+0x50>
 800672c:	ab03      	add	r3, sp, #12
 800672e:	9300      	str	r3, [sp, #0]
 8006730:	462a      	mov	r2, r5
 8006732:	4630      	mov	r0, r6
 8006734:	4b09      	ldr	r3, [pc, #36]	; (800675c <_vfiprintf_r+0x25c>)
 8006736:	a904      	add	r1, sp, #16
 8006738:	f000 f882 	bl	8006840 <_printf_i>
 800673c:	e7e4      	b.n	8006708 <_vfiprintf_r+0x208>
 800673e:	bf00      	nop
 8006740:	08007594 	.word	0x08007594
 8006744:	080075b4 	.word	0x080075b4
 8006748:	08007574 	.word	0x08007574
 800674c:	08007540 	.word	0x08007540
 8006750:	08007546 	.word	0x08007546
 8006754:	0800754a 	.word	0x0800754a
 8006758:	00000000 	.word	0x00000000
 800675c:	080064db 	.word	0x080064db

08006760 <_printf_common>:
 8006760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006764:	4616      	mov	r6, r2
 8006766:	4699      	mov	r9, r3
 8006768:	688a      	ldr	r2, [r1, #8]
 800676a:	690b      	ldr	r3, [r1, #16]
 800676c:	4607      	mov	r7, r0
 800676e:	4293      	cmp	r3, r2
 8006770:	bfb8      	it	lt
 8006772:	4613      	movlt	r3, r2
 8006774:	6033      	str	r3, [r6, #0]
 8006776:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800677a:	460c      	mov	r4, r1
 800677c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006780:	b10a      	cbz	r2, 8006786 <_printf_common+0x26>
 8006782:	3301      	adds	r3, #1
 8006784:	6033      	str	r3, [r6, #0]
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	0699      	lsls	r1, r3, #26
 800678a:	bf42      	ittt	mi
 800678c:	6833      	ldrmi	r3, [r6, #0]
 800678e:	3302      	addmi	r3, #2
 8006790:	6033      	strmi	r3, [r6, #0]
 8006792:	6825      	ldr	r5, [r4, #0]
 8006794:	f015 0506 	ands.w	r5, r5, #6
 8006798:	d106      	bne.n	80067a8 <_printf_common+0x48>
 800679a:	f104 0a19 	add.w	sl, r4, #25
 800679e:	68e3      	ldr	r3, [r4, #12]
 80067a0:	6832      	ldr	r2, [r6, #0]
 80067a2:	1a9b      	subs	r3, r3, r2
 80067a4:	42ab      	cmp	r3, r5
 80067a6:	dc28      	bgt.n	80067fa <_printf_common+0x9a>
 80067a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80067ac:	1e13      	subs	r3, r2, #0
 80067ae:	6822      	ldr	r2, [r4, #0]
 80067b0:	bf18      	it	ne
 80067b2:	2301      	movne	r3, #1
 80067b4:	0692      	lsls	r2, r2, #26
 80067b6:	d42d      	bmi.n	8006814 <_printf_common+0xb4>
 80067b8:	4649      	mov	r1, r9
 80067ba:	4638      	mov	r0, r7
 80067bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067c0:	47c0      	blx	r8
 80067c2:	3001      	adds	r0, #1
 80067c4:	d020      	beq.n	8006808 <_printf_common+0xa8>
 80067c6:	6823      	ldr	r3, [r4, #0]
 80067c8:	68e5      	ldr	r5, [r4, #12]
 80067ca:	f003 0306 	and.w	r3, r3, #6
 80067ce:	2b04      	cmp	r3, #4
 80067d0:	bf18      	it	ne
 80067d2:	2500      	movne	r5, #0
 80067d4:	6832      	ldr	r2, [r6, #0]
 80067d6:	f04f 0600 	mov.w	r6, #0
 80067da:	68a3      	ldr	r3, [r4, #8]
 80067dc:	bf08      	it	eq
 80067de:	1aad      	subeq	r5, r5, r2
 80067e0:	6922      	ldr	r2, [r4, #16]
 80067e2:	bf08      	it	eq
 80067e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067e8:	4293      	cmp	r3, r2
 80067ea:	bfc4      	itt	gt
 80067ec:	1a9b      	subgt	r3, r3, r2
 80067ee:	18ed      	addgt	r5, r5, r3
 80067f0:	341a      	adds	r4, #26
 80067f2:	42b5      	cmp	r5, r6
 80067f4:	d11a      	bne.n	800682c <_printf_common+0xcc>
 80067f6:	2000      	movs	r0, #0
 80067f8:	e008      	b.n	800680c <_printf_common+0xac>
 80067fa:	2301      	movs	r3, #1
 80067fc:	4652      	mov	r2, sl
 80067fe:	4649      	mov	r1, r9
 8006800:	4638      	mov	r0, r7
 8006802:	47c0      	blx	r8
 8006804:	3001      	adds	r0, #1
 8006806:	d103      	bne.n	8006810 <_printf_common+0xb0>
 8006808:	f04f 30ff 	mov.w	r0, #4294967295
 800680c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006810:	3501      	adds	r5, #1
 8006812:	e7c4      	b.n	800679e <_printf_common+0x3e>
 8006814:	2030      	movs	r0, #48	; 0x30
 8006816:	18e1      	adds	r1, r4, r3
 8006818:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006822:	4422      	add	r2, r4
 8006824:	3302      	adds	r3, #2
 8006826:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800682a:	e7c5      	b.n	80067b8 <_printf_common+0x58>
 800682c:	2301      	movs	r3, #1
 800682e:	4622      	mov	r2, r4
 8006830:	4649      	mov	r1, r9
 8006832:	4638      	mov	r0, r7
 8006834:	47c0      	blx	r8
 8006836:	3001      	adds	r0, #1
 8006838:	d0e6      	beq.n	8006808 <_printf_common+0xa8>
 800683a:	3601      	adds	r6, #1
 800683c:	e7d9      	b.n	80067f2 <_printf_common+0x92>
	...

08006840 <_printf_i>:
 8006840:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006844:	7e0f      	ldrb	r7, [r1, #24]
 8006846:	4691      	mov	r9, r2
 8006848:	2f78      	cmp	r7, #120	; 0x78
 800684a:	4680      	mov	r8, r0
 800684c:	460c      	mov	r4, r1
 800684e:	469a      	mov	sl, r3
 8006850:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006852:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006856:	d807      	bhi.n	8006868 <_printf_i+0x28>
 8006858:	2f62      	cmp	r7, #98	; 0x62
 800685a:	d80a      	bhi.n	8006872 <_printf_i+0x32>
 800685c:	2f00      	cmp	r7, #0
 800685e:	f000 80d9 	beq.w	8006a14 <_printf_i+0x1d4>
 8006862:	2f58      	cmp	r7, #88	; 0x58
 8006864:	f000 80a4 	beq.w	80069b0 <_printf_i+0x170>
 8006868:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800686c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006870:	e03a      	b.n	80068e8 <_printf_i+0xa8>
 8006872:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006876:	2b15      	cmp	r3, #21
 8006878:	d8f6      	bhi.n	8006868 <_printf_i+0x28>
 800687a:	a101      	add	r1, pc, #4	; (adr r1, 8006880 <_printf_i+0x40>)
 800687c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006880:	080068d9 	.word	0x080068d9
 8006884:	080068ed 	.word	0x080068ed
 8006888:	08006869 	.word	0x08006869
 800688c:	08006869 	.word	0x08006869
 8006890:	08006869 	.word	0x08006869
 8006894:	08006869 	.word	0x08006869
 8006898:	080068ed 	.word	0x080068ed
 800689c:	08006869 	.word	0x08006869
 80068a0:	08006869 	.word	0x08006869
 80068a4:	08006869 	.word	0x08006869
 80068a8:	08006869 	.word	0x08006869
 80068ac:	080069fb 	.word	0x080069fb
 80068b0:	0800691d 	.word	0x0800691d
 80068b4:	080069dd 	.word	0x080069dd
 80068b8:	08006869 	.word	0x08006869
 80068bc:	08006869 	.word	0x08006869
 80068c0:	08006a1d 	.word	0x08006a1d
 80068c4:	08006869 	.word	0x08006869
 80068c8:	0800691d 	.word	0x0800691d
 80068cc:	08006869 	.word	0x08006869
 80068d0:	08006869 	.word	0x08006869
 80068d4:	080069e5 	.word	0x080069e5
 80068d8:	682b      	ldr	r3, [r5, #0]
 80068da:	1d1a      	adds	r2, r3, #4
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	602a      	str	r2, [r5, #0]
 80068e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068e8:	2301      	movs	r3, #1
 80068ea:	e0a4      	b.n	8006a36 <_printf_i+0x1f6>
 80068ec:	6820      	ldr	r0, [r4, #0]
 80068ee:	6829      	ldr	r1, [r5, #0]
 80068f0:	0606      	lsls	r6, r0, #24
 80068f2:	f101 0304 	add.w	r3, r1, #4
 80068f6:	d50a      	bpl.n	800690e <_printf_i+0xce>
 80068f8:	680e      	ldr	r6, [r1, #0]
 80068fa:	602b      	str	r3, [r5, #0]
 80068fc:	2e00      	cmp	r6, #0
 80068fe:	da03      	bge.n	8006908 <_printf_i+0xc8>
 8006900:	232d      	movs	r3, #45	; 0x2d
 8006902:	4276      	negs	r6, r6
 8006904:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006908:	230a      	movs	r3, #10
 800690a:	485e      	ldr	r0, [pc, #376]	; (8006a84 <_printf_i+0x244>)
 800690c:	e019      	b.n	8006942 <_printf_i+0x102>
 800690e:	680e      	ldr	r6, [r1, #0]
 8006910:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006914:	602b      	str	r3, [r5, #0]
 8006916:	bf18      	it	ne
 8006918:	b236      	sxthne	r6, r6
 800691a:	e7ef      	b.n	80068fc <_printf_i+0xbc>
 800691c:	682b      	ldr	r3, [r5, #0]
 800691e:	6820      	ldr	r0, [r4, #0]
 8006920:	1d19      	adds	r1, r3, #4
 8006922:	6029      	str	r1, [r5, #0]
 8006924:	0601      	lsls	r1, r0, #24
 8006926:	d501      	bpl.n	800692c <_printf_i+0xec>
 8006928:	681e      	ldr	r6, [r3, #0]
 800692a:	e002      	b.n	8006932 <_printf_i+0xf2>
 800692c:	0646      	lsls	r6, r0, #25
 800692e:	d5fb      	bpl.n	8006928 <_printf_i+0xe8>
 8006930:	881e      	ldrh	r6, [r3, #0]
 8006932:	2f6f      	cmp	r7, #111	; 0x6f
 8006934:	bf0c      	ite	eq
 8006936:	2308      	moveq	r3, #8
 8006938:	230a      	movne	r3, #10
 800693a:	4852      	ldr	r0, [pc, #328]	; (8006a84 <_printf_i+0x244>)
 800693c:	2100      	movs	r1, #0
 800693e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006942:	6865      	ldr	r5, [r4, #4]
 8006944:	2d00      	cmp	r5, #0
 8006946:	bfa8      	it	ge
 8006948:	6821      	ldrge	r1, [r4, #0]
 800694a:	60a5      	str	r5, [r4, #8]
 800694c:	bfa4      	itt	ge
 800694e:	f021 0104 	bicge.w	r1, r1, #4
 8006952:	6021      	strge	r1, [r4, #0]
 8006954:	b90e      	cbnz	r6, 800695a <_printf_i+0x11a>
 8006956:	2d00      	cmp	r5, #0
 8006958:	d04d      	beq.n	80069f6 <_printf_i+0x1b6>
 800695a:	4615      	mov	r5, r2
 800695c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006960:	fb03 6711 	mls	r7, r3, r1, r6
 8006964:	5dc7      	ldrb	r7, [r0, r7]
 8006966:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800696a:	4637      	mov	r7, r6
 800696c:	42bb      	cmp	r3, r7
 800696e:	460e      	mov	r6, r1
 8006970:	d9f4      	bls.n	800695c <_printf_i+0x11c>
 8006972:	2b08      	cmp	r3, #8
 8006974:	d10b      	bne.n	800698e <_printf_i+0x14e>
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	07de      	lsls	r6, r3, #31
 800697a:	d508      	bpl.n	800698e <_printf_i+0x14e>
 800697c:	6923      	ldr	r3, [r4, #16]
 800697e:	6861      	ldr	r1, [r4, #4]
 8006980:	4299      	cmp	r1, r3
 8006982:	bfde      	ittt	le
 8006984:	2330      	movle	r3, #48	; 0x30
 8006986:	f805 3c01 	strble.w	r3, [r5, #-1]
 800698a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800698e:	1b52      	subs	r2, r2, r5
 8006990:	6122      	str	r2, [r4, #16]
 8006992:	464b      	mov	r3, r9
 8006994:	4621      	mov	r1, r4
 8006996:	4640      	mov	r0, r8
 8006998:	f8cd a000 	str.w	sl, [sp]
 800699c:	aa03      	add	r2, sp, #12
 800699e:	f7ff fedf 	bl	8006760 <_printf_common>
 80069a2:	3001      	adds	r0, #1
 80069a4:	d14c      	bne.n	8006a40 <_printf_i+0x200>
 80069a6:	f04f 30ff 	mov.w	r0, #4294967295
 80069aa:	b004      	add	sp, #16
 80069ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069b0:	4834      	ldr	r0, [pc, #208]	; (8006a84 <_printf_i+0x244>)
 80069b2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80069b6:	6829      	ldr	r1, [r5, #0]
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	f851 6b04 	ldr.w	r6, [r1], #4
 80069be:	6029      	str	r1, [r5, #0]
 80069c0:	061d      	lsls	r5, r3, #24
 80069c2:	d514      	bpl.n	80069ee <_printf_i+0x1ae>
 80069c4:	07df      	lsls	r7, r3, #31
 80069c6:	bf44      	itt	mi
 80069c8:	f043 0320 	orrmi.w	r3, r3, #32
 80069cc:	6023      	strmi	r3, [r4, #0]
 80069ce:	b91e      	cbnz	r6, 80069d8 <_printf_i+0x198>
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	f023 0320 	bic.w	r3, r3, #32
 80069d6:	6023      	str	r3, [r4, #0]
 80069d8:	2310      	movs	r3, #16
 80069da:	e7af      	b.n	800693c <_printf_i+0xfc>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	f043 0320 	orr.w	r3, r3, #32
 80069e2:	6023      	str	r3, [r4, #0]
 80069e4:	2378      	movs	r3, #120	; 0x78
 80069e6:	4828      	ldr	r0, [pc, #160]	; (8006a88 <_printf_i+0x248>)
 80069e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80069ec:	e7e3      	b.n	80069b6 <_printf_i+0x176>
 80069ee:	0659      	lsls	r1, r3, #25
 80069f0:	bf48      	it	mi
 80069f2:	b2b6      	uxthmi	r6, r6
 80069f4:	e7e6      	b.n	80069c4 <_printf_i+0x184>
 80069f6:	4615      	mov	r5, r2
 80069f8:	e7bb      	b.n	8006972 <_printf_i+0x132>
 80069fa:	682b      	ldr	r3, [r5, #0]
 80069fc:	6826      	ldr	r6, [r4, #0]
 80069fe:	1d18      	adds	r0, r3, #4
 8006a00:	6961      	ldr	r1, [r4, #20]
 8006a02:	6028      	str	r0, [r5, #0]
 8006a04:	0635      	lsls	r5, r6, #24
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	d501      	bpl.n	8006a0e <_printf_i+0x1ce>
 8006a0a:	6019      	str	r1, [r3, #0]
 8006a0c:	e002      	b.n	8006a14 <_printf_i+0x1d4>
 8006a0e:	0670      	lsls	r0, r6, #25
 8006a10:	d5fb      	bpl.n	8006a0a <_printf_i+0x1ca>
 8006a12:	8019      	strh	r1, [r3, #0]
 8006a14:	2300      	movs	r3, #0
 8006a16:	4615      	mov	r5, r2
 8006a18:	6123      	str	r3, [r4, #16]
 8006a1a:	e7ba      	b.n	8006992 <_printf_i+0x152>
 8006a1c:	682b      	ldr	r3, [r5, #0]
 8006a1e:	2100      	movs	r1, #0
 8006a20:	1d1a      	adds	r2, r3, #4
 8006a22:	602a      	str	r2, [r5, #0]
 8006a24:	681d      	ldr	r5, [r3, #0]
 8006a26:	6862      	ldr	r2, [r4, #4]
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f000 fb13 	bl	8007054 <memchr>
 8006a2e:	b108      	cbz	r0, 8006a34 <_printf_i+0x1f4>
 8006a30:	1b40      	subs	r0, r0, r5
 8006a32:	6060      	str	r0, [r4, #4]
 8006a34:	6863      	ldr	r3, [r4, #4]
 8006a36:	6123      	str	r3, [r4, #16]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a3e:	e7a8      	b.n	8006992 <_printf_i+0x152>
 8006a40:	462a      	mov	r2, r5
 8006a42:	4649      	mov	r1, r9
 8006a44:	4640      	mov	r0, r8
 8006a46:	6923      	ldr	r3, [r4, #16]
 8006a48:	47d0      	blx	sl
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	d0ab      	beq.n	80069a6 <_printf_i+0x166>
 8006a4e:	6823      	ldr	r3, [r4, #0]
 8006a50:	079b      	lsls	r3, r3, #30
 8006a52:	d413      	bmi.n	8006a7c <_printf_i+0x23c>
 8006a54:	68e0      	ldr	r0, [r4, #12]
 8006a56:	9b03      	ldr	r3, [sp, #12]
 8006a58:	4298      	cmp	r0, r3
 8006a5a:	bfb8      	it	lt
 8006a5c:	4618      	movlt	r0, r3
 8006a5e:	e7a4      	b.n	80069aa <_printf_i+0x16a>
 8006a60:	2301      	movs	r3, #1
 8006a62:	4632      	mov	r2, r6
 8006a64:	4649      	mov	r1, r9
 8006a66:	4640      	mov	r0, r8
 8006a68:	47d0      	blx	sl
 8006a6a:	3001      	adds	r0, #1
 8006a6c:	d09b      	beq.n	80069a6 <_printf_i+0x166>
 8006a6e:	3501      	adds	r5, #1
 8006a70:	68e3      	ldr	r3, [r4, #12]
 8006a72:	9903      	ldr	r1, [sp, #12]
 8006a74:	1a5b      	subs	r3, r3, r1
 8006a76:	42ab      	cmp	r3, r5
 8006a78:	dcf2      	bgt.n	8006a60 <_printf_i+0x220>
 8006a7a:	e7eb      	b.n	8006a54 <_printf_i+0x214>
 8006a7c:	2500      	movs	r5, #0
 8006a7e:	f104 0619 	add.w	r6, r4, #25
 8006a82:	e7f5      	b.n	8006a70 <_printf_i+0x230>
 8006a84:	08007551 	.word	0x08007551
 8006a88:	08007562 	.word	0x08007562

08006a8c <__swbuf_r>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	460e      	mov	r6, r1
 8006a90:	4614      	mov	r4, r2
 8006a92:	4605      	mov	r5, r0
 8006a94:	b118      	cbz	r0, 8006a9e <__swbuf_r+0x12>
 8006a96:	6983      	ldr	r3, [r0, #24]
 8006a98:	b90b      	cbnz	r3, 8006a9e <__swbuf_r+0x12>
 8006a9a:	f000 f9d5 	bl	8006e48 <__sinit>
 8006a9e:	4b21      	ldr	r3, [pc, #132]	; (8006b24 <__swbuf_r+0x98>)
 8006aa0:	429c      	cmp	r4, r3
 8006aa2:	d12b      	bne.n	8006afc <__swbuf_r+0x70>
 8006aa4:	686c      	ldr	r4, [r5, #4]
 8006aa6:	69a3      	ldr	r3, [r4, #24]
 8006aa8:	60a3      	str	r3, [r4, #8]
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	071a      	lsls	r2, r3, #28
 8006aae:	d52f      	bpl.n	8006b10 <__swbuf_r+0x84>
 8006ab0:	6923      	ldr	r3, [r4, #16]
 8006ab2:	b36b      	cbz	r3, 8006b10 <__swbuf_r+0x84>
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	6820      	ldr	r0, [r4, #0]
 8006ab8:	b2f6      	uxtb	r6, r6
 8006aba:	1ac0      	subs	r0, r0, r3
 8006abc:	6963      	ldr	r3, [r4, #20]
 8006abe:	4637      	mov	r7, r6
 8006ac0:	4283      	cmp	r3, r0
 8006ac2:	dc04      	bgt.n	8006ace <__swbuf_r+0x42>
 8006ac4:	4621      	mov	r1, r4
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 f92a 	bl	8006d20 <_fflush_r>
 8006acc:	bb30      	cbnz	r0, 8006b1c <__swbuf_r+0x90>
 8006ace:	68a3      	ldr	r3, [r4, #8]
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	3b01      	subs	r3, #1
 8006ad4:	60a3      	str	r3, [r4, #8]
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	1c5a      	adds	r2, r3, #1
 8006ada:	6022      	str	r2, [r4, #0]
 8006adc:	701e      	strb	r6, [r3, #0]
 8006ade:	6963      	ldr	r3, [r4, #20]
 8006ae0:	4283      	cmp	r3, r0
 8006ae2:	d004      	beq.n	8006aee <__swbuf_r+0x62>
 8006ae4:	89a3      	ldrh	r3, [r4, #12]
 8006ae6:	07db      	lsls	r3, r3, #31
 8006ae8:	d506      	bpl.n	8006af8 <__swbuf_r+0x6c>
 8006aea:	2e0a      	cmp	r6, #10
 8006aec:	d104      	bne.n	8006af8 <__swbuf_r+0x6c>
 8006aee:	4621      	mov	r1, r4
 8006af0:	4628      	mov	r0, r5
 8006af2:	f000 f915 	bl	8006d20 <_fflush_r>
 8006af6:	b988      	cbnz	r0, 8006b1c <__swbuf_r+0x90>
 8006af8:	4638      	mov	r0, r7
 8006afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006afc:	4b0a      	ldr	r3, [pc, #40]	; (8006b28 <__swbuf_r+0x9c>)
 8006afe:	429c      	cmp	r4, r3
 8006b00:	d101      	bne.n	8006b06 <__swbuf_r+0x7a>
 8006b02:	68ac      	ldr	r4, [r5, #8]
 8006b04:	e7cf      	b.n	8006aa6 <__swbuf_r+0x1a>
 8006b06:	4b09      	ldr	r3, [pc, #36]	; (8006b2c <__swbuf_r+0xa0>)
 8006b08:	429c      	cmp	r4, r3
 8006b0a:	bf08      	it	eq
 8006b0c:	68ec      	ldreq	r4, [r5, #12]
 8006b0e:	e7ca      	b.n	8006aa6 <__swbuf_r+0x1a>
 8006b10:	4621      	mov	r1, r4
 8006b12:	4628      	mov	r0, r5
 8006b14:	f000 f80c 	bl	8006b30 <__swsetup_r>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	d0cb      	beq.n	8006ab4 <__swbuf_r+0x28>
 8006b1c:	f04f 37ff 	mov.w	r7, #4294967295
 8006b20:	e7ea      	b.n	8006af8 <__swbuf_r+0x6c>
 8006b22:	bf00      	nop
 8006b24:	08007594 	.word	0x08007594
 8006b28:	080075b4 	.word	0x080075b4
 8006b2c:	08007574 	.word	0x08007574

08006b30 <__swsetup_r>:
 8006b30:	4b32      	ldr	r3, [pc, #200]	; (8006bfc <__swsetup_r+0xcc>)
 8006b32:	b570      	push	{r4, r5, r6, lr}
 8006b34:	681d      	ldr	r5, [r3, #0]
 8006b36:	4606      	mov	r6, r0
 8006b38:	460c      	mov	r4, r1
 8006b3a:	b125      	cbz	r5, 8006b46 <__swsetup_r+0x16>
 8006b3c:	69ab      	ldr	r3, [r5, #24]
 8006b3e:	b913      	cbnz	r3, 8006b46 <__swsetup_r+0x16>
 8006b40:	4628      	mov	r0, r5
 8006b42:	f000 f981 	bl	8006e48 <__sinit>
 8006b46:	4b2e      	ldr	r3, [pc, #184]	; (8006c00 <__swsetup_r+0xd0>)
 8006b48:	429c      	cmp	r4, r3
 8006b4a:	d10f      	bne.n	8006b6c <__swsetup_r+0x3c>
 8006b4c:	686c      	ldr	r4, [r5, #4]
 8006b4e:	89a3      	ldrh	r3, [r4, #12]
 8006b50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b54:	0719      	lsls	r1, r3, #28
 8006b56:	d42c      	bmi.n	8006bb2 <__swsetup_r+0x82>
 8006b58:	06dd      	lsls	r5, r3, #27
 8006b5a:	d411      	bmi.n	8006b80 <__swsetup_r+0x50>
 8006b5c:	2309      	movs	r3, #9
 8006b5e:	6033      	str	r3, [r6, #0]
 8006b60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	81a3      	strh	r3, [r4, #12]
 8006b6a:	e03e      	b.n	8006bea <__swsetup_r+0xba>
 8006b6c:	4b25      	ldr	r3, [pc, #148]	; (8006c04 <__swsetup_r+0xd4>)
 8006b6e:	429c      	cmp	r4, r3
 8006b70:	d101      	bne.n	8006b76 <__swsetup_r+0x46>
 8006b72:	68ac      	ldr	r4, [r5, #8]
 8006b74:	e7eb      	b.n	8006b4e <__swsetup_r+0x1e>
 8006b76:	4b24      	ldr	r3, [pc, #144]	; (8006c08 <__swsetup_r+0xd8>)
 8006b78:	429c      	cmp	r4, r3
 8006b7a:	bf08      	it	eq
 8006b7c:	68ec      	ldreq	r4, [r5, #12]
 8006b7e:	e7e6      	b.n	8006b4e <__swsetup_r+0x1e>
 8006b80:	0758      	lsls	r0, r3, #29
 8006b82:	d512      	bpl.n	8006baa <__swsetup_r+0x7a>
 8006b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b86:	b141      	cbz	r1, 8006b9a <__swsetup_r+0x6a>
 8006b88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b8c:	4299      	cmp	r1, r3
 8006b8e:	d002      	beq.n	8006b96 <__swsetup_r+0x66>
 8006b90:	4630      	mov	r0, r6
 8006b92:	f000 fa6d 	bl	8007070 <_free_r>
 8006b96:	2300      	movs	r3, #0
 8006b98:	6363      	str	r3, [r4, #52]	; 0x34
 8006b9a:	89a3      	ldrh	r3, [r4, #12]
 8006b9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ba0:	81a3      	strh	r3, [r4, #12]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	6063      	str	r3, [r4, #4]
 8006ba6:	6923      	ldr	r3, [r4, #16]
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	f043 0308 	orr.w	r3, r3, #8
 8006bb0:	81a3      	strh	r3, [r4, #12]
 8006bb2:	6923      	ldr	r3, [r4, #16]
 8006bb4:	b94b      	cbnz	r3, 8006bca <__swsetup_r+0x9a>
 8006bb6:	89a3      	ldrh	r3, [r4, #12]
 8006bb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bc0:	d003      	beq.n	8006bca <__swsetup_r+0x9a>
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	4630      	mov	r0, r6
 8006bc6:	f000 fa05 	bl	8006fd4 <__smakebuf_r>
 8006bca:	89a0      	ldrh	r0, [r4, #12]
 8006bcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bd0:	f010 0301 	ands.w	r3, r0, #1
 8006bd4:	d00a      	beq.n	8006bec <__swsetup_r+0xbc>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	60a3      	str	r3, [r4, #8]
 8006bda:	6963      	ldr	r3, [r4, #20]
 8006bdc:	425b      	negs	r3, r3
 8006bde:	61a3      	str	r3, [r4, #24]
 8006be0:	6923      	ldr	r3, [r4, #16]
 8006be2:	b943      	cbnz	r3, 8006bf6 <__swsetup_r+0xc6>
 8006be4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006be8:	d1ba      	bne.n	8006b60 <__swsetup_r+0x30>
 8006bea:	bd70      	pop	{r4, r5, r6, pc}
 8006bec:	0781      	lsls	r1, r0, #30
 8006bee:	bf58      	it	pl
 8006bf0:	6963      	ldrpl	r3, [r4, #20]
 8006bf2:	60a3      	str	r3, [r4, #8]
 8006bf4:	e7f4      	b.n	8006be0 <__swsetup_r+0xb0>
 8006bf6:	2000      	movs	r0, #0
 8006bf8:	e7f7      	b.n	8006bea <__swsetup_r+0xba>
 8006bfa:	bf00      	nop
 8006bfc:	20000084 	.word	0x20000084
 8006c00:	08007594 	.word	0x08007594
 8006c04:	080075b4 	.word	0x080075b4
 8006c08:	08007574 	.word	0x08007574

08006c0c <abort>:
 8006c0c:	2006      	movs	r0, #6
 8006c0e:	b508      	push	{r3, lr}
 8006c10:	f000 fb42 	bl	8007298 <raise>
 8006c14:	2001      	movs	r0, #1
 8006c16:	f7fa fe3a 	bl	800188e <_exit>
	...

08006c1c <__sflush_r>:
 8006c1c:	898a      	ldrh	r2, [r1, #12]
 8006c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c20:	4605      	mov	r5, r0
 8006c22:	0710      	lsls	r0, r2, #28
 8006c24:	460c      	mov	r4, r1
 8006c26:	d457      	bmi.n	8006cd8 <__sflush_r+0xbc>
 8006c28:	684b      	ldr	r3, [r1, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	dc04      	bgt.n	8006c38 <__sflush_r+0x1c>
 8006c2e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	dc01      	bgt.n	8006c38 <__sflush_r+0x1c>
 8006c34:	2000      	movs	r0, #0
 8006c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c3a:	2e00      	cmp	r6, #0
 8006c3c:	d0fa      	beq.n	8006c34 <__sflush_r+0x18>
 8006c3e:	2300      	movs	r3, #0
 8006c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c44:	682f      	ldr	r7, [r5, #0]
 8006c46:	602b      	str	r3, [r5, #0]
 8006c48:	d032      	beq.n	8006cb0 <__sflush_r+0x94>
 8006c4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	075a      	lsls	r2, r3, #29
 8006c50:	d505      	bpl.n	8006c5e <__sflush_r+0x42>
 8006c52:	6863      	ldr	r3, [r4, #4]
 8006c54:	1ac0      	subs	r0, r0, r3
 8006c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c58:	b10b      	cbz	r3, 8006c5e <__sflush_r+0x42>
 8006c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c5c:	1ac0      	subs	r0, r0, r3
 8006c5e:	2300      	movs	r3, #0
 8006c60:	4602      	mov	r2, r0
 8006c62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c64:	4628      	mov	r0, r5
 8006c66:	6a21      	ldr	r1, [r4, #32]
 8006c68:	47b0      	blx	r6
 8006c6a:	1c43      	adds	r3, r0, #1
 8006c6c:	89a3      	ldrh	r3, [r4, #12]
 8006c6e:	d106      	bne.n	8006c7e <__sflush_r+0x62>
 8006c70:	6829      	ldr	r1, [r5, #0]
 8006c72:	291d      	cmp	r1, #29
 8006c74:	d82c      	bhi.n	8006cd0 <__sflush_r+0xb4>
 8006c76:	4a29      	ldr	r2, [pc, #164]	; (8006d1c <__sflush_r+0x100>)
 8006c78:	40ca      	lsrs	r2, r1
 8006c7a:	07d6      	lsls	r6, r2, #31
 8006c7c:	d528      	bpl.n	8006cd0 <__sflush_r+0xb4>
 8006c7e:	2200      	movs	r2, #0
 8006c80:	6062      	str	r2, [r4, #4]
 8006c82:	6922      	ldr	r2, [r4, #16]
 8006c84:	04d9      	lsls	r1, r3, #19
 8006c86:	6022      	str	r2, [r4, #0]
 8006c88:	d504      	bpl.n	8006c94 <__sflush_r+0x78>
 8006c8a:	1c42      	adds	r2, r0, #1
 8006c8c:	d101      	bne.n	8006c92 <__sflush_r+0x76>
 8006c8e:	682b      	ldr	r3, [r5, #0]
 8006c90:	b903      	cbnz	r3, 8006c94 <__sflush_r+0x78>
 8006c92:	6560      	str	r0, [r4, #84]	; 0x54
 8006c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c96:	602f      	str	r7, [r5, #0]
 8006c98:	2900      	cmp	r1, #0
 8006c9a:	d0cb      	beq.n	8006c34 <__sflush_r+0x18>
 8006c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ca0:	4299      	cmp	r1, r3
 8006ca2:	d002      	beq.n	8006caa <__sflush_r+0x8e>
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	f000 f9e3 	bl	8007070 <_free_r>
 8006caa:	2000      	movs	r0, #0
 8006cac:	6360      	str	r0, [r4, #52]	; 0x34
 8006cae:	e7c2      	b.n	8006c36 <__sflush_r+0x1a>
 8006cb0:	6a21      	ldr	r1, [r4, #32]
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	4628      	mov	r0, r5
 8006cb6:	47b0      	blx	r6
 8006cb8:	1c41      	adds	r1, r0, #1
 8006cba:	d1c7      	bne.n	8006c4c <__sflush_r+0x30>
 8006cbc:	682b      	ldr	r3, [r5, #0]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d0c4      	beq.n	8006c4c <__sflush_r+0x30>
 8006cc2:	2b1d      	cmp	r3, #29
 8006cc4:	d001      	beq.n	8006cca <__sflush_r+0xae>
 8006cc6:	2b16      	cmp	r3, #22
 8006cc8:	d101      	bne.n	8006cce <__sflush_r+0xb2>
 8006cca:	602f      	str	r7, [r5, #0]
 8006ccc:	e7b2      	b.n	8006c34 <__sflush_r+0x18>
 8006cce:	89a3      	ldrh	r3, [r4, #12]
 8006cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cd4:	81a3      	strh	r3, [r4, #12]
 8006cd6:	e7ae      	b.n	8006c36 <__sflush_r+0x1a>
 8006cd8:	690f      	ldr	r7, [r1, #16]
 8006cda:	2f00      	cmp	r7, #0
 8006cdc:	d0aa      	beq.n	8006c34 <__sflush_r+0x18>
 8006cde:	0793      	lsls	r3, r2, #30
 8006ce0:	bf18      	it	ne
 8006ce2:	2300      	movne	r3, #0
 8006ce4:	680e      	ldr	r6, [r1, #0]
 8006ce6:	bf08      	it	eq
 8006ce8:	694b      	ldreq	r3, [r1, #20]
 8006cea:	1bf6      	subs	r6, r6, r7
 8006cec:	600f      	str	r7, [r1, #0]
 8006cee:	608b      	str	r3, [r1, #8]
 8006cf0:	2e00      	cmp	r6, #0
 8006cf2:	dd9f      	ble.n	8006c34 <__sflush_r+0x18>
 8006cf4:	4633      	mov	r3, r6
 8006cf6:	463a      	mov	r2, r7
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	6a21      	ldr	r1, [r4, #32]
 8006cfc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006d00:	47e0      	blx	ip
 8006d02:	2800      	cmp	r0, #0
 8006d04:	dc06      	bgt.n	8006d14 <__sflush_r+0xf8>
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	f04f 30ff 	mov.w	r0, #4294967295
 8006d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d10:	81a3      	strh	r3, [r4, #12]
 8006d12:	e790      	b.n	8006c36 <__sflush_r+0x1a>
 8006d14:	4407      	add	r7, r0
 8006d16:	1a36      	subs	r6, r6, r0
 8006d18:	e7ea      	b.n	8006cf0 <__sflush_r+0xd4>
 8006d1a:	bf00      	nop
 8006d1c:	20400001 	.word	0x20400001

08006d20 <_fflush_r>:
 8006d20:	b538      	push	{r3, r4, r5, lr}
 8006d22:	690b      	ldr	r3, [r1, #16]
 8006d24:	4605      	mov	r5, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	b913      	cbnz	r3, 8006d30 <_fflush_r+0x10>
 8006d2a:	2500      	movs	r5, #0
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	bd38      	pop	{r3, r4, r5, pc}
 8006d30:	b118      	cbz	r0, 8006d3a <_fflush_r+0x1a>
 8006d32:	6983      	ldr	r3, [r0, #24]
 8006d34:	b90b      	cbnz	r3, 8006d3a <_fflush_r+0x1a>
 8006d36:	f000 f887 	bl	8006e48 <__sinit>
 8006d3a:	4b14      	ldr	r3, [pc, #80]	; (8006d8c <_fflush_r+0x6c>)
 8006d3c:	429c      	cmp	r4, r3
 8006d3e:	d11b      	bne.n	8006d78 <_fflush_r+0x58>
 8006d40:	686c      	ldr	r4, [r5, #4]
 8006d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d0ef      	beq.n	8006d2a <_fflush_r+0xa>
 8006d4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d4c:	07d0      	lsls	r0, r2, #31
 8006d4e:	d404      	bmi.n	8006d5a <_fflush_r+0x3a>
 8006d50:	0599      	lsls	r1, r3, #22
 8006d52:	d402      	bmi.n	8006d5a <_fflush_r+0x3a>
 8006d54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d56:	f000 f915 	bl	8006f84 <__retarget_lock_acquire_recursive>
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	4621      	mov	r1, r4
 8006d5e:	f7ff ff5d 	bl	8006c1c <__sflush_r>
 8006d62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d64:	4605      	mov	r5, r0
 8006d66:	07da      	lsls	r2, r3, #31
 8006d68:	d4e0      	bmi.n	8006d2c <_fflush_r+0xc>
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	059b      	lsls	r3, r3, #22
 8006d6e:	d4dd      	bmi.n	8006d2c <_fflush_r+0xc>
 8006d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d72:	f000 f908 	bl	8006f86 <__retarget_lock_release_recursive>
 8006d76:	e7d9      	b.n	8006d2c <_fflush_r+0xc>
 8006d78:	4b05      	ldr	r3, [pc, #20]	; (8006d90 <_fflush_r+0x70>)
 8006d7a:	429c      	cmp	r4, r3
 8006d7c:	d101      	bne.n	8006d82 <_fflush_r+0x62>
 8006d7e:	68ac      	ldr	r4, [r5, #8]
 8006d80:	e7df      	b.n	8006d42 <_fflush_r+0x22>
 8006d82:	4b04      	ldr	r3, [pc, #16]	; (8006d94 <_fflush_r+0x74>)
 8006d84:	429c      	cmp	r4, r3
 8006d86:	bf08      	it	eq
 8006d88:	68ec      	ldreq	r4, [r5, #12]
 8006d8a:	e7da      	b.n	8006d42 <_fflush_r+0x22>
 8006d8c:	08007594 	.word	0x08007594
 8006d90:	080075b4 	.word	0x080075b4
 8006d94:	08007574 	.word	0x08007574

08006d98 <std>:
 8006d98:	2300      	movs	r3, #0
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	e9c0 3300 	strd	r3, r3, [r0]
 8006da2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006da6:	6083      	str	r3, [r0, #8]
 8006da8:	8181      	strh	r1, [r0, #12]
 8006daa:	6643      	str	r3, [r0, #100]	; 0x64
 8006dac:	81c2      	strh	r2, [r0, #14]
 8006dae:	6183      	str	r3, [r0, #24]
 8006db0:	4619      	mov	r1, r3
 8006db2:	2208      	movs	r2, #8
 8006db4:	305c      	adds	r0, #92	; 0x5c
 8006db6:	f7ff fb73 	bl	80064a0 <memset>
 8006dba:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <std+0x38>)
 8006dbc:	6224      	str	r4, [r4, #32]
 8006dbe:	6263      	str	r3, [r4, #36]	; 0x24
 8006dc0:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <std+0x3c>)
 8006dc2:	62a3      	str	r3, [r4, #40]	; 0x28
 8006dc4:	4b04      	ldr	r3, [pc, #16]	; (8006dd8 <std+0x40>)
 8006dc6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006dc8:	4b04      	ldr	r3, [pc, #16]	; (8006ddc <std+0x44>)
 8006dca:	6323      	str	r3, [r4, #48]	; 0x30
 8006dcc:	bd10      	pop	{r4, pc}
 8006dce:	bf00      	nop
 8006dd0:	080072d1 	.word	0x080072d1
 8006dd4:	080072f3 	.word	0x080072f3
 8006dd8:	0800732b 	.word	0x0800732b
 8006ddc:	0800734f 	.word	0x0800734f

08006de0 <_cleanup_r>:
 8006de0:	4901      	ldr	r1, [pc, #4]	; (8006de8 <_cleanup_r+0x8>)
 8006de2:	f000 b8af 	b.w	8006f44 <_fwalk_reent>
 8006de6:	bf00      	nop
 8006de8:	08006d21 	.word	0x08006d21

08006dec <__sfmoreglue>:
 8006dec:	2268      	movs	r2, #104	; 0x68
 8006dee:	b570      	push	{r4, r5, r6, lr}
 8006df0:	1e4d      	subs	r5, r1, #1
 8006df2:	4355      	muls	r5, r2
 8006df4:	460e      	mov	r6, r1
 8006df6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dfa:	f000 f9a1 	bl	8007140 <_malloc_r>
 8006dfe:	4604      	mov	r4, r0
 8006e00:	b140      	cbz	r0, 8006e14 <__sfmoreglue+0x28>
 8006e02:	2100      	movs	r1, #0
 8006e04:	e9c0 1600 	strd	r1, r6, [r0]
 8006e08:	300c      	adds	r0, #12
 8006e0a:	60a0      	str	r0, [r4, #8]
 8006e0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e10:	f7ff fb46 	bl	80064a0 <memset>
 8006e14:	4620      	mov	r0, r4
 8006e16:	bd70      	pop	{r4, r5, r6, pc}

08006e18 <__sfp_lock_acquire>:
 8006e18:	4801      	ldr	r0, [pc, #4]	; (8006e20 <__sfp_lock_acquire+0x8>)
 8006e1a:	f000 b8b3 	b.w	8006f84 <__retarget_lock_acquire_recursive>
 8006e1e:	bf00      	nop
 8006e20:	200002f9 	.word	0x200002f9

08006e24 <__sfp_lock_release>:
 8006e24:	4801      	ldr	r0, [pc, #4]	; (8006e2c <__sfp_lock_release+0x8>)
 8006e26:	f000 b8ae 	b.w	8006f86 <__retarget_lock_release_recursive>
 8006e2a:	bf00      	nop
 8006e2c:	200002f9 	.word	0x200002f9

08006e30 <__sinit_lock_acquire>:
 8006e30:	4801      	ldr	r0, [pc, #4]	; (8006e38 <__sinit_lock_acquire+0x8>)
 8006e32:	f000 b8a7 	b.w	8006f84 <__retarget_lock_acquire_recursive>
 8006e36:	bf00      	nop
 8006e38:	200002fa 	.word	0x200002fa

08006e3c <__sinit_lock_release>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	; (8006e44 <__sinit_lock_release+0x8>)
 8006e3e:	f000 b8a2 	b.w	8006f86 <__retarget_lock_release_recursive>
 8006e42:	bf00      	nop
 8006e44:	200002fa 	.word	0x200002fa

08006e48 <__sinit>:
 8006e48:	b510      	push	{r4, lr}
 8006e4a:	4604      	mov	r4, r0
 8006e4c:	f7ff fff0 	bl	8006e30 <__sinit_lock_acquire>
 8006e50:	69a3      	ldr	r3, [r4, #24]
 8006e52:	b11b      	cbz	r3, 8006e5c <__sinit+0x14>
 8006e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e58:	f7ff bff0 	b.w	8006e3c <__sinit_lock_release>
 8006e5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e60:	6523      	str	r3, [r4, #80]	; 0x50
 8006e62:	4b13      	ldr	r3, [pc, #76]	; (8006eb0 <__sinit+0x68>)
 8006e64:	4a13      	ldr	r2, [pc, #76]	; (8006eb4 <__sinit+0x6c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e6a:	42a3      	cmp	r3, r4
 8006e6c:	bf08      	it	eq
 8006e6e:	2301      	moveq	r3, #1
 8006e70:	4620      	mov	r0, r4
 8006e72:	bf08      	it	eq
 8006e74:	61a3      	streq	r3, [r4, #24]
 8006e76:	f000 f81f 	bl	8006eb8 <__sfp>
 8006e7a:	6060      	str	r0, [r4, #4]
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f000 f81b 	bl	8006eb8 <__sfp>
 8006e82:	60a0      	str	r0, [r4, #8]
 8006e84:	4620      	mov	r0, r4
 8006e86:	f000 f817 	bl	8006eb8 <__sfp>
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	2104      	movs	r1, #4
 8006e8e:	60e0      	str	r0, [r4, #12]
 8006e90:	6860      	ldr	r0, [r4, #4]
 8006e92:	f7ff ff81 	bl	8006d98 <std>
 8006e96:	2201      	movs	r2, #1
 8006e98:	2109      	movs	r1, #9
 8006e9a:	68a0      	ldr	r0, [r4, #8]
 8006e9c:	f7ff ff7c 	bl	8006d98 <std>
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	2112      	movs	r1, #18
 8006ea4:	68e0      	ldr	r0, [r4, #12]
 8006ea6:	f7ff ff77 	bl	8006d98 <std>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	61a3      	str	r3, [r4, #24]
 8006eae:	e7d1      	b.n	8006e54 <__sinit+0xc>
 8006eb0:	0800753c 	.word	0x0800753c
 8006eb4:	08006de1 	.word	0x08006de1

08006eb8 <__sfp>:
 8006eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eba:	4607      	mov	r7, r0
 8006ebc:	f7ff ffac 	bl	8006e18 <__sfp_lock_acquire>
 8006ec0:	4b1e      	ldr	r3, [pc, #120]	; (8006f3c <__sfp+0x84>)
 8006ec2:	681e      	ldr	r6, [r3, #0]
 8006ec4:	69b3      	ldr	r3, [r6, #24]
 8006ec6:	b913      	cbnz	r3, 8006ece <__sfp+0x16>
 8006ec8:	4630      	mov	r0, r6
 8006eca:	f7ff ffbd 	bl	8006e48 <__sinit>
 8006ece:	3648      	adds	r6, #72	; 0x48
 8006ed0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	d503      	bpl.n	8006ee0 <__sfp+0x28>
 8006ed8:	6833      	ldr	r3, [r6, #0]
 8006eda:	b30b      	cbz	r3, 8006f20 <__sfp+0x68>
 8006edc:	6836      	ldr	r6, [r6, #0]
 8006ede:	e7f7      	b.n	8006ed0 <__sfp+0x18>
 8006ee0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ee4:	b9d5      	cbnz	r5, 8006f1c <__sfp+0x64>
 8006ee6:	4b16      	ldr	r3, [pc, #88]	; (8006f40 <__sfp+0x88>)
 8006ee8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006eec:	60e3      	str	r3, [r4, #12]
 8006eee:	6665      	str	r5, [r4, #100]	; 0x64
 8006ef0:	f000 f847 	bl	8006f82 <__retarget_lock_init_recursive>
 8006ef4:	f7ff ff96 	bl	8006e24 <__sfp_lock_release>
 8006ef8:	2208      	movs	r2, #8
 8006efa:	4629      	mov	r1, r5
 8006efc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f04:	6025      	str	r5, [r4, #0]
 8006f06:	61a5      	str	r5, [r4, #24]
 8006f08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f0c:	f7ff fac8 	bl	80064a0 <memset>
 8006f10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f18:	4620      	mov	r0, r4
 8006f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f1c:	3468      	adds	r4, #104	; 0x68
 8006f1e:	e7d9      	b.n	8006ed4 <__sfp+0x1c>
 8006f20:	2104      	movs	r1, #4
 8006f22:	4638      	mov	r0, r7
 8006f24:	f7ff ff62 	bl	8006dec <__sfmoreglue>
 8006f28:	4604      	mov	r4, r0
 8006f2a:	6030      	str	r0, [r6, #0]
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d1d5      	bne.n	8006edc <__sfp+0x24>
 8006f30:	f7ff ff78 	bl	8006e24 <__sfp_lock_release>
 8006f34:	230c      	movs	r3, #12
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	e7ee      	b.n	8006f18 <__sfp+0x60>
 8006f3a:	bf00      	nop
 8006f3c:	0800753c 	.word	0x0800753c
 8006f40:	ffff0001 	.word	0xffff0001

08006f44 <_fwalk_reent>:
 8006f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f48:	4606      	mov	r6, r0
 8006f4a:	4688      	mov	r8, r1
 8006f4c:	2700      	movs	r7, #0
 8006f4e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f56:	f1b9 0901 	subs.w	r9, r9, #1
 8006f5a:	d505      	bpl.n	8006f68 <_fwalk_reent+0x24>
 8006f5c:	6824      	ldr	r4, [r4, #0]
 8006f5e:	2c00      	cmp	r4, #0
 8006f60:	d1f7      	bne.n	8006f52 <_fwalk_reent+0xe>
 8006f62:	4638      	mov	r0, r7
 8006f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f68:	89ab      	ldrh	r3, [r5, #12]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d907      	bls.n	8006f7e <_fwalk_reent+0x3a>
 8006f6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f72:	3301      	adds	r3, #1
 8006f74:	d003      	beq.n	8006f7e <_fwalk_reent+0x3a>
 8006f76:	4629      	mov	r1, r5
 8006f78:	4630      	mov	r0, r6
 8006f7a:	47c0      	blx	r8
 8006f7c:	4307      	orrs	r7, r0
 8006f7e:	3568      	adds	r5, #104	; 0x68
 8006f80:	e7e9      	b.n	8006f56 <_fwalk_reent+0x12>

08006f82 <__retarget_lock_init_recursive>:
 8006f82:	4770      	bx	lr

08006f84 <__retarget_lock_acquire_recursive>:
 8006f84:	4770      	bx	lr

08006f86 <__retarget_lock_release_recursive>:
 8006f86:	4770      	bx	lr

08006f88 <__swhatbuf_r>:
 8006f88:	b570      	push	{r4, r5, r6, lr}
 8006f8a:	460e      	mov	r6, r1
 8006f8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f90:	4614      	mov	r4, r2
 8006f92:	2900      	cmp	r1, #0
 8006f94:	461d      	mov	r5, r3
 8006f96:	b096      	sub	sp, #88	; 0x58
 8006f98:	da08      	bge.n	8006fac <__swhatbuf_r+0x24>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006fa0:	602a      	str	r2, [r5, #0]
 8006fa2:	061a      	lsls	r2, r3, #24
 8006fa4:	d410      	bmi.n	8006fc8 <__swhatbuf_r+0x40>
 8006fa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006faa:	e00e      	b.n	8006fca <__swhatbuf_r+0x42>
 8006fac:	466a      	mov	r2, sp
 8006fae:	f000 f9f5 	bl	800739c <_fstat_r>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	dbf1      	blt.n	8006f9a <__swhatbuf_r+0x12>
 8006fb6:	9a01      	ldr	r2, [sp, #4]
 8006fb8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006fbc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006fc0:	425a      	negs	r2, r3
 8006fc2:	415a      	adcs	r2, r3
 8006fc4:	602a      	str	r2, [r5, #0]
 8006fc6:	e7ee      	b.n	8006fa6 <__swhatbuf_r+0x1e>
 8006fc8:	2340      	movs	r3, #64	; 0x40
 8006fca:	2000      	movs	r0, #0
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	b016      	add	sp, #88	; 0x58
 8006fd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006fd4 <__smakebuf_r>:
 8006fd4:	898b      	ldrh	r3, [r1, #12]
 8006fd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006fd8:	079d      	lsls	r5, r3, #30
 8006fda:	4606      	mov	r6, r0
 8006fdc:	460c      	mov	r4, r1
 8006fde:	d507      	bpl.n	8006ff0 <__smakebuf_r+0x1c>
 8006fe0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	6123      	str	r3, [r4, #16]
 8006fe8:	2301      	movs	r3, #1
 8006fea:	6163      	str	r3, [r4, #20]
 8006fec:	b002      	add	sp, #8
 8006fee:	bd70      	pop	{r4, r5, r6, pc}
 8006ff0:	466a      	mov	r2, sp
 8006ff2:	ab01      	add	r3, sp, #4
 8006ff4:	f7ff ffc8 	bl	8006f88 <__swhatbuf_r>
 8006ff8:	9900      	ldr	r1, [sp, #0]
 8006ffa:	4605      	mov	r5, r0
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	f000 f89f 	bl	8007140 <_malloc_r>
 8007002:	b948      	cbnz	r0, 8007018 <__smakebuf_r+0x44>
 8007004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007008:	059a      	lsls	r2, r3, #22
 800700a:	d4ef      	bmi.n	8006fec <__smakebuf_r+0x18>
 800700c:	f023 0303 	bic.w	r3, r3, #3
 8007010:	f043 0302 	orr.w	r3, r3, #2
 8007014:	81a3      	strh	r3, [r4, #12]
 8007016:	e7e3      	b.n	8006fe0 <__smakebuf_r+0xc>
 8007018:	4b0d      	ldr	r3, [pc, #52]	; (8007050 <__smakebuf_r+0x7c>)
 800701a:	62b3      	str	r3, [r6, #40]	; 0x28
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	6020      	str	r0, [r4, #0]
 8007020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007024:	81a3      	strh	r3, [r4, #12]
 8007026:	9b00      	ldr	r3, [sp, #0]
 8007028:	6120      	str	r0, [r4, #16]
 800702a:	6163      	str	r3, [r4, #20]
 800702c:	9b01      	ldr	r3, [sp, #4]
 800702e:	b15b      	cbz	r3, 8007048 <__smakebuf_r+0x74>
 8007030:	4630      	mov	r0, r6
 8007032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007036:	f000 f9c3 	bl	80073c0 <_isatty_r>
 800703a:	b128      	cbz	r0, 8007048 <__smakebuf_r+0x74>
 800703c:	89a3      	ldrh	r3, [r4, #12]
 800703e:	f023 0303 	bic.w	r3, r3, #3
 8007042:	f043 0301 	orr.w	r3, r3, #1
 8007046:	81a3      	strh	r3, [r4, #12]
 8007048:	89a0      	ldrh	r0, [r4, #12]
 800704a:	4305      	orrs	r5, r0
 800704c:	81a5      	strh	r5, [r4, #12]
 800704e:	e7cd      	b.n	8006fec <__smakebuf_r+0x18>
 8007050:	08006de1 	.word	0x08006de1

08007054 <memchr>:
 8007054:	4603      	mov	r3, r0
 8007056:	b510      	push	{r4, lr}
 8007058:	b2c9      	uxtb	r1, r1
 800705a:	4402      	add	r2, r0
 800705c:	4293      	cmp	r3, r2
 800705e:	4618      	mov	r0, r3
 8007060:	d101      	bne.n	8007066 <memchr+0x12>
 8007062:	2000      	movs	r0, #0
 8007064:	e003      	b.n	800706e <memchr+0x1a>
 8007066:	7804      	ldrb	r4, [r0, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	428c      	cmp	r4, r1
 800706c:	d1f6      	bne.n	800705c <memchr+0x8>
 800706e:	bd10      	pop	{r4, pc}

08007070 <_free_r>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4605      	mov	r5, r0
 8007074:	2900      	cmp	r1, #0
 8007076:	d040      	beq.n	80070fa <_free_r+0x8a>
 8007078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800707c:	1f0c      	subs	r4, r1, #4
 800707e:	2b00      	cmp	r3, #0
 8007080:	bfb8      	it	lt
 8007082:	18e4      	addlt	r4, r4, r3
 8007084:	f000 f9be 	bl	8007404 <__malloc_lock>
 8007088:	4a1c      	ldr	r2, [pc, #112]	; (80070fc <_free_r+0x8c>)
 800708a:	6813      	ldr	r3, [r2, #0]
 800708c:	b933      	cbnz	r3, 800709c <_free_r+0x2c>
 800708e:	6063      	str	r3, [r4, #4]
 8007090:	6014      	str	r4, [r2, #0]
 8007092:	4628      	mov	r0, r5
 8007094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007098:	f000 b9ba 	b.w	8007410 <__malloc_unlock>
 800709c:	42a3      	cmp	r3, r4
 800709e:	d908      	bls.n	80070b2 <_free_r+0x42>
 80070a0:	6820      	ldr	r0, [r4, #0]
 80070a2:	1821      	adds	r1, r4, r0
 80070a4:	428b      	cmp	r3, r1
 80070a6:	bf01      	itttt	eq
 80070a8:	6819      	ldreq	r1, [r3, #0]
 80070aa:	685b      	ldreq	r3, [r3, #4]
 80070ac:	1809      	addeq	r1, r1, r0
 80070ae:	6021      	streq	r1, [r4, #0]
 80070b0:	e7ed      	b.n	800708e <_free_r+0x1e>
 80070b2:	461a      	mov	r2, r3
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	b10b      	cbz	r3, 80070bc <_free_r+0x4c>
 80070b8:	42a3      	cmp	r3, r4
 80070ba:	d9fa      	bls.n	80070b2 <_free_r+0x42>
 80070bc:	6811      	ldr	r1, [r2, #0]
 80070be:	1850      	adds	r0, r2, r1
 80070c0:	42a0      	cmp	r0, r4
 80070c2:	d10b      	bne.n	80070dc <_free_r+0x6c>
 80070c4:	6820      	ldr	r0, [r4, #0]
 80070c6:	4401      	add	r1, r0
 80070c8:	1850      	adds	r0, r2, r1
 80070ca:	4283      	cmp	r3, r0
 80070cc:	6011      	str	r1, [r2, #0]
 80070ce:	d1e0      	bne.n	8007092 <_free_r+0x22>
 80070d0:	6818      	ldr	r0, [r3, #0]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	4401      	add	r1, r0
 80070d6:	6011      	str	r1, [r2, #0]
 80070d8:	6053      	str	r3, [r2, #4]
 80070da:	e7da      	b.n	8007092 <_free_r+0x22>
 80070dc:	d902      	bls.n	80070e4 <_free_r+0x74>
 80070de:	230c      	movs	r3, #12
 80070e0:	602b      	str	r3, [r5, #0]
 80070e2:	e7d6      	b.n	8007092 <_free_r+0x22>
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	1821      	adds	r1, r4, r0
 80070e8:	428b      	cmp	r3, r1
 80070ea:	bf01      	itttt	eq
 80070ec:	6819      	ldreq	r1, [r3, #0]
 80070ee:	685b      	ldreq	r3, [r3, #4]
 80070f0:	1809      	addeq	r1, r1, r0
 80070f2:	6021      	streq	r1, [r4, #0]
 80070f4:	6063      	str	r3, [r4, #4]
 80070f6:	6054      	str	r4, [r2, #4]
 80070f8:	e7cb      	b.n	8007092 <_free_r+0x22>
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
 80070fc:	200002fc 	.word	0x200002fc

08007100 <sbrk_aligned>:
 8007100:	b570      	push	{r4, r5, r6, lr}
 8007102:	4e0e      	ldr	r6, [pc, #56]	; (800713c <sbrk_aligned+0x3c>)
 8007104:	460c      	mov	r4, r1
 8007106:	6831      	ldr	r1, [r6, #0]
 8007108:	4605      	mov	r5, r0
 800710a:	b911      	cbnz	r1, 8007112 <sbrk_aligned+0x12>
 800710c:	f000 f88c 	bl	8007228 <_sbrk_r>
 8007110:	6030      	str	r0, [r6, #0]
 8007112:	4621      	mov	r1, r4
 8007114:	4628      	mov	r0, r5
 8007116:	f000 f887 	bl	8007228 <_sbrk_r>
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	d00a      	beq.n	8007134 <sbrk_aligned+0x34>
 800711e:	1cc4      	adds	r4, r0, #3
 8007120:	f024 0403 	bic.w	r4, r4, #3
 8007124:	42a0      	cmp	r0, r4
 8007126:	d007      	beq.n	8007138 <sbrk_aligned+0x38>
 8007128:	1a21      	subs	r1, r4, r0
 800712a:	4628      	mov	r0, r5
 800712c:	f000 f87c 	bl	8007228 <_sbrk_r>
 8007130:	3001      	adds	r0, #1
 8007132:	d101      	bne.n	8007138 <sbrk_aligned+0x38>
 8007134:	f04f 34ff 	mov.w	r4, #4294967295
 8007138:	4620      	mov	r0, r4
 800713a:	bd70      	pop	{r4, r5, r6, pc}
 800713c:	20000300 	.word	0x20000300

08007140 <_malloc_r>:
 8007140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007144:	1ccd      	adds	r5, r1, #3
 8007146:	f025 0503 	bic.w	r5, r5, #3
 800714a:	3508      	adds	r5, #8
 800714c:	2d0c      	cmp	r5, #12
 800714e:	bf38      	it	cc
 8007150:	250c      	movcc	r5, #12
 8007152:	2d00      	cmp	r5, #0
 8007154:	4607      	mov	r7, r0
 8007156:	db01      	blt.n	800715c <_malloc_r+0x1c>
 8007158:	42a9      	cmp	r1, r5
 800715a:	d905      	bls.n	8007168 <_malloc_r+0x28>
 800715c:	230c      	movs	r3, #12
 800715e:	2600      	movs	r6, #0
 8007160:	603b      	str	r3, [r7, #0]
 8007162:	4630      	mov	r0, r6
 8007164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007168:	4e2e      	ldr	r6, [pc, #184]	; (8007224 <_malloc_r+0xe4>)
 800716a:	f000 f94b 	bl	8007404 <__malloc_lock>
 800716e:	6833      	ldr	r3, [r6, #0]
 8007170:	461c      	mov	r4, r3
 8007172:	bb34      	cbnz	r4, 80071c2 <_malloc_r+0x82>
 8007174:	4629      	mov	r1, r5
 8007176:	4638      	mov	r0, r7
 8007178:	f7ff ffc2 	bl	8007100 <sbrk_aligned>
 800717c:	1c43      	adds	r3, r0, #1
 800717e:	4604      	mov	r4, r0
 8007180:	d14d      	bne.n	800721e <_malloc_r+0xde>
 8007182:	6834      	ldr	r4, [r6, #0]
 8007184:	4626      	mov	r6, r4
 8007186:	2e00      	cmp	r6, #0
 8007188:	d140      	bne.n	800720c <_malloc_r+0xcc>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	4631      	mov	r1, r6
 800718e:	4638      	mov	r0, r7
 8007190:	eb04 0803 	add.w	r8, r4, r3
 8007194:	f000 f848 	bl	8007228 <_sbrk_r>
 8007198:	4580      	cmp	r8, r0
 800719a:	d13a      	bne.n	8007212 <_malloc_r+0xd2>
 800719c:	6821      	ldr	r1, [r4, #0]
 800719e:	3503      	adds	r5, #3
 80071a0:	1a6d      	subs	r5, r5, r1
 80071a2:	f025 0503 	bic.w	r5, r5, #3
 80071a6:	3508      	adds	r5, #8
 80071a8:	2d0c      	cmp	r5, #12
 80071aa:	bf38      	it	cc
 80071ac:	250c      	movcc	r5, #12
 80071ae:	4638      	mov	r0, r7
 80071b0:	4629      	mov	r1, r5
 80071b2:	f7ff ffa5 	bl	8007100 <sbrk_aligned>
 80071b6:	3001      	adds	r0, #1
 80071b8:	d02b      	beq.n	8007212 <_malloc_r+0xd2>
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	442b      	add	r3, r5
 80071be:	6023      	str	r3, [r4, #0]
 80071c0:	e00e      	b.n	80071e0 <_malloc_r+0xa0>
 80071c2:	6822      	ldr	r2, [r4, #0]
 80071c4:	1b52      	subs	r2, r2, r5
 80071c6:	d41e      	bmi.n	8007206 <_malloc_r+0xc6>
 80071c8:	2a0b      	cmp	r2, #11
 80071ca:	d916      	bls.n	80071fa <_malloc_r+0xba>
 80071cc:	1961      	adds	r1, r4, r5
 80071ce:	42a3      	cmp	r3, r4
 80071d0:	6025      	str	r5, [r4, #0]
 80071d2:	bf18      	it	ne
 80071d4:	6059      	strne	r1, [r3, #4]
 80071d6:	6863      	ldr	r3, [r4, #4]
 80071d8:	bf08      	it	eq
 80071da:	6031      	streq	r1, [r6, #0]
 80071dc:	5162      	str	r2, [r4, r5]
 80071de:	604b      	str	r3, [r1, #4]
 80071e0:	4638      	mov	r0, r7
 80071e2:	f104 060b 	add.w	r6, r4, #11
 80071e6:	f000 f913 	bl	8007410 <__malloc_unlock>
 80071ea:	f026 0607 	bic.w	r6, r6, #7
 80071ee:	1d23      	adds	r3, r4, #4
 80071f0:	1af2      	subs	r2, r6, r3
 80071f2:	d0b6      	beq.n	8007162 <_malloc_r+0x22>
 80071f4:	1b9b      	subs	r3, r3, r6
 80071f6:	50a3      	str	r3, [r4, r2]
 80071f8:	e7b3      	b.n	8007162 <_malloc_r+0x22>
 80071fa:	6862      	ldr	r2, [r4, #4]
 80071fc:	42a3      	cmp	r3, r4
 80071fe:	bf0c      	ite	eq
 8007200:	6032      	streq	r2, [r6, #0]
 8007202:	605a      	strne	r2, [r3, #4]
 8007204:	e7ec      	b.n	80071e0 <_malloc_r+0xa0>
 8007206:	4623      	mov	r3, r4
 8007208:	6864      	ldr	r4, [r4, #4]
 800720a:	e7b2      	b.n	8007172 <_malloc_r+0x32>
 800720c:	4634      	mov	r4, r6
 800720e:	6876      	ldr	r6, [r6, #4]
 8007210:	e7b9      	b.n	8007186 <_malloc_r+0x46>
 8007212:	230c      	movs	r3, #12
 8007214:	4638      	mov	r0, r7
 8007216:	603b      	str	r3, [r7, #0]
 8007218:	f000 f8fa 	bl	8007410 <__malloc_unlock>
 800721c:	e7a1      	b.n	8007162 <_malloc_r+0x22>
 800721e:	6025      	str	r5, [r4, #0]
 8007220:	e7de      	b.n	80071e0 <_malloc_r+0xa0>
 8007222:	bf00      	nop
 8007224:	200002fc 	.word	0x200002fc

08007228 <_sbrk_r>:
 8007228:	b538      	push	{r3, r4, r5, lr}
 800722a:	2300      	movs	r3, #0
 800722c:	4d05      	ldr	r5, [pc, #20]	; (8007244 <_sbrk_r+0x1c>)
 800722e:	4604      	mov	r4, r0
 8007230:	4608      	mov	r0, r1
 8007232:	602b      	str	r3, [r5, #0]
 8007234:	f7fa fb9e 	bl	8001974 <_sbrk>
 8007238:	1c43      	adds	r3, r0, #1
 800723a:	d102      	bne.n	8007242 <_sbrk_r+0x1a>
 800723c:	682b      	ldr	r3, [r5, #0]
 800723e:	b103      	cbz	r3, 8007242 <_sbrk_r+0x1a>
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	bd38      	pop	{r3, r4, r5, pc}
 8007244:	20000304 	.word	0x20000304

08007248 <_raise_r>:
 8007248:	291f      	cmp	r1, #31
 800724a:	b538      	push	{r3, r4, r5, lr}
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	d904      	bls.n	800725c <_raise_r+0x14>
 8007252:	2316      	movs	r3, #22
 8007254:	6003      	str	r3, [r0, #0]
 8007256:	f04f 30ff 	mov.w	r0, #4294967295
 800725a:	bd38      	pop	{r3, r4, r5, pc}
 800725c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800725e:	b112      	cbz	r2, 8007266 <_raise_r+0x1e>
 8007260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007264:	b94b      	cbnz	r3, 800727a <_raise_r+0x32>
 8007266:	4620      	mov	r0, r4
 8007268:	f000 f830 	bl	80072cc <_getpid_r>
 800726c:	462a      	mov	r2, r5
 800726e:	4601      	mov	r1, r0
 8007270:	4620      	mov	r0, r4
 8007272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007276:	f000 b817 	b.w	80072a8 <_kill_r>
 800727a:	2b01      	cmp	r3, #1
 800727c:	d00a      	beq.n	8007294 <_raise_r+0x4c>
 800727e:	1c59      	adds	r1, r3, #1
 8007280:	d103      	bne.n	800728a <_raise_r+0x42>
 8007282:	2316      	movs	r3, #22
 8007284:	6003      	str	r3, [r0, #0]
 8007286:	2001      	movs	r0, #1
 8007288:	e7e7      	b.n	800725a <_raise_r+0x12>
 800728a:	2400      	movs	r4, #0
 800728c:	4628      	mov	r0, r5
 800728e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007292:	4798      	blx	r3
 8007294:	2000      	movs	r0, #0
 8007296:	e7e0      	b.n	800725a <_raise_r+0x12>

08007298 <raise>:
 8007298:	4b02      	ldr	r3, [pc, #8]	; (80072a4 <raise+0xc>)
 800729a:	4601      	mov	r1, r0
 800729c:	6818      	ldr	r0, [r3, #0]
 800729e:	f7ff bfd3 	b.w	8007248 <_raise_r>
 80072a2:	bf00      	nop
 80072a4:	20000084 	.word	0x20000084

080072a8 <_kill_r>:
 80072a8:	b538      	push	{r3, r4, r5, lr}
 80072aa:	2300      	movs	r3, #0
 80072ac:	4d06      	ldr	r5, [pc, #24]	; (80072c8 <_kill_r+0x20>)
 80072ae:	4604      	mov	r4, r0
 80072b0:	4608      	mov	r0, r1
 80072b2:	4611      	mov	r1, r2
 80072b4:	602b      	str	r3, [r5, #0]
 80072b6:	f7fa fada 	bl	800186e <_kill>
 80072ba:	1c43      	adds	r3, r0, #1
 80072bc:	d102      	bne.n	80072c4 <_kill_r+0x1c>
 80072be:	682b      	ldr	r3, [r5, #0]
 80072c0:	b103      	cbz	r3, 80072c4 <_kill_r+0x1c>
 80072c2:	6023      	str	r3, [r4, #0]
 80072c4:	bd38      	pop	{r3, r4, r5, pc}
 80072c6:	bf00      	nop
 80072c8:	20000304 	.word	0x20000304

080072cc <_getpid_r>:
 80072cc:	f7fa bac8 	b.w	8001860 <_getpid>

080072d0 <__sread>:
 80072d0:	b510      	push	{r4, lr}
 80072d2:	460c      	mov	r4, r1
 80072d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d8:	f000 f8a0 	bl	800741c <_read_r>
 80072dc:	2800      	cmp	r0, #0
 80072de:	bfab      	itete	ge
 80072e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072e2:	89a3      	ldrhlt	r3, [r4, #12]
 80072e4:	181b      	addge	r3, r3, r0
 80072e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072ea:	bfac      	ite	ge
 80072ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80072ee:	81a3      	strhlt	r3, [r4, #12]
 80072f0:	bd10      	pop	{r4, pc}

080072f2 <__swrite>:
 80072f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072f6:	461f      	mov	r7, r3
 80072f8:	898b      	ldrh	r3, [r1, #12]
 80072fa:	4605      	mov	r5, r0
 80072fc:	05db      	lsls	r3, r3, #23
 80072fe:	460c      	mov	r4, r1
 8007300:	4616      	mov	r6, r2
 8007302:	d505      	bpl.n	8007310 <__swrite+0x1e>
 8007304:	2302      	movs	r3, #2
 8007306:	2200      	movs	r2, #0
 8007308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800730c:	f000 f868 	bl	80073e0 <_lseek_r>
 8007310:	89a3      	ldrh	r3, [r4, #12]
 8007312:	4632      	mov	r2, r6
 8007314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	4628      	mov	r0, r5
 800731c:	463b      	mov	r3, r7
 800731e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007322:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007326:	f000 b817 	b.w	8007358 <_write_r>

0800732a <__sseek>:
 800732a:	b510      	push	{r4, lr}
 800732c:	460c      	mov	r4, r1
 800732e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007332:	f000 f855 	bl	80073e0 <_lseek_r>
 8007336:	1c43      	adds	r3, r0, #1
 8007338:	89a3      	ldrh	r3, [r4, #12]
 800733a:	bf15      	itete	ne
 800733c:	6560      	strne	r0, [r4, #84]	; 0x54
 800733e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007342:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007346:	81a3      	strheq	r3, [r4, #12]
 8007348:	bf18      	it	ne
 800734a:	81a3      	strhne	r3, [r4, #12]
 800734c:	bd10      	pop	{r4, pc}

0800734e <__sclose>:
 800734e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007352:	f000 b813 	b.w	800737c <_close_r>
	...

08007358 <_write_r>:
 8007358:	b538      	push	{r3, r4, r5, lr}
 800735a:	4604      	mov	r4, r0
 800735c:	4608      	mov	r0, r1
 800735e:	4611      	mov	r1, r2
 8007360:	2200      	movs	r2, #0
 8007362:	4d05      	ldr	r5, [pc, #20]	; (8007378 <_write_r+0x20>)
 8007364:	602a      	str	r2, [r5, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	f7fa fab8 	bl	80018dc <_write>
 800736c:	1c43      	adds	r3, r0, #1
 800736e:	d102      	bne.n	8007376 <_write_r+0x1e>
 8007370:	682b      	ldr	r3, [r5, #0]
 8007372:	b103      	cbz	r3, 8007376 <_write_r+0x1e>
 8007374:	6023      	str	r3, [r4, #0]
 8007376:	bd38      	pop	{r3, r4, r5, pc}
 8007378:	20000304 	.word	0x20000304

0800737c <_close_r>:
 800737c:	b538      	push	{r3, r4, r5, lr}
 800737e:	2300      	movs	r3, #0
 8007380:	4d05      	ldr	r5, [pc, #20]	; (8007398 <_close_r+0x1c>)
 8007382:	4604      	mov	r4, r0
 8007384:	4608      	mov	r0, r1
 8007386:	602b      	str	r3, [r5, #0]
 8007388:	f7fa fac4 	bl	8001914 <_close>
 800738c:	1c43      	adds	r3, r0, #1
 800738e:	d102      	bne.n	8007396 <_close_r+0x1a>
 8007390:	682b      	ldr	r3, [r5, #0]
 8007392:	b103      	cbz	r3, 8007396 <_close_r+0x1a>
 8007394:	6023      	str	r3, [r4, #0]
 8007396:	bd38      	pop	{r3, r4, r5, pc}
 8007398:	20000304 	.word	0x20000304

0800739c <_fstat_r>:
 800739c:	b538      	push	{r3, r4, r5, lr}
 800739e:	2300      	movs	r3, #0
 80073a0:	4d06      	ldr	r5, [pc, #24]	; (80073bc <_fstat_r+0x20>)
 80073a2:	4604      	mov	r4, r0
 80073a4:	4608      	mov	r0, r1
 80073a6:	4611      	mov	r1, r2
 80073a8:	602b      	str	r3, [r5, #0]
 80073aa:	f7fa fabe 	bl	800192a <_fstat>
 80073ae:	1c43      	adds	r3, r0, #1
 80073b0:	d102      	bne.n	80073b8 <_fstat_r+0x1c>
 80073b2:	682b      	ldr	r3, [r5, #0]
 80073b4:	b103      	cbz	r3, 80073b8 <_fstat_r+0x1c>
 80073b6:	6023      	str	r3, [r4, #0]
 80073b8:	bd38      	pop	{r3, r4, r5, pc}
 80073ba:	bf00      	nop
 80073bc:	20000304 	.word	0x20000304

080073c0 <_isatty_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	2300      	movs	r3, #0
 80073c4:	4d05      	ldr	r5, [pc, #20]	; (80073dc <_isatty_r+0x1c>)
 80073c6:	4604      	mov	r4, r0
 80073c8:	4608      	mov	r0, r1
 80073ca:	602b      	str	r3, [r5, #0]
 80073cc:	f7fa fabc 	bl	8001948 <_isatty>
 80073d0:	1c43      	adds	r3, r0, #1
 80073d2:	d102      	bne.n	80073da <_isatty_r+0x1a>
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	b103      	cbz	r3, 80073da <_isatty_r+0x1a>
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	bd38      	pop	{r3, r4, r5, pc}
 80073dc:	20000304 	.word	0x20000304

080073e0 <_lseek_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4604      	mov	r4, r0
 80073e4:	4608      	mov	r0, r1
 80073e6:	4611      	mov	r1, r2
 80073e8:	2200      	movs	r2, #0
 80073ea:	4d05      	ldr	r5, [pc, #20]	; (8007400 <_lseek_r+0x20>)
 80073ec:	602a      	str	r2, [r5, #0]
 80073ee:	461a      	mov	r2, r3
 80073f0:	f7fa fab4 	bl	800195c <_lseek>
 80073f4:	1c43      	adds	r3, r0, #1
 80073f6:	d102      	bne.n	80073fe <_lseek_r+0x1e>
 80073f8:	682b      	ldr	r3, [r5, #0]
 80073fa:	b103      	cbz	r3, 80073fe <_lseek_r+0x1e>
 80073fc:	6023      	str	r3, [r4, #0]
 80073fe:	bd38      	pop	{r3, r4, r5, pc}
 8007400:	20000304 	.word	0x20000304

08007404 <__malloc_lock>:
 8007404:	4801      	ldr	r0, [pc, #4]	; (800740c <__malloc_lock+0x8>)
 8007406:	f7ff bdbd 	b.w	8006f84 <__retarget_lock_acquire_recursive>
 800740a:	bf00      	nop
 800740c:	200002f8 	.word	0x200002f8

08007410 <__malloc_unlock>:
 8007410:	4801      	ldr	r0, [pc, #4]	; (8007418 <__malloc_unlock+0x8>)
 8007412:	f7ff bdb8 	b.w	8006f86 <__retarget_lock_release_recursive>
 8007416:	bf00      	nop
 8007418:	200002f8 	.word	0x200002f8

0800741c <_read_r>:
 800741c:	b538      	push	{r3, r4, r5, lr}
 800741e:	4604      	mov	r4, r0
 8007420:	4608      	mov	r0, r1
 8007422:	4611      	mov	r1, r2
 8007424:	2200      	movs	r2, #0
 8007426:	4d05      	ldr	r5, [pc, #20]	; (800743c <_read_r+0x20>)
 8007428:	602a      	str	r2, [r5, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	f7fa fa39 	bl	80018a2 <_read>
 8007430:	1c43      	adds	r3, r0, #1
 8007432:	d102      	bne.n	800743a <_read_r+0x1e>
 8007434:	682b      	ldr	r3, [r5, #0]
 8007436:	b103      	cbz	r3, 800743a <_read_r+0x1e>
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	bd38      	pop	{r3, r4, r5, pc}
 800743c:	20000304 	.word	0x20000304

08007440 <_init>:
 8007440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007442:	bf00      	nop
 8007444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007446:	bc08      	pop	{r3}
 8007448:	469e      	mov	lr, r3
 800744a:	4770      	bx	lr

0800744c <_fini>:
 800744c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800744e:	bf00      	nop
 8007450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007452:	bc08      	pop	{r3}
 8007454:	469e      	mov	lr, r3
 8007456:	4770      	bx	lr
