<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574685701" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1574685701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574686152" xil_pn:in_ck="4174966173679609779" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1574686152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_2.v"/>
      <outfile xil_pn:name="DReg.v"/>
      <outfile xil_pn:name="EReg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Forward_unit_1.v"/>
      <outfile xil_pn:name="Forward_unit_2.v"/>
      <outfile xil_pn:name="Forward_unit_3.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GetNpc.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MReg.v"/>
      <outfile xil_pn:name="WReg.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux322.v"/>
      <outfile xil_pn:name="mux324.v"/>
      <outfile xil_pn:name="mux328.v"/>
      <outfile xil_pn:name="opt.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1574686173" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1574686173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574686173" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-669574202382193069" xil_pn:start_ts="1574686173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574685703" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1602961657417624119" xil_pn:start_ts="1574685703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574686154" xil_pn:in_ck="4174966173679609779" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1574686154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_2.v"/>
      <outfile xil_pn:name="DReg.v"/>
      <outfile xil_pn:name="EReg.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="Forward_unit_1.v"/>
      <outfile xil_pn:name="Forward_unit_2.v"/>
      <outfile xil_pn:name="Forward_unit_3.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="GetNpc.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MReg.v"/>
      <outfile xil_pn:name="WReg.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux322.v"/>
      <outfile xil_pn:name="mux324.v"/>
      <outfile xil_pn:name="mux328.v"/>
      <outfile xil_pn:name="opt.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1574686179" xil_pn:in_ck="4174966173679609779" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5032469466235713079" xil_pn:start_ts="1574686173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1574686179" xil_pn:in_ck="-5093969816272021258" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5401149997393009990" xil_pn:start_ts="1574686179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
