{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770633426004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770633426004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 11:37:05 2026 " "Processing started: Mon Feb 09 11:37:05 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770633426004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770633426004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_ET1 -c Top_ET1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_ET1 -c Top_ET1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770633426004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770633426475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test-rtl " "Found design unit 1: qysys_test-rtl" {  } { { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427390 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test " "Found entity 1: qysys_test" {  } { { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427398 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_onchip_memory_s1_translator-rtl " "Found design unit 1: qysys_test_onchip_memory_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_onchip_memory_s1_translator " "Found entity 1: qysys_test_onchip_memory_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: qysys_test_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: qysys_test_jtag_uart_avalon_jtag_slave_translator" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_leds_s1_translator-rtl " "Found design unit 1: qysys_test_leds_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_leds_s1_translator " "Found entity 1: qysys_test_leds_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_switches_s1_translator-rtl " "Found design unit 1: qysys_test_switches_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_switches_s1_translator " "Found entity 1: qysys_test_switches_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_instruction_master_translator " "Found entity 1: qysys_test_nios2_qsys_0_instruction_master_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_data_master_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_data_master_translator " "Found entity 1: qysys_test_nios2_qsys_0_data_master_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_irq_mapper " "Found entity 1: qysys_test_irq_mapper" {  } { { "qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427450 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_mux_001 " "Found entity 1: qysys_test_rsp_xbar_mux_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_mux " "Found entity 1: qysys_test_rsp_xbar_mux" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_demux_002 " "Found entity 1: qysys_test_rsp_xbar_demux_002" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_002.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_mux " "Found entity 1: qysys_test_cmd_xbar_mux" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_demux_001 " "Found entity 1: qysys_test_cmd_xbar_demux_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_demux " "Found entity 1: qysys_test_cmd_xbar_demux" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qysys_test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_id_router_002.sv(48) " "Verilog HDL Declaration information at qysys_test_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_id_router_002.sv(49) " "Verilog HDL Declaration information at qysys_test_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_id_router_002_default_decode " "Found entity 1: qysys_test_id_router_002_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427574 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_id_router_002 " "Found entity 2: qysys_test_id_router_002" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_id_router.sv(48) " "Verilog HDL Declaration information at qysys_test_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_id_router.sv(49) " "Verilog HDL Declaration information at qysys_test_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_id_router_default_decode " "Found entity 1: qysys_test_id_router_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427604 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_id_router " "Found entity 2: qysys_test_id_router" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_addr_router_001.sv(48) " "Verilog HDL Declaration information at qysys_test_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_addr_router_001.sv(49) " "Verilog HDL Declaration information at qysys_test_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_addr_router_001_default_decode " "Found entity 1: qysys_test_addr_router_001_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427633 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_addr_router_001 " "Found entity 2: qysys_test_addr_router_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_addr_router.sv(48) " "Verilog HDL Declaration information at qysys_test_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_addr_router.sv(49) " "Verilog HDL Declaration information at qysys_test_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770633427640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_addr_router_default_decode " "Found entity 1: qysys_test_addr_router_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427641 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_addr_router " "Found entity 2: qysys_test_addr_router" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_jtag_uart_sim_scfifo_w " "Found entity 1: qysys_test_jtag_uart_sim_scfifo_w" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_jtag_uart_scfifo_w " "Found entity 2: qysys_test_jtag_uart_scfifo_w" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""} { "Info" "ISGN_ENTITY_NAME" "3 qysys_test_jtag_uart_sim_scfifo_r " "Found entity 3: qysys_test_jtag_uart_sim_scfifo_r" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""} { "Info" "ISGN_ENTITY_NAME" "4 qysys_test_jtag_uart_scfifo_r " "Found entity 4: qysys_test_jtag_uart_scfifo_r" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""} { "Info" "ISGN_ENTITY_NAME" "5 qysys_test_jtag_uart " "Found entity 5: qysys_test_jtag_uart" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_LEDs " "Found entity 1: qysys_test_LEDs" {  } { { "qysys_test/synthesis/submodules/qysys_test_LEDs.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_switches " "Found entity 1: qysys_test_switches" {  } { { "qysys_test/synthesis/submodules/qysys_test_switches.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_onchip_memory " "Found entity 1: qysys_test_onchip_memory" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_register_bank_a_module " "Found entity 1: qysys_test_nios2_qsys_0_register_bank_a_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_nios2_qsys_0_register_bank_b_module " "Found entity 2: qysys_test_nios2_qsys_0_register_bank_b_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "3 qysys_test_nios2_qsys_0_nios2_oci_debug " "Found entity 3: qysys_test_nios2_qsys_0_nios2_oci_debug" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "4 qysys_test_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: qysys_test_nios2_qsys_0_ociram_sp_ram_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "5 qysys_test_nios2_qsys_0_nios2_ocimem " "Found entity 5: qysys_test_nios2_qsys_0_nios2_ocimem" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "6 qysys_test_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: qysys_test_nios2_qsys_0_nios2_avalon_reg" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "7 qysys_test_nios2_qsys_0_nios2_oci_break " "Found entity 7: qysys_test_nios2_qsys_0_nios2_oci_break" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "8 qysys_test_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: qysys_test_nios2_qsys_0_nios2_oci_xbrk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "9 qysys_test_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: qysys_test_nios2_qsys_0_nios2_oci_dbrk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "10 qysys_test_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: qysys_test_nios2_qsys_0_nios2_oci_itrace" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "11 qysys_test_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: qysys_test_nios2_qsys_0_nios2_oci_td_mode" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "12 qysys_test_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: qysys_test_nios2_qsys_0_nios2_oci_dtrace" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "13 qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "14 qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "15 qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "16 qysys_test_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: qysys_test_nios2_qsys_0_nios2_oci_fifo" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "17 qysys_test_nios2_qsys_0_nios2_oci_pib " "Found entity 17: qysys_test_nios2_qsys_0_nios2_oci_pib" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "18 qysys_test_nios2_qsys_0_nios2_oci_im " "Found entity 18: qysys_test_nios2_qsys_0_nios2_oci_im" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "19 qysys_test_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: qysys_test_nios2_qsys_0_nios2_performance_monitors" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "20 qysys_test_nios2_qsys_0_nios2_oci " "Found entity 20: qysys_test_nios2_qsys_0_nios2_oci" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""} { "Info" "ISGN_ENTITY_NAME" "21 qysys_test_nios2_qsys_0 " "Found entity 21: qysys_test_nios2_qsys_0" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_tck" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_oci_test_bench " "Found entity 1: qysys_test_nios2_qsys_0_oci_test_bench" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_test_bench " "Found entity 1: qysys_test_nios2_qsys_0_test_bench" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_et1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_et1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_ET1-rtl " "Found design unit 1: Top_ET1-rtl" {  } { { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_ET1 " "Found entity 1: Top_ET1" {  } { { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633427832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633427832 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770633427869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770633427869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770633427869 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770633427869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_ET1 " "Elaborating entity \"Top_ET1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770633427932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test qysys_test:NiosII " "Elaborating entity \"qysys_test\" for hierarchy \"qysys_test:NiosII\"" {  } { { "Top_ET1.vhd" "NiosII" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633427951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"qysys_test_nios2_qsys_0\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_test_bench qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_test_bench:the_qysys_test_nios2_qsys_0_test_bench " "Elaborating entity \"qysys_test_nios2_qsys_0_test_bench\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_test_bench:the_qysys_test_nios2_qsys_0_test_bench\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_test_bench" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_register_bank_a_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a " "Elaborating entity \"qysys_test_nios2_qsys_0_register_bank_a_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_register_bank_a" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633428943 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633428943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ach1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ach1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ach1 " "Found entity 1: altsyncram_ach1" {  } { { "db/altsyncram_ach1.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/altsyncram_ach1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633429076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633429076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ach1 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ach1:auto_generated " "Elaborating entity \"altsyncram_ach1\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ach1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_register_bank_b_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b " "Elaborating entity \"qysys_test_nios2_qsys_0_register_bank_b_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_register_bank_b" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429348 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633429348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bch1 " "Found entity 1: altsyncram_bch1" {  } { { "db/altsyncram_bch1.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/altsyncram_bch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633429439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633429439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bch1 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bch1:auto_generated " "Elaborating entity \"altsyncram_bch1\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_debug qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633429797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429797 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633429797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_ocimem qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_ocimem\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_ociram_sp_ram_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"qysys_test_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633429915 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633429915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ep81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ep81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ep81 " "Found entity 1: altsyncram_ep81" {  } { { "db/altsyncram_ep81.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/altsyncram_ep81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633429987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633429987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ep81 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated " "Elaborating entity \"altsyncram_ep81\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_avalon_reg qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_avalon_reg:the_qysys_test_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_avalon_reg:the_qysys_test_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_break qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_break:the_qysys_test_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_break\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_break:the_qysys_test_nios2_qsys_0_nios2_oci_break\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_xbrk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_xbrk:the_qysys_test_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_xbrk:the_qysys_test_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_dbrk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dbrk:the_qysys_test_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dbrk:the_qysys_test_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_itrace qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_itrace:the_qysys_test_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_itrace:the_qysys_test_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_dtrace qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_td_mode qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\|qysys_test_nios2_qsys_0_nios2_oci_td_mode:qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\|qysys_test_nios2_qsys_0_nios2_oci_td_mode:qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifo qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count:qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count:qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc:qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc:qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc:qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc:qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_oci_test_bench qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_oci_test_bench:the_qysys_test_nios2_qsys_0_oci_test_bench " "Elaborating entity \"qysys_test_nios2_qsys_0_oci_test_bench\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_oci_test_bench:the_qysys_test_nios2_qsys_0_oci_test_bench\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_oci_test_bench" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430552 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "qysys_test_nios2_qsys_0_oci_test_bench " "Entity \"qysys_test_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_oci_test_bench" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1770633430552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_pib qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_pib:the_qysys_test_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_pib:the_qysys_test_nios2_qsys_0_nios2_oci_pib\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_im qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_im:the_qysys_test_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_im\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_im:the_qysys_test_nios2_qsys_0_nios2_oci_im\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_wrapper qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_tck qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_tck:the_qysys_test_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_tck:the_qysys_test_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_sysclk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_sysclk:the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_sysclk:the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "qysys_test_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430761 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633430761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_onchip_memory qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory " "Elaborating entity \"qysys_test_onchip_memory\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "onchip_memory" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "the_altsyncram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_onchip_memory.hex " "Parameter \"init_file\" = \"qysys_test_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430857 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633430857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78d1 " "Found entity 1: altsyncram_78d1" {  } { { "db/altsyncram_78d1.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/altsyncram_78d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633430946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633430946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78d1 qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_78d1:auto_generated " "Elaborating entity \"altsyncram_78d1\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_78d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633430962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_switches qysys_test:NiosII\|qysys_test_switches:switches " "Elaborating entity \"qysys_test_switches\" for hierarchy \"qysys_test:NiosII\|qysys_test_switches:switches\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "switches" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_LEDs qysys_test:NiosII\|qysys_test_LEDs:leds " "Elaborating entity \"qysys_test_LEDs\" for hierarchy \"qysys_test:NiosII\|qysys_test_LEDs:leds\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "leds" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart " "Elaborating entity \"qysys_test_jtag_uart\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "jtag_uart" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_scfifo_w qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w " "Elaborating entity \"qysys_test_jtag_uart_scfifo_w\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "the_qysys_test_jtag_uart_scfifo_w" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "wfifo" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431670 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633431670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633431761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633431761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633431801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633431801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633431825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633431825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633431916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633431916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633431932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633432027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633432027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633432128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633432128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770633432227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770633432227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_scfifo_r qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_r:the_qysys_test_jtag_uart_scfifo_r " "Elaborating entity \"qysys_test_jtag_uart_scfifo_r\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_r:the_qysys_test_jtag_uart_scfifo_r\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "the_qysys_test_jtag_uart_scfifo_r" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "qysys_test_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633432458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432458 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770633432458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_instruction_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_instruction_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432486 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid qysys_test_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432486 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response qysys_test_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432486 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid qysys_test_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432486 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken qysys_test_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432486 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest qysys_test_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432486 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_data_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_data_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid qysys_test_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432543 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response qysys_test_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432543 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid qysys_test_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432545 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken qysys_test_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432545 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest qysys_test_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432545 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432582 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432594 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_onchip_memory_s1_translator qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"qysys_test_onchip_memory_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "onchip_memory_s1_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432643 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432643 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432647 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432647 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432647 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_avalon_jtag_slave_translator qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"qysys_test_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432699 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432699 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432704 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432704 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432704 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432704 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_leds_s1_translator qysys_test:NiosII\|qysys_test_leds_s1_translator:leds_s1_translator " "Elaborating entity \"qysys_test_leds_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_leds_s1_translator:leds_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "leds_s1_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432760 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_leds_s1_translator.vhd(56) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_leds_s1_translator.vhd(57) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_leds_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_leds_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_leds_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_leds_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_leds_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_leds_s1_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_leds_s1_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432760 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_leds_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432766 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_leds_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432766 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_leds_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432766 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_leds_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_leds_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432766 "|Top_ET1|qysys_test:NiosII|qysys_test_leds_s1_translator:leds_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_leds_s1_translator:leds_s1_translator\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" "leds_s1_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_leds_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_switches_s1_translator qysys_test:NiosII\|qysys_test_switches_s1_translator:switches_s1_translator " "Elaborating entity \"qysys_test_switches_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_switches_s1_translator:switches_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "switches_s1_translator" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432823 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_switches_s1_translator.vhd(53) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_switches_s1_translator.vhd(54) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_switches_s1_translator.vhd(55) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_switches_s1_translator.vhd(56) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect qysys_test_switches_s1_translator.vhd(57) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_switches_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_switches_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_switches_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_switches_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_switches_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432825 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write qysys_test_switches_s1_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_switches_s1_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata qysys_test_switches_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_switches_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_switches_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_switches_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770633432827 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qysys_test:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qysys_test:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qysys_test:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qysys_test:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qysys_test:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qysys_test:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633432963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router qysys_test:NiosII\|qysys_test_addr_router:addr_router " "Elaborating entity \"qysys_test_addr_router\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router:addr_router\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "addr_router" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_default_decode qysys_test:NiosII\|qysys_test_addr_router:addr_router\|qysys_test_addr_router_default_decode:the_default_decode " "Elaborating entity \"qysys_test_addr_router_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router:addr_router\|qysys_test_addr_router_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "the_default_decode" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_001 qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001 " "Elaborating entity \"qysys_test_addr_router_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "addr_router_001" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_001_default_decode qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\|qysys_test_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"qysys_test_addr_router_001_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\|qysys_test_addr_router_001_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "the_default_decode" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router qysys_test:NiosII\|qysys_test_id_router:id_router " "Elaborating entity \"qysys_test_id_router\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router:id_router\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "id_router" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_default_decode qysys_test:NiosII\|qysys_test_id_router:id_router\|qysys_test_id_router_default_decode:the_default_decode " "Elaborating entity \"qysys_test_id_router_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router:id_router\|qysys_test_id_router_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "the_default_decode" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_002 qysys_test:NiosII\|qysys_test_id_router_002:id_router_002 " "Elaborating entity \"qysys_test_id_router_002\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "id_router_002" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_002_default_decode qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\|qysys_test_id_router_002_default_decode:the_default_decode " "Elaborating entity \"qysys_test_id_router_002_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\|qysys_test_id_router_002_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "the_default_decode" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qysys_test:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qysys_test:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rst_controller" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qysys_test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qysys_test:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_demux qysys_test:NiosII\|qysys_test_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"qysys_test_cmd_xbar_demux\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_demux" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_demux_001 qysys_test:NiosII\|qysys_test_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"qysys_test_cmd_xbar_demux_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_demux_001" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_mux qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"qysys_test_cmd_xbar_mux\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_mux" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 3014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" "arb" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_demux_002 qysys_test:NiosII\|qysys_test_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"qysys_test_rsp_xbar_demux_002\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_demux_002" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_mux qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"qysys_test_rsp_xbar_mux\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_mux" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" "arb" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_mux_001 qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"qysys_test_rsp_xbar_mux_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_mux_001" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_irq_mapper qysys_test:NiosII\|qysys_test_irq_mapper:irq_mapper " "Elaborating entity \"qysys_test_irq_mapper\" for hierarchy \"qysys_test:NiosII\|qysys_test_irq_mapper:irq_mapper\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "irq_mapper" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/qysys_test.vhd" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770633433581 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1770633438179 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3167 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4133 -1 0 } } { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3740 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 599 -1 0 } } { "qysys_test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770633438393 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770633438394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633439674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1770633440821 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770633440911 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770633440911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770633440990 "|Top_ET1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770633440990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633441102 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/output_files/Top_ET1.map.smsg " "Generated suppressed messages file C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/output_files/Top_ET1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1770633441714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770633442643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770633442643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1918 " "Implemented 1918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770633443242 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770633443242 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1751 " "Implemented 1751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770633443242 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770633443242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770633443242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770633443319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 11:37:23 2026 " "Processing ended: Mon Feb 09 11:37:23 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770633443319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770633443319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770633443319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770633443319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770633444932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770633444932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 11:37:24 2026 " "Processing started: Mon Feb 09 11:37:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770633444932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770633444932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top_ET1 -c Top_ET1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Top_ET1 -c Top_ET1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770633444932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770633446233 ""}
{ "Info" "0" "" "Project  = Top_ET1" {  } {  } 0 0 "Project  = Top_ET1" 0 0 "Fitter" 0 0 1770633446233 ""}
{ "Info" "0" "" "Revision = Top_ET1" {  } {  } 0 0 "Revision = Top_ET1" 0 0 "Fitter" 0 0 1770633446233 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1770633446486 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_ET1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Top_ET1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770633446517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770633446557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770633446557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770633446557 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770633447179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770633447210 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770633447686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770633447686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1770633447686 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770633447686 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6521 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770633447704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6523 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770633447704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6525 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770633447704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6527 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770633447704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6529 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1770633447704 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770633447704 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770633447706 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1770633447719 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1770633448243 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1770633448243 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633448907 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1770633448907 ""}
{ "Info" "ISTA_SDC_FOUND" "qysys_test/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qysys_test/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1770633448932 ""}
{ "Info" "ISTA_SDC_FOUND" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.sdc " "Reading SDC File: 'qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1770633448941 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770633448962 "|Top_ET1|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633448992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633448992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633448992 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1770633448992 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1770633448992 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448992 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448992 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770633448992 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1770633448992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""}  } { { "Top_ET1.vhd" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/Top_ET1.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 6502 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770633449184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 2600 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770633449184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qysys_test:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qysys_test:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qysys_test:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qysys_test:NiosII\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qysys_test:NiosII|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 2804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qysys_test:NiosII|qysys_test_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 2308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qysys_test:NiosII|qysys_test_nios2_qsys_0:nios2_qsys_0|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 4066 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1770633449184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1770633449184 ""}  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qysys_test:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770633449184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qysys_test:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node qysys_test:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1770633449186 ""}  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/qysys_test/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { qysys_test:NiosII|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 0 { 0 ""} 0 3767 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770633449186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770633449899 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770633449905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770633449905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770633449911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770633449920 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770633449921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770633449921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770633449921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770633449982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1770633449988 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770633449988 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1770633450001 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1770633450001 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1770633450001 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1770633450001 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1770633450001 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1770633450001 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770633450079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770633451888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770633452716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770633452732 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770633453635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770633453635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770633454480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1770633456278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770633456278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770633456729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1770633456731 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1770633456731 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770633456731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1770633456829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770633456922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770633457424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770633457490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770633458148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770633458824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/output_files/Top_ET1.fit.smsg " "Generated suppressed messages file C:/Users/hazim/Desktop/POPS A3 2025-2026/SoC/TP_ET1/output_files/Top_ET1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770633459544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770633460548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 11:37:40 2026 " "Processing ended: Mon Feb 09 11:37:40 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770633460548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770633460548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770633460548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770633460548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770633461923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770633461923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 11:37:41 2026 " "Processing started: Mon Feb 09 11:37:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770633461923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770633461923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Top_ET1 -c Top_ET1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Top_ET1 -c Top_ET1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770633461923 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770633463237 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770633463274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770633463934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 11:37:43 2026 " "Processing ended: Mon Feb 09 11:37:43 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770633463934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770633463934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770633463934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770633463934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770633464569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770633465623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770633465625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 11:37:44 2026 " "Processing started: Mon Feb 09 11:37:44 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770633465625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770633465625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top_ET1 -c Top_ET1 " "Command: quartus_sta Top_ET1 -c Top_ET1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770633465625 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1770633465806 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770633466096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770633466096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770633466154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1770633466154 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1770633466545 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1770633466545 ""}
{ "Info" "ISTA_SDC_FOUND" "qysys_test/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qysys_test/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1770633466572 ""}
{ "Info" "ISTA_SDC_FOUND" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.sdc " "Reading SDC File: 'qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1770633466582 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770633466598 "|Top_ET1|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633466767 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633466767 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633466767 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770633466767 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1770633466767 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1770633466782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.734 " "Worst-case setup slack is 46.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.734         0.000 altera_reserved_tck  " "   46.734         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633466814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633466816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.936 " "Worst-case recovery slack is 47.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.936         0.000 altera_reserved_tck  " "   47.936         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633466823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.072 " "Worst-case removal slack is 1.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072         0.000 altera_reserved_tck  " "    1.072         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633466829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628         0.000 altera_reserved_tck  " "   49.628         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633466834 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.506 ns " "Worst Case Available Settling Time: 197.506 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633466923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770633466937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1770633466987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1770633467849 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770633468004 "|Top_ET1|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468004 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468004 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770633468004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.111 " "Worst-case setup slack is 47.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.111         0.000 altera_reserved_tck  " "   47.111         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.203 " "Worst-case recovery slack is 48.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.203         0.000 altera_reserved_tck  " "   48.203         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974         0.000 altera_reserved_tck  " "    0.974         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.606 " "Worst-case minimum pulse width slack is 49.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.606         0.000 altera_reserved_tck  " "   49.606         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.774 ns " "Worst Case Available Settling Time: 197.774 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468133 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1770633468147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1770633468354 "|Top_ET1|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468369 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1770633468369 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1770633468369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.351 " "Worst-case setup slack is 48.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.351         0.000 altera_reserved_tck  " "   48.351         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.992 " "Worst-case recovery slack is 48.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.992         0.000 altera_reserved_tck  " "   48.992         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579         0.000 altera_reserved_tck  " "    0.579         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.484 " "Worst-case minimum pulse width slack is 49.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.484         0.000 altera_reserved_tck  " "   49.484         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1770633468413 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.613 ns " "Worst Case Available Settling Time: 198.613 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1770633468512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770633468917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1770633468917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770633469087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 11:37:49 2026 " "Processing ended: Mon Feb 09 11:37:49 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770633469087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770633469087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770633469087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770633469087 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770633469845 ""}
