$date
	Sun Oct 23 08:32:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#366577
b10001 !
1"
#366578
b10001 &
b10001 %
1$
#366579
0"
#366582
b110100 &
b110100 %
#366586
b11010 &
b11010 %
#366590
b1101 &
b1101 %
#366594
b101000 &
b101000 %
#366598
b10100 &
b10100 %
#366602
b1010 &
b1010 %
#366606
b101 &
b101 %
#366610
b10000 &
b10000 %
#366614
b1000 &
b1000 %
#366618
b100 &
b100 %
#366622
b10 &
b10 %
#366626
b1 &
b1 %
1#
#366630
b0 &
0#
b0 %
0$
#1376190
b10100 &
b10100 %
1$
b10100 !
1"
#1376191
0"
#1376194
b1010 &
b1010 %
#1376198
b101 &
b101 %
#1376202
b10000 &
b10000 %
#1376206
b1000 &
b1000 %
#1376210
b100 &
b100 %
#1376214
b10 &
b10 %
#1376218
b1 &
b1 %
1#
#1376222
b0 &
0#
b0 %
0$
#2292597
b100 !
1"
#2292598
b100 &
b100 %
1$
#2292599
0"
#2292602
b10 &
b10 %
#2292606
b1 &
1#
b1 %
#2292610
b0 &
b0 %
0#
0$
#4500012
