<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_fu_160_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="icmp_ln1072" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_166_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="add_ln1072" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_1_fu_178_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="icmp_ln1072_1" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_184_p3" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:27" VARIABLE="select_ln27" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_192_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="add_ln885" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_198_p3" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:27" VARIABLE="select_ln27_1" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_240_p2" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:27" VARIABLE="add_ln27" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_251_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" VARIABLE="add_ln70" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="weight_1d_loc_fu_261_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" VARIABLE="weight_1d_loc" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_267_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:70" VARIABLE="add_ln70_2" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_21_4_1_U1" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1539" VARIABLE="ret" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_21_4_1_U1" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="sext_ln885" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_21_4_1_U1" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="acc_V_3" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_2_fu_206_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="add_ln885_2" MODULE="axil_conv2D0_Pipeline_loop_k1_loop_k2" LOOP="loop_k1_loop_k2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="lhs_fu_186_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="lhs" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_1_fu_192_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="icmp_ln1072_1" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_198_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="add_ln1072" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1072_fu_207_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="icmp_ln1072" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_213_p3" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:23" VARIABLE="select_ln23" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_222_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="add_ln885" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="lhs_mid1_fu_248_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="lhs_mid1" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_1_fu_254_p3" SOURCE="HLS_base_image_conv/axil_conv2D0.cpp:23" VARIABLE="select_ln23_1" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1072_fu_262_p3" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1072" VARIABLE="select_ln1072" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1080_fu_315_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1080" VARIABLE="icmp_ln1080" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1080_fu_333_p3" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1080" VARIABLE="select_ln1080" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1080_fu_341_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1080" VARIABLE="or_ln1080" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="img_out_d0" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1080" VARIABLE="acc_sat" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_275_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1540" VARIABLE="ret" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_1_fu_281_p2" SOURCE="/home/archangel/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" VARIABLE="add_ln885_1" MODULE="axil_conv2D0" LOOP="loop_orow_loop_ocol" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="BUS1_s_axi_U" SOURCE="" VARIABLE="" MODULE="axil_conv2D0" LOOP="" BUNDLEDNAME="BUS1" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
