==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] Analyzing design file '../tutorial_example/source/hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:11:28)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:11:45)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:11:62)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:16:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:16:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:16:70)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:25:24)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:25:41)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:25:58)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:34:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:34:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:34:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:44:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:44:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:44:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:62:47)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:62:64)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:62:81)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:117:64)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:117:81)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:117:98)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 2.18 seconds. Elapsed time: 6.05 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 297 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftLeft()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:147:18)
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftDown()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:152:18)
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftUp()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:149:18)
INFO: [HLS 214-178] Inlining function 'cnnCore::cnnCore()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'cnnCore::config(int, int, int, char*, int*)' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'cnnCore::scalar_matrix_multAdd(bool, char)' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_125_2> at ../tutorial_example/source/cnn.h:125:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_105_2> at ../tutorial_example/source/cnn.h:105:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_153_2> at ../tutorial_example/source/cnn.h:153:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_165_1> at ../tutorial_example/source/cnn.h:165:21 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_151_1'. (../tutorial_example/source/cnn.h:151:21)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_103_1'. (../tutorial_example/source/cnn.h:103:21)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_123_1'. (../tutorial_example/source/cnn.h:123:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.98 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' (loop 'VITIS_LOOP_165_1'): Unable to schedule 'load' operation 32 bit ('sum_load', ../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141) on array 'sum' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' (loop 'VITIS_LOOP_153_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('pixel_addr_1_write_ln154', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152) of variable 'reuse_select', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152 on array 'pixel' and 'load' operation 8 bit ('pixel_load', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152) on array 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' (loop 'VITIS_LOOP_105_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('pixel_addr_3_write_ln106', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149) of variable 'reuse_select', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149 on array 'pixel' and 'load' operation 8 bit ('pixel_load', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149) on array 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' pipeline 'VITIS_LOOP_165_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_13ns_32ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_13ns_32ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' pipeline 'VITIS_LOOP_153_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_153_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_13s_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' pipeline 'VITIS_LOOP_125_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_125_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/filter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/pixel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/filter_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/sum' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_hls' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_13s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.079 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 418.41 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 66.305 MB.
INFO: [HLS 200-1510] Running: close_solution 
