Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 353a39fcc1944da29855b0559a277d29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot claadder_gate_tb_behav xil_defaultlib.claadder_gate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder_with_pg_gate(AND_DELAY...
Compiling module xil_defaultlib.cla_gate(AND_DELAY=2,OR_DELAY=2,...
Compiling module xil_defaultlib.claadder_gate
Compiling module xil_defaultlib.claadder_gate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot claadder_gate_tb_behav
