-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_add_patch_214 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_patches_ap_vld : OUT STD_LOGIC;
    n_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_0_ce0 : OUT STD_LOGIC;
    patches_superpoints_0_we0 : OUT STD_LOGIC;
    patches_superpoints_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_1_ce0 : OUT STD_LOGIC;
    patches_superpoints_1_we0 : OUT STD_LOGIC;
    patches_superpoints_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_2_ce0 : OUT STD_LOGIC;
    patches_superpoints_2_we0 : OUT STD_LOGIC;
    patches_superpoints_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_3_ce0 : OUT STD_LOGIC;
    patches_superpoints_3_we0 : OUT STD_LOGIC;
    patches_superpoints_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_4_ce0 : OUT STD_LOGIC;
    patches_superpoints_4_we0 : OUT STD_LOGIC;
    patches_superpoints_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_5_ce0 : OUT STD_LOGIC;
    patches_superpoints_5_we0 : OUT STD_LOGIC;
    patches_superpoints_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_6_ce0 : OUT STD_LOGIC;
    patches_superpoints_6_we0 : OUT STD_LOGIC;
    patches_superpoints_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_7_ce0 : OUT STD_LOGIC;
    patches_superpoints_7_we0 : OUT STD_LOGIC;
    patches_superpoints_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_8_ce0 : OUT STD_LOGIC;
    patches_superpoints_8_we0 : OUT STD_LOGIC;
    patches_superpoints_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_9_ce0 : OUT STD_LOGIC;
    patches_superpoints_9_we0 : OUT STD_LOGIC;
    patches_superpoints_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_10_ce0 : OUT STD_LOGIC;
    patches_superpoints_10_we0 : OUT STD_LOGIC;
    patches_superpoints_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_11_ce0 : OUT STD_LOGIC;
    patches_superpoints_11_we0 : OUT STD_LOGIC;
    patches_superpoints_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_12_ce0 : OUT STD_LOGIC;
    patches_superpoints_12_we0 : OUT STD_LOGIC;
    patches_superpoints_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_13_ce0 : OUT STD_LOGIC;
    patches_superpoints_13_we0 : OUT STD_LOGIC;
    patches_superpoints_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_14_ce0 : OUT STD_LOGIC;
    patches_superpoints_14_we0 : OUT STD_LOGIC;
    patches_superpoints_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_15_ce0 : OUT STD_LOGIC;
    patches_superpoints_15_we0 : OUT STD_LOGIC;
    patches_superpoints_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_16_ce0 : OUT STD_LOGIC;
    patches_superpoints_16_we0 : OUT STD_LOGIC;
    patches_superpoints_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_17_ce0 : OUT STD_LOGIC;
    patches_superpoints_17_we0 : OUT STD_LOGIC;
    patches_superpoints_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_18_ce0 : OUT STD_LOGIC;
    patches_superpoints_18_we0 : OUT STD_LOGIC;
    patches_superpoints_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_19_ce0 : OUT STD_LOGIC;
    patches_superpoints_19_we0 : OUT STD_LOGIC;
    patches_superpoints_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_20_ce0 : OUT STD_LOGIC;
    patches_superpoints_20_we0 : OUT STD_LOGIC;
    patches_superpoints_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_21_ce0 : OUT STD_LOGIC;
    patches_superpoints_21_we0 : OUT STD_LOGIC;
    patches_superpoints_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_22_ce0 : OUT STD_LOGIC;
    patches_superpoints_22_we0 : OUT STD_LOGIC;
    patches_superpoints_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_23_ce0 : OUT STD_LOGIC;
    patches_superpoints_23_we0 : OUT STD_LOGIC;
    patches_superpoints_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_24_ce0 : OUT STD_LOGIC;
    patches_superpoints_24_we0 : OUT STD_LOGIC;
    patches_superpoints_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_25_ce0 : OUT STD_LOGIC;
    patches_superpoints_25_we0 : OUT STD_LOGIC;
    patches_superpoints_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_26_ce0 : OUT STD_LOGIC;
    patches_superpoints_26_we0 : OUT STD_LOGIC;
    patches_superpoints_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_27_ce0 : OUT STD_LOGIC;
    patches_superpoints_27_we0 : OUT STD_LOGIC;
    patches_superpoints_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_28_ce0 : OUT STD_LOGIC;
    patches_superpoints_28_we0 : OUT STD_LOGIC;
    patches_superpoints_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_29_ce0 : OUT STD_LOGIC;
    patches_superpoints_29_we0 : OUT STD_LOGIC;
    patches_superpoints_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_30_ce0 : OUT STD_LOGIC;
    patches_superpoints_30_we0 : OUT STD_LOGIC;
    patches_superpoints_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_superpoints_31_ce0 : OUT STD_LOGIC;
    patches_superpoints_31_we0 : OUT STD_LOGIC;
    patches_superpoints_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_parameters_0_ce0 : OUT STD_LOGIC;
    patches_parameters_0_we0 : OUT STD_LOGIC;
    patches_parameters_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_parameters_1_ce0 : OUT STD_LOGIC;
    patches_parameters_1_we0 : OUT STD_LOGIC;
    patches_parameters_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_parameters_2_ce0 : OUT STD_LOGIC;
    patches_parameters_2_we0 : OUT STD_LOGIC;
    patches_parameters_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_parameters_3_ce0 : OUT STD_LOGIC;
    patches_parameters_3_we0 : OUT STD_LOGIC;
    patches_parameters_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    patches_parameters_4_ce0 : OUT STD_LOGIC;
    patches_parameters_4_we0 : OUT STD_LOGIC;
    patches_parameters_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints_ce0 : OUT STD_LOGIC;
    wp_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints_ce1 : OUT STD_LOGIC;
    wp_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints1_ce0 : OUT STD_LOGIC;
    wp_superpoints1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints1_ce1 : OUT STD_LOGIC;
    wp_superpoints1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints2_ce0 : OUT STD_LOGIC;
    wp_superpoints2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints2_ce1 : OUT STD_LOGIC;
    wp_superpoints2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints3_ce0 : OUT STD_LOGIC;
    wp_superpoints3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints3_ce1 : OUT STD_LOGIC;
    wp_superpoints3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints4_ce0 : OUT STD_LOGIC;
    wp_superpoints4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_superpoints4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wp_superpoints4_ce1 : OUT STD_LOGIC;
    wp_superpoints4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters_ce0 : OUT STD_LOGIC;
    wp_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters5_ce0 : OUT STD_LOGIC;
    wp_parameters5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters6_ce0 : OUT STD_LOGIC;
    wp_parameters6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wp_parameters7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters7_ce0 : OUT STD_LOGIC;
    wp_parameters7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    wp_parameters8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    wp_parameters8_ce0 : OUT STD_LOGIC;
    wp_parameters8_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_add_patch_214 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv64_63 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100011";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv34_1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_63 : STD_LOGIC_VECTOR (9 downto 0) := "0001100011";
    constant ap_const_lv10_66 : STD_LOGIC_VECTOR (9 downto 0) := "0001100110";
    constant ap_const_lv27_1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten104_reg_1869 : STD_LOGIC_VECTOR (9 downto 0);
    signal a_13_reg_1880 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten80_reg_1891 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_16_reg_1902 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten66_reg_1913 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_16_reg_1924 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_10_reg_1935 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten126_reg_1946 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_14_reg_1957 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten112_reg_1968 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_17_reg_1979 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_17_reg_1990 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten37_reg_2001 : STD_LOGIC_VECTOR (9 downto 0);
    signal a_reg_2012 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten13_reg_2023 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_2034 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_2045 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_reg_2056 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_reg_2067 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten58_reg_2078 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_12_reg_2089 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten44_reg_2100 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_15_reg_2111 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_15_reg_2122 : STD_LOGIC_VECTOR (2 downto 0);
    signal n_patches_read_7_read_fu_320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln295_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln295_reg_3649 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_fu_2194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_151_reg_3658 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln333_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_reg_3663 : STD_LOGIC_VECTOR (0 downto 0);
    signal wp_superpoints_load_reg_3667 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal wp_superpoints1_load_reg_3672 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints2_load_reg_3677 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints3_load_reg_3682 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints4_load_reg_3687 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints_load_2_reg_3692 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints1_load_2_reg_3697 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints2_load_2_reg_3702 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints3_load_2_reg_3707 : STD_LOGIC_VECTOR (63 downto 0);
    signal wp_superpoints4_load_2_reg_3712 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln333_1_fu_2208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_reg_3717 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln333_fu_2213_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln333_reg_3721 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln335_fu_2219_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln335_reg_3726 : STD_LOGIC_VECTOR (2 downto 0);
    signal patches_superpoints_0_addr_6_reg_3737 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_1_addr_6_reg_3747 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_2_addr_6_reg_3757 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_3_addr_6_reg_3767 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_4_addr_6_reg_3777 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_5_addr_6_reg_3787 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_6_addr_6_reg_3797 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_7_addr_6_reg_3807 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_8_addr_6_reg_3817 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_9_addr_6_reg_3827 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_10_addr_6_reg_3837 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_11_addr_6_reg_3847 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_12_addr_6_reg_3857 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_13_addr_6_reg_3867 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_14_addr_6_reg_3877 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_15_addr_6_reg_3887 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_16_addr_6_reg_3897 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_17_addr_6_reg_3907 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_18_addr_6_reg_3917 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_19_addr_6_reg_3927 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_20_addr_6_reg_3937 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_21_addr_6_reg_3947 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_22_addr_6_reg_3957 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_23_addr_6_reg_3967 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_24_addr_6_reg_3977 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_25_addr_6_reg_3987 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_26_addr_6_reg_3997 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_27_addr_6_reg_4007 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_28_addr_6_reg_4017 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_29_addr_6_reg_4027 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_30_addr_7_reg_4037 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_superpoints_31_addr_11_reg_4047 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln335_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln335_reg_4052 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln346_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln346_reg_4059 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln348_fu_2387_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln348_reg_4063 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln348_2_fu_2391_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state8_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln348_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln348_reg_4073 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_2_fu_2423_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln348_2_reg_4077 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln350_3_fu_2507_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln350_3_reg_4083 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln352_3_fu_2593_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln352_3_reg_4088 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln356_7_fu_2669_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln356_7_reg_4093 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln354_fu_2690_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln352_4_fu_2702_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln350_4_fu_2716_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln362_2_fu_2806_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state11_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln362_fu_2812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln362_reg_4143 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln362_2_fu_2856_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln362_2_reg_4147 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln364_fu_2876_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln364_reg_4153 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln364_3_fu_2884_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln364_3_reg_4158 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln366_fu_2941_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln364_4_fu_2953_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln298_2_fu_3051_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state15_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal icmp_ln298_fu_3057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln298_reg_4204 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln298_2_fu_3083_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln298_2_reg_4208 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln300_3_fu_3167_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln300_3_reg_4214 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln302_3_fu_3253_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln302_3_reg_4219 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln306_7_fu_3329_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln306_7_reg_4224 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln304_fu_3350_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln302_4_fu_3362_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln300_4_fu_3376_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln312_2_fu_3404_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state18_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln312_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_4274 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_2_fu_3454_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln312_2_reg_4278 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln314_3_fu_3482_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln314_3_reg_4284 : STD_LOGIC_VECTOR (2 downto 0);
    signal patches_parameters_0_addr_reg_4289 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_parameters_1_addr_reg_4294 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_parameters_2_addr_reg_4299 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_parameters_3_addr_reg_4304 : STD_LOGIC_VECTOR (9 downto 0);
    signal patches_parameters_4_addr_3_reg_4309 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln316_fu_3544_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln314_4_fu_3556_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state11 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state18 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal i_reg_1656 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln336_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_152_phi_fu_1670_p64 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_empty_153_phi_fu_1771_p64 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_a_13_phi_fu_1884_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_b_16_phi_fu_1906_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_c_16_phi_fu_1928_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_a_14_phi_fu_1961_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_b_17_phi_fu_1983_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_a_phi_fu_2016_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_b_phi_fu_2038_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_c_phi_fu_2060_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_a_12_phi_fu_2093_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_b_15_phi_fu_2115_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_cast_fu_2189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln335_fu_2255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln336_fu_2297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln356_14_fu_2681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln356_13_fu_2724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_18_fu_2932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln368_17_fu_3008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln306_14_fu_3341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln306_13_fu_3384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln318_9_fu_3530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln376_fu_3045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_126_fu_3025_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_fu_3572_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_125_fu_2759_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_3388_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_fu_2139_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_fu_2145_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal empty_147_fu_2153_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal empty_148_fu_2159_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_149_fu_2171_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl7_cast_fu_2163_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_2175_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_150_fu_2183_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_cast_fu_2204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln335_2_fu_2231_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_323_cast_fu_2223_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_324_cast_fu_2235_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln335_fu_2243_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln335_2_fu_2249_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln336_fu_2291_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_2333_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_124_fu_2349_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_205_fu_2365_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_152_fu_2380_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal icmp_ln350_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln348_fu_2403_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_153_fu_2435_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln356_8_fu_2443_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln356_fu_2431_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln356_fu_2447_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln354_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln348_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln352_fu_2475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_fu_2415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln348_2_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln350_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln350_fu_2487_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln350_fu_2453_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln356_9_fu_2515_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln356_fu_2519_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_206_fu_2525_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_207_fu_2537_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln350_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln348_fu_2469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln350_2_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln350_fu_2499_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln350_fu_2561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln352_fu_2573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln352_2_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln352_fu_2567_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln356_fu_2533_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln356_10_fu_2601_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln356_5_fu_2605_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln356_4_fu_2615_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl12_cast_fu_2619_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln356_fu_2611_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln352_fu_2545_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln356_6_fu_2633_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln356_6_fu_2643_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl11_cast_fu_2647_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln356_5_fu_2639_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln352_fu_2585_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln356_3_fu_2627_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln356_12_fu_2665_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln356_4_fu_2655_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln356_11_fu_2661_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln356_8_fu_2675_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln352_2_fu_2696_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln350_2_fu_2710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln364_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln366_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln362_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln362_fu_2818_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln362_fu_2830_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln362_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln364_fu_2870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln364_fu_2864_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln368_5_fu_2892_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_208_fu_2904_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl14_cast_fu_2896_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln368_14_fu_2912_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln368_2_fu_2916_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln368_15_fu_2922_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln368_4_fu_2926_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln364_2_fu_2947_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln368_13_fu_2961_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal add_ln368_fu_2964_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln368_fu_2969_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln368_4_fu_2981_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl16_cast_fu_2973_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl17_cast_fu_2985_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln368_fu_2993_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln368_16_fu_2999_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln368_3_fu_3002_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_126_fu_3025_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_126_fu_3025_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln300_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln298_fu_3063_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_151_fu_3095_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln306_8_fu_3103_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln306_fu_3091_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln306_fu_3107_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln304_fu_3123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln298_fu_3117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln302_fu_3135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln298_fu_3075_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln298_2_fu_3141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_fu_3153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln300_fu_3147_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln300_fu_3113_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln306_9_fu_3175_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln306_fu_3179_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_201_fu_3185_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_202_fu_3197_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln300_fu_3209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln298_fu_3129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln300_2_fu_3215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln300_fu_3159_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln300_fu_3221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_fu_3233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln302_2_fu_3239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln302_fu_3227_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln306_fu_3193_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln306_10_fu_3261_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln306_5_fu_3265_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln306_4_fu_3275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_cast_fu_3279_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln306_fu_3271_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln302_fu_3205_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln306_6_fu_3293_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln306_6_fu_3303_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_3307_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln306_5_fu_3299_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln302_fu_3245_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln306_3_fu_3287_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln306_12_fu_3325_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln306_4_fu_3315_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln306_11_fu_3321_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln306_8_fu_3335_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln302_2_fu_3356_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln300_2_fu_3370_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln314_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_fu_3442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln312_fu_3416_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln312_fu_3428_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln312_fu_3448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln314_fu_3468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln314_fu_3462_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_203_fu_3490_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_204_fu_3502_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln318_6_fu_3498_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln318_7_fu_3510_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln314_fu_3474_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln318_fu_3514_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln318_8_fu_3520_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln318_fu_3524_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln314_2_fu_3550_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_123_fu_3572_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_123_fu_3572_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_2351 : BOOLEAN;
    signal ap_condition_2062 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    mux_53_64_1_1_U336 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_load_reg_3667,
        din1 => wp_superpoints1_load_reg_3672,
        din2 => wp_superpoints2_load_reg_3677,
        din3 => wp_superpoints3_load_reg_3682,
        din4 => wp_superpoints4_load_reg_3687,
        din5 => trunc_ln335_reg_3726,
        dout => tmp_fu_2333_p7);

    mux_53_64_1_1_U337 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_load_2_reg_3692,
        din1 => wp_superpoints1_load_2_reg_3697,
        din2 => wp_superpoints2_load_2_reg_3702,
        din3 => wp_superpoints3_load_2_reg_3707,
        din4 => wp_superpoints4_load_2_reg_3712,
        din5 => trunc_ln335_reg_3726,
        dout => tmp_124_fu_2349_p7);

    mux_53_64_1_1_U338 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_q0,
        din1 => wp_superpoints1_q0,
        din2 => wp_superpoints2_q0,
        din3 => wp_superpoints3_q0,
        din4 => wp_superpoints4_q0,
        din5 => select_ln348_2_reg_4077,
        dout => tmp_125_fu_2759_p7);

    mux_53_64_1_1_U339 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_parameters_q0,
        din1 => tmp_126_fu_3025_p2,
        din2 => wp_parameters6_q0,
        din3 => tmp_126_fu_3025_p4,
        din4 => wp_parameters8_q0,
        din5 => select_ln362_2_reg_4147,
        dout => tmp_126_fu_3025_p7);

    mux_53_64_1_1_U340 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_superpoints_q1,
        din1 => wp_superpoints1_q1,
        din2 => wp_superpoints2_q1,
        din3 => wp_superpoints3_q1,
        din4 => wp_superpoints4_q1,
        din5 => select_ln298_2_reg_4208,
        dout => tmp_s_fu_3388_p7);

    mux_53_64_1_1_U341 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => wp_parameters_q0,
        din1 => tmp_123_fu_3572_p2,
        din2 => wp_parameters6_q0,
        din3 => tmp_123_fu_3572_p4,
        din4 => wp_parameters8_q0,
        din5 => select_ln312_2_reg_4278,
        dout => tmp_123_fu_3572_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state15);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state18);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_12_reg_2089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                a_12_reg_2089 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln312_reg_4274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                a_12_reg_2089 <= select_ln312_2_reg_4278;
            end if; 
        end if;
    end process;

    a_13_reg_1880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                a_13_reg_1880 <= select_ln348_2_reg_4077;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                a_13_reg_1880 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    a_14_reg_1957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                a_14_reg_1957 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln362_reg_4143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                a_14_reg_1957 <= select_ln362_2_reg_4147;
            end if; 
        end if;
    end process;

    a_reg_2012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_reg_2012 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                a_reg_2012 <= select_ln298_2_reg_4208;
            end if; 
        end if;
    end process;

    b_15_reg_2111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                b_15_reg_2111 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln312_reg_4274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                b_15_reg_2111 <= select_ln314_3_reg_4284;
            end if; 
        end if;
    end process;

    b_16_reg_1902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                b_16_reg_1902 <= select_ln350_3_reg_4083;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                b_16_reg_1902 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    b_17_reg_1979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                b_17_reg_1979 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln362_reg_4143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                b_17_reg_1979 <= select_ln364_3_reg_4158;
            end if; 
        end if;
    end process;

    b_reg_2034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b_reg_2034 <= ap_const_lv2_0;
            elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                b_reg_2034 <= select_ln300_3_reg_4214;
            end if; 
        end if;
    end process;

    c_15_reg_2122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                c_15_reg_2122 <= ap_const_lv3_0;
            elsif (((icmp_ln312_fu_3410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                c_15_reg_2122 <= add_ln316_fu_3544_p2;
            end if; 
        end if;
    end process;

    c_16_reg_1924_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                c_16_reg_1924 <= select_ln352_3_reg_4088;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                c_16_reg_1924 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    c_17_reg_1990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                c_17_reg_1990 <= ap_const_lv3_0;
            elsif (((icmp_ln362_fu_2812_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                c_17_reg_1990 <= add_ln366_fu_2941_p2;
            end if; 
        end if;
    end process;

    c_reg_2056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_reg_2056 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                c_reg_2056 <= select_ln302_3_reg_4219;
            end if; 
        end if;
    end process;

    d_10_reg_1935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                d_10_reg_1935 <= add_ln354_fu_2690_p2;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                d_10_reg_1935 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    d_reg_2067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                d_reg_2067 <= ap_const_lv2_0;
            elsif (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                d_reg_2067 <= add_ln304_fu_3350_p2;
            end if; 
        end if;
    end process;

    i_reg_1656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_reg_1656 <= ap_const_lv31_0;
            elsif (((icmp_ln336_fu_2359_p2 = ap_const_lv1_1) and (icmp_ln335_reg_4052 = ap_const_lv1_1) and (icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_reg_1656 <= add_ln333_reg_3721;
            end if; 
        end if;
    end process;

    indvar_flatten104_reg_1869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten104_reg_1869 <= add_ln348_2_fu_2391_p2;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten104_reg_1869 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten112_reg_1968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                indvar_flatten112_reg_1968 <= ap_const_lv6_0;
            elsif (((icmp_ln362_fu_2812_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten112_reg_1968 <= select_ln364_4_fu_2953_p3;
            end if; 
        end if;
    end process;

    indvar_flatten126_reg_1946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                indvar_flatten126_reg_1946 <= ap_const_lv7_0;
            elsif (((icmp_ln362_fu_2812_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten126_reg_1946 <= add_ln362_2_fu_2806_p2;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_2023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten13_reg_2023 <= ap_const_lv8_0;
            elsif (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten13_reg_2023 <= select_ln300_4_fu_3376_p3;
            end if; 
        end if;
    end process;

    indvar_flatten37_reg_2001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten37_reg_2001 <= ap_const_lv10_0;
            elsif (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten37_reg_2001 <= add_ln298_2_fu_3051_p2;
            end if; 
        end if;
    end process;

    indvar_flatten44_reg_2100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten44_reg_2100 <= ap_const_lv6_0;
            elsif (((icmp_ln312_fu_3410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                indvar_flatten44_reg_2100 <= select_ln314_4_fu_3556_p3;
            end if; 
        end if;
    end process;

    indvar_flatten58_reg_2078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten58_reg_2078 <= ap_const_lv7_0;
            elsif (((icmp_ln312_fu_3410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                indvar_flatten58_reg_2078 <= add_ln312_2_fu_3404_p2;
            end if; 
        end if;
    end process;

    indvar_flatten66_reg_1913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten66_reg_1913 <= select_ln352_4_fu_2702_p3;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten66_reg_1913 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten80_reg_1891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten80_reg_1891 <= select_ln350_4_fu_2716_p3;
            elsif (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_flatten80_reg_1891 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_2045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_2045 <= ap_const_lv7_0;
            elsif (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten_reg_2045 <= select_ln302_4_fu_3362_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln306_7_reg_4224 <= add_ln306_7_fu_3329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln333_reg_3721 <= add_ln333_fu_2213_p2;
                icmp_ln333_1_reg_3717 <= icmp_ln333_1_fu_2208_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln356_7_reg_4093 <= add_ln356_7_fu_2669_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_151_reg_3658 <= empty_151_fu_2194_p1;
                icmp_ln333_reg_3663 <= icmp_ln333_fu_2198_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln295_reg_3649 <= icmp_ln295_fu_2133_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln298_reg_4204 <= icmp_ln298_fu_3057_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln312_reg_4274 <= icmp_ln312_fu_3410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                icmp_ln335_reg_4052 <= icmp_ln335_fu_2343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln346_reg_4059 <= icmp_ln346_fu_2374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln348_reg_4073 <= icmp_ln348_fu_2397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln362_reg_4143 <= icmp_ln362_fu_2812_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln312_fu_3410_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                patches_parameters_0_addr_reg_4289 <= zext_ln318_9_fu_3530_p1(10 - 1 downto 0);
                patches_parameters_1_addr_reg_4294 <= zext_ln318_9_fu_3530_p1(10 - 1 downto 0);
                patches_parameters_2_addr_reg_4299 <= zext_ln318_9_fu_3530_p1(10 - 1 downto 0);
                patches_parameters_3_addr_reg_4304 <= zext_ln318_9_fu_3530_p1(10 - 1 downto 0);
                patches_parameters_4_addr_3_reg_4309 <= zext_ln318_9_fu_3530_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln333_1_fu_2208_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    patches_superpoints_0_addr_6_reg_3737(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_10_addr_6_reg_3837(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_11_addr_6_reg_3847(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_12_addr_6_reg_3857(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_13_addr_6_reg_3867(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_14_addr_6_reg_3877(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_15_addr_6_reg_3887(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_16_addr_6_reg_3897(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_17_addr_6_reg_3907(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_18_addr_6_reg_3917(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_19_addr_6_reg_3927(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_1_addr_6_reg_3747(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_20_addr_6_reg_3937(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_21_addr_6_reg_3947(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_22_addr_6_reg_3957(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_23_addr_6_reg_3967(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_24_addr_6_reg_3977(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_25_addr_6_reg_3987(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_26_addr_6_reg_3997(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_27_addr_6_reg_4007(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_28_addr_6_reg_4017(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_29_addr_6_reg_4027(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_2_addr_6_reg_3757(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_30_addr_7_reg_4037(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_31_addr_11_reg_4047(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_3_addr_6_reg_3767(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_4_addr_6_reg_3777(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_5_addr_6_reg_3787(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_6_addr_6_reg_3797(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_7_addr_6_reg_3807(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_8_addr_6_reg_3817(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                    patches_superpoints_9_addr_6_reg_3827(9 downto 4) <= zext_ln336_fu_2297_p1(10 - 1 downto 0)(9 downto 4);
                trunc_ln335_reg_3726 <= trunc_ln335_fu_2219_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln298_fu_3057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln298_2_reg_4208 <= select_ln298_2_fu_3083_p3;
                select_ln300_3_reg_4214 <= select_ln300_3_fu_3167_p3;
                select_ln302_3_reg_4219 <= select_ln302_3_fu_3253_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln312_fu_3410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                select_ln312_2_reg_4278 <= select_ln312_2_fu_3454_p3;
                select_ln314_3_reg_4284 <= select_ln314_3_fu_3482_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln348_fu_2397_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                select_ln348_2_reg_4077 <= select_ln348_2_fu_2423_p3;
                select_ln350_3_reg_4083 <= select_ln350_3_fu_2507_p3;
                select_ln352_3_reg_4088 <= select_ln352_3_fu_2593_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln362_fu_2812_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln362_2_reg_4147 <= select_ln362_2_fu_2856_p3;
                select_ln364_3_reg_4158 <= select_ln364_3_fu_2884_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln362_fu_2812_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                select_ln364_reg_4153 <= select_ln364_fu_2876_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                wp_superpoints1_load_2_reg_3697 <= wp_superpoints1_q0;
                wp_superpoints1_load_reg_3672 <= wp_superpoints1_q1;
                wp_superpoints2_load_2_reg_3702 <= wp_superpoints2_q0;
                wp_superpoints2_load_reg_3677 <= wp_superpoints2_q1;
                wp_superpoints3_load_2_reg_3707 <= wp_superpoints3_q0;
                wp_superpoints3_load_reg_3682 <= wp_superpoints3_q1;
                wp_superpoints4_load_2_reg_3712 <= wp_superpoints4_q0;
                wp_superpoints4_load_reg_3687 <= wp_superpoints4_q1;
                wp_superpoints_load_2_reg_3692 <= wp_superpoints_q0;
                wp_superpoints_load_reg_3667 <= wp_superpoints_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    zext_ln348_reg_4063(33 downto 2) <= zext_ln348_fu_2387_p1(33 downto 2);
            end if;
        end if;
    end process;
    patches_superpoints_0_addr_6_reg_3737(3 downto 0) <= "0110";
    patches_superpoints_1_addr_6_reg_3747(3 downto 0) <= "0110";
    patches_superpoints_2_addr_6_reg_3757(3 downto 0) <= "0110";
    patches_superpoints_3_addr_6_reg_3767(3 downto 0) <= "0110";
    patches_superpoints_4_addr_6_reg_3777(3 downto 0) <= "0110";
    patches_superpoints_5_addr_6_reg_3787(3 downto 0) <= "0110";
    patches_superpoints_6_addr_6_reg_3797(3 downto 0) <= "0110";
    patches_superpoints_7_addr_6_reg_3807(3 downto 0) <= "0110";
    patches_superpoints_8_addr_6_reg_3817(3 downto 0) <= "0110";
    patches_superpoints_9_addr_6_reg_3827(3 downto 0) <= "0110";
    patches_superpoints_10_addr_6_reg_3837(3 downto 0) <= "0110";
    patches_superpoints_11_addr_6_reg_3847(3 downto 0) <= "0110";
    patches_superpoints_12_addr_6_reg_3857(3 downto 0) <= "0110";
    patches_superpoints_13_addr_6_reg_3867(3 downto 0) <= "0110";
    patches_superpoints_14_addr_6_reg_3877(3 downto 0) <= "0110";
    patches_superpoints_15_addr_6_reg_3887(3 downto 0) <= "0110";
    patches_superpoints_16_addr_6_reg_3897(3 downto 0) <= "0110";
    patches_superpoints_17_addr_6_reg_3907(3 downto 0) <= "0110";
    patches_superpoints_18_addr_6_reg_3917(3 downto 0) <= "0110";
    patches_superpoints_19_addr_6_reg_3927(3 downto 0) <= "0110";
    patches_superpoints_20_addr_6_reg_3937(3 downto 0) <= "0110";
    patches_superpoints_21_addr_6_reg_3947(3 downto 0) <= "0110";
    patches_superpoints_22_addr_6_reg_3957(3 downto 0) <= "0110";
    patches_superpoints_23_addr_6_reg_3967(3 downto 0) <= "0110";
    patches_superpoints_24_addr_6_reg_3977(3 downto 0) <= "0110";
    patches_superpoints_25_addr_6_reg_3987(3 downto 0) <= "0110";
    patches_superpoints_26_addr_6_reg_3997(3 downto 0) <= "0110";
    patches_superpoints_27_addr_6_reg_4007(3 downto 0) <= "0110";
    patches_superpoints_28_addr_6_reg_4017(3 downto 0) <= "0110";
    patches_superpoints_29_addr_6_reg_4027(3 downto 0) <= "0110";
    patches_superpoints_30_addr_7_reg_4037(3 downto 0) <= "0110";
    patches_superpoints_31_addr_11_reg_4047(3 downto 0) <= "0110";
    zext_ln348_reg_4063(1 downto 0) <= "00";
    zext_ln348_reg_4063(34) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln295_fu_2133_p2, ap_CS_fsm_state2, icmp_ln333_fu_2198_p2, icmp_ln333_1_reg_3717, icmp_ln335_reg_4052, icmp_ln346_fu_2374_p2, ap_CS_fsm_state7, ap_enable_reg_pp1_iter0, icmp_ln348_fu_2397_p2, ap_enable_reg_pp2_iter0, icmp_ln362_fu_2812_p2, ap_enable_reg_pp3_iter0, icmp_ln298_fu_3057_p2, ap_enable_reg_pp4_iter0, icmp_ln312_fu_3410_p2, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_CS_fsm_state6, icmp_ln336_fu_2359_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln295_fu_2133_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln295_fu_2133_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln333_fu_2198_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln336_fu_2359_p2 = ap_const_lv1_1) and (icmp_ln335_reg_4052 = ap_const_lv1_1) and (icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln333_1_reg_3717 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln346_fu_2374_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln348_fu_2397_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln348_fu_2397_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((icmp_ln362_fu_2812_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((icmp_ln362_fu_2812_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((icmp_ln298_fu_3057_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln298_fu_3057_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((icmp_ln312_fu_3410_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((icmp_ln312_fu_3410_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln298_2_fu_3051_p2 <= std_logic_vector(unsigned(indvar_flatten37_reg_2001) + unsigned(ap_const_lv10_1));
    add_ln298_fu_3063_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_phi_fu_2016_p4) + unsigned(ap_const_lv3_1));
    add_ln300_2_fu_3370_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_2023) + unsigned(ap_const_lv8_1));
    add_ln300_fu_3147_p2 <= std_logic_vector(unsigned(select_ln298_fu_3075_p3) + unsigned(ap_const_lv2_1));
    add_ln302_2_fu_3356_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_2045) + unsigned(ap_const_lv7_1));
    add_ln302_fu_3227_p2 <= std_logic_vector(unsigned(select_ln300_fu_3159_p3) + unsigned(ap_const_lv5_1));
    add_ln304_fu_3350_p2 <= std_logic_vector(unsigned(select_ln302_fu_3245_p3) + unsigned(ap_const_lv2_1));
    add_ln306_5_fu_3265_p2 <= std_logic_vector(signed(sext_ln306_fu_3193_p1) + signed(zext_ln306_10_fu_3261_p1));
    add_ln306_6_fu_3293_p2 <= std_logic_vector(unsigned(zext_ln302_fu_3205_p1) + unsigned(zext_ln306_10_fu_3261_p1));
    add_ln306_7_fu_3329_p2 <= std_logic_vector(unsigned(sub_ln306_3_fu_3287_p2) + unsigned(zext_ln306_12_fu_3325_p1));
    add_ln306_8_fu_3335_p2 <= std_logic_vector(unsigned(sub_ln306_4_fu_3315_p2) + unsigned(zext_ln306_11_fu_3321_p1));
    add_ln306_fu_3179_p2 <= std_logic_vector(signed(sext_ln300_fu_3113_p1) + signed(zext_ln306_9_fu_3175_p1));
    add_ln312_2_fu_3404_p2 <= std_logic_vector(unsigned(indvar_flatten58_reg_2078) + unsigned(ap_const_lv7_1));
    add_ln312_fu_3416_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_12_phi_fu_2093_p4) + unsigned(ap_const_lv3_1));
    add_ln314_2_fu_3550_p2 <= std_logic_vector(unsigned(indvar_flatten44_reg_2100) + unsigned(ap_const_lv6_1));
    add_ln314_fu_3462_p2 <= std_logic_vector(unsigned(select_ln312_fu_3428_p3) + unsigned(ap_const_lv3_1));
    add_ln316_fu_3544_p2 <= std_logic_vector(unsigned(select_ln314_fu_3474_p3) + unsigned(ap_const_lv3_1));
    add_ln318_fu_3524_p2 <= std_logic_vector(unsigned(sub_ln318_fu_3514_p2) + unsigned(zext_ln318_8_fu_3520_p1));
    add_ln333_fu_2213_p2 <= std_logic_vector(unsigned(i_reg_1656) + unsigned(ap_const_lv31_1));
    add_ln335_2_fu_2249_p2 <= std_logic_vector(unsigned(add_ln335_fu_2243_p2) + unsigned(ap_const_lv10_63));
    add_ln335_fu_2243_p2 <= std_logic_vector(unsigned(tmp_323_cast_fu_2223_p3) + unsigned(tmp_324_cast_fu_2235_p3));
    add_ln336_fu_2291_p2 <= std_logic_vector(unsigned(add_ln335_fu_2243_p2) + unsigned(ap_const_lv10_66));
    add_ln348_2_fu_2391_p2 <= std_logic_vector(unsigned(indvar_flatten104_reg_1869) + unsigned(ap_const_lv10_1));
    add_ln348_fu_2403_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_13_phi_fu_1884_p4) + unsigned(ap_const_lv3_1));
    add_ln350_2_fu_2710_p2 <= std_logic_vector(unsigned(indvar_flatten80_reg_1891) + unsigned(ap_const_lv8_1));
    add_ln350_fu_2487_p2 <= std_logic_vector(unsigned(select_ln348_fu_2415_p3) + unsigned(ap_const_lv2_1));
    add_ln352_2_fu_2696_p2 <= std_logic_vector(unsigned(indvar_flatten66_reg_1913) + unsigned(ap_const_lv7_1));
    add_ln352_fu_2567_p2 <= std_logic_vector(unsigned(select_ln350_fu_2499_p3) + unsigned(ap_const_lv5_1));
    add_ln354_fu_2690_p2 <= std_logic_vector(unsigned(select_ln352_fu_2585_p3) + unsigned(ap_const_lv2_1));
    add_ln356_5_fu_2605_p2 <= std_logic_vector(signed(sext_ln356_fu_2533_p1) + signed(zext_ln356_10_fu_2601_p1));
    add_ln356_6_fu_2633_p2 <= std_logic_vector(unsigned(zext_ln352_fu_2545_p1) + unsigned(zext_ln356_10_fu_2601_p1));
    add_ln356_7_fu_2669_p2 <= std_logic_vector(unsigned(sub_ln356_3_fu_2627_p2) + unsigned(zext_ln356_12_fu_2665_p1));
    add_ln356_8_fu_2675_p2 <= std_logic_vector(unsigned(sub_ln356_4_fu_2655_p2) + unsigned(zext_ln356_11_fu_2661_p1));
    add_ln356_fu_2519_p2 <= std_logic_vector(signed(sext_ln350_fu_2453_p1) + signed(zext_ln356_9_fu_2515_p1));
    add_ln362_2_fu_2806_p2 <= std_logic_vector(unsigned(indvar_flatten126_reg_1946) + unsigned(ap_const_lv7_1));
    add_ln362_fu_2818_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_14_phi_fu_1961_p4) + unsigned(ap_const_lv3_1));
    add_ln364_2_fu_2947_p2 <= std_logic_vector(unsigned(indvar_flatten112_reg_1968) + unsigned(ap_const_lv6_1));
    add_ln364_fu_2864_p2 <= std_logic_vector(unsigned(select_ln362_fu_2830_p3) + unsigned(ap_const_lv3_1));
    add_ln366_fu_2941_p2 <= std_logic_vector(unsigned(select_ln364_fu_2876_p3) + unsigned(ap_const_lv3_1));
    add_ln368_3_fu_3002_p2 <= std_logic_vector(unsigned(sub_ln368_fu_2993_p2) + unsigned(zext_ln368_16_fu_2999_p1));
    add_ln368_4_fu_2926_p2 <= std_logic_vector(unsigned(sub_ln368_2_fu_2916_p2) + unsigned(zext_ln368_15_fu_2922_p1));
    add_ln368_fu_2964_p2 <= std_logic_vector(unsigned(zext_ln348_reg_4063) + unsigned(zext_ln368_13_fu_2961_p1));
    add_ln376_fu_3045_p2 <= std_logic_vector(unsigned(n_patches_read) + unsigned(ap_const_lv32_1));
    and_ln298_2_fu_3141_p2 <= (xor_ln298_fu_3117_p2 and icmp_ln302_fu_3135_p2);
    and_ln298_fu_3129_p2 <= (xor_ln298_fu_3117_p2 and icmp_ln304_fu_3123_p2);
    and_ln300_fu_3221_p2 <= (or_ln300_2_fu_3215_p2 and and_ln298_fu_3129_p2);
    and_ln312_fu_3448_p2 <= (xor_ln312_fu_3436_p2 and icmp_ln316_fu_3442_p2);
    and_ln348_2_fu_2481_p2 <= (xor_ln348_fu_2457_p2 and icmp_ln352_fu_2475_p2);
    and_ln348_fu_2469_p2 <= (xor_ln348_fu_2457_p2 and icmp_ln354_fu_2463_p2);
    and_ln350_fu_2561_p2 <= (or_ln350_2_fu_2555_p2 and and_ln348_fu_2469_p2);
    and_ln362_fu_2850_p2 <= (xor_ln362_fu_2838_p2 and icmp_ln366_fu_2844_p2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(15);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_2062_assign_proc : process(icmp_ln333_1_reg_3717, icmp_ln335_reg_4052, ap_CS_fsm_state6)
    begin
                ap_condition_2062 <= ((icmp_ln335_reg_4052 = ap_const_lv1_1) and (icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6));
    end process;


    ap_condition_2351_assign_proc : process(n_patches_read_7_read_fu_320_p2)
    begin
                ap_condition_2351 <= (not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_13)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_12)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_11)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_10)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_F)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_E)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_D)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_C)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_B)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_A)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_9)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_8)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_7)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_6)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_5)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_4)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_3)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_2)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_20)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1F)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1E)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1D)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1C)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1B)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1A)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_19)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_18)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_17)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_16)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_15)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_14)));
    end process;


    ap_condition_pp1_exit_iter0_state8_assign_proc : process(icmp_ln348_fu_2397_p2)
    begin
        if ((icmp_ln348_fu_2397_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state11_assign_proc : process(icmp_ln362_fu_2812_p2)
    begin
        if ((icmp_ln362_fu_2812_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state15_assign_proc : process(icmp_ln298_fu_3057_p2)
    begin
        if ((icmp_ln298_fu_3057_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state18_assign_proc : process(icmp_ln312_fu_3410_p2)
    begin
        if ((icmp_ln312_fu_3410_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_a_12_phi_fu_2093_p4_assign_proc : process(a_12_reg_2089, ap_CS_fsm_pp4_stage0, icmp_ln312_reg_4274, select_ln312_2_reg_4278, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln312_reg_4274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_a_12_phi_fu_2093_p4 <= select_ln312_2_reg_4278;
        else 
            ap_phi_mux_a_12_phi_fu_2093_p4 <= a_12_reg_2089;
        end if; 
    end process;


    ap_phi_mux_a_13_phi_fu_1884_p4_assign_proc : process(a_13_reg_1880, ap_CS_fsm_pp1_stage0, icmp_ln348_reg_4073, select_ln348_2_reg_4077, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_a_13_phi_fu_1884_p4 <= select_ln348_2_reg_4077;
        else 
            ap_phi_mux_a_13_phi_fu_1884_p4 <= a_13_reg_1880;
        end if; 
    end process;


    ap_phi_mux_a_14_phi_fu_1961_p4_assign_proc : process(a_14_reg_1957, ap_CS_fsm_pp2_stage0, icmp_ln362_reg_4143, select_ln362_2_reg_4147, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln362_reg_4143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_a_14_phi_fu_1961_p4 <= select_ln362_2_reg_4147;
        else 
            ap_phi_mux_a_14_phi_fu_1961_p4 <= a_14_reg_1957;
        end if; 
    end process;


    ap_phi_mux_a_phi_fu_2016_p4_assign_proc : process(a_reg_2012, ap_CS_fsm_pp3_stage0, icmp_ln298_reg_4204, select_ln298_2_reg_4208, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_a_phi_fu_2016_p4 <= select_ln298_2_reg_4208;
        else 
            ap_phi_mux_a_phi_fu_2016_p4 <= a_reg_2012;
        end if; 
    end process;


    ap_phi_mux_b_15_phi_fu_2115_p4_assign_proc : process(b_15_reg_2111, ap_CS_fsm_pp4_stage0, icmp_ln312_reg_4274, select_ln314_3_reg_4284, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln312_reg_4274 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_b_15_phi_fu_2115_p4 <= select_ln314_3_reg_4284;
        else 
            ap_phi_mux_b_15_phi_fu_2115_p4 <= b_15_reg_2111;
        end if; 
    end process;


    ap_phi_mux_b_16_phi_fu_1906_p4_assign_proc : process(b_16_reg_1902, ap_CS_fsm_pp1_stage0, icmp_ln348_reg_4073, select_ln350_3_reg_4083, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_b_16_phi_fu_1906_p4 <= select_ln350_3_reg_4083;
        else 
            ap_phi_mux_b_16_phi_fu_1906_p4 <= b_16_reg_1902;
        end if; 
    end process;


    ap_phi_mux_b_17_phi_fu_1983_p4_assign_proc : process(b_17_reg_1979, ap_CS_fsm_pp2_stage0, icmp_ln362_reg_4143, select_ln364_3_reg_4158, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln362_reg_4143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_b_17_phi_fu_1983_p4 <= select_ln364_3_reg_4158;
        else 
            ap_phi_mux_b_17_phi_fu_1983_p4 <= b_17_reg_1979;
        end if; 
    end process;


    ap_phi_mux_b_phi_fu_2038_p4_assign_proc : process(b_reg_2034, ap_CS_fsm_pp3_stage0, icmp_ln298_reg_4204, select_ln300_3_reg_4214, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_b_phi_fu_2038_p4 <= select_ln300_3_reg_4214;
        else 
            ap_phi_mux_b_phi_fu_2038_p4 <= b_reg_2034;
        end if; 
    end process;


    ap_phi_mux_c_16_phi_fu_1928_p4_assign_proc : process(c_16_reg_1924, ap_CS_fsm_pp1_stage0, icmp_ln348_reg_4073, select_ln352_3_reg_4088, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln348_reg_4073 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_c_16_phi_fu_1928_p4 <= select_ln352_3_reg_4088;
        else 
            ap_phi_mux_c_16_phi_fu_1928_p4 <= c_16_reg_1924;
        end if; 
    end process;


    ap_phi_mux_c_phi_fu_2060_p4_assign_proc : process(c_reg_2056, ap_CS_fsm_pp3_stage0, icmp_ln298_reg_4204, select_ln302_3_reg_4219, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_c_phi_fu_2060_p4 <= select_ln302_3_reg_4219;
        else 
            ap_phi_mux_c_phi_fu_2060_p4 <= c_reg_2056;
        end if; 
    end process;


    ap_phi_mux_empty_152_phi_fu_1670_p64_assign_proc : process(patches_superpoints_0_q0, patches_superpoints_1_q0, patches_superpoints_2_q0, patches_superpoints_3_q0, patches_superpoints_4_q0, patches_superpoints_5_q0, patches_superpoints_6_q0, patches_superpoints_7_q0, patches_superpoints_8_q0, patches_superpoints_9_q0, patches_superpoints_10_q0, patches_superpoints_11_q0, patches_superpoints_12_q0, patches_superpoints_13_q0, patches_superpoints_14_q0, patches_superpoints_15_q0, patches_superpoints_16_q0, patches_superpoints_17_q0, patches_superpoints_18_q0, patches_superpoints_19_q0, patches_superpoints_20_q0, patches_superpoints_21_q0, patches_superpoints_22_q0, patches_superpoints_23_q0, patches_superpoints_24_q0, patches_superpoints_25_q0, patches_superpoints_26_q0, patches_superpoints_27_q0, patches_superpoints_28_q0, patches_superpoints_29_q0, patches_superpoints_30_q0, patches_superpoints_31_q0, n_patches_read_7_read_fu_320_p2, icmp_ln333_1_reg_3717, ap_CS_fsm_state5, ap_condition_2351)
    begin
        if (((icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
            if ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_20)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_31_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1F)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_30_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1E)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_29_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1D)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_28_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1C)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_27_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_26_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_25_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_24_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_23_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_22_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_21_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_20_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_19_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_18_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_17_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_16_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_10)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_15_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_F)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_14_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_E)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_13_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_D)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_12_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_C)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_11_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_B)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_10_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_A)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_9_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_9)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_8_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_8)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_7_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_7)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_6_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_5_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_4_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_3_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_3)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_2_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_2)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_1_q0;
            elsif ((ap_const_boolean_1 = ap_condition_2351)) then 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= patches_superpoints_0_q0;
            else 
                ap_phi_mux_empty_152_phi_fu_1670_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_empty_152_phi_fu_1670_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_empty_153_phi_fu_1771_p64_assign_proc : process(patches_superpoints_0_q0, patches_superpoints_1_q0, patches_superpoints_2_q0, patches_superpoints_3_q0, patches_superpoints_4_q0, patches_superpoints_5_q0, patches_superpoints_6_q0, patches_superpoints_7_q0, patches_superpoints_8_q0, patches_superpoints_9_q0, patches_superpoints_10_q0, patches_superpoints_11_q0, patches_superpoints_12_q0, patches_superpoints_13_q0, patches_superpoints_14_q0, patches_superpoints_15_q0, patches_superpoints_16_q0, patches_superpoints_17_q0, patches_superpoints_18_q0, patches_superpoints_19_q0, patches_superpoints_20_q0, patches_superpoints_21_q0, patches_superpoints_22_q0, patches_superpoints_23_q0, patches_superpoints_24_q0, patches_superpoints_25_q0, patches_superpoints_26_q0, patches_superpoints_27_q0, patches_superpoints_28_q0, patches_superpoints_29_q0, patches_superpoints_30_q0, patches_superpoints_31_q0, n_patches_read_7_read_fu_320_p2, ap_condition_2351, ap_condition_2062)
    begin
        if ((ap_const_boolean_1 = ap_condition_2062)) then
            if ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_20)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_31_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1F)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_30_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1E)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_29_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1D)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_28_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1C)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_27_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_26_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_25_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_24_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_23_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_22_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_21_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_20_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_19_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_18_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_17_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_16_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_10)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_15_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_F)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_14_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_E)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_13_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_D)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_12_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_C)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_11_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_B)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_10_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_A)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_9_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_9)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_8_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_8)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_7_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_7)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_6_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_6)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_5_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_5)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_4_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_4)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_3_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_3)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_2_q0;
            elsif ((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_2)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_1_q0;
            elsif ((ap_const_boolean_1 = ap_condition_2351)) then 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= patches_superpoints_0_q0;
            else 
                ap_phi_mux_empty_153_phi_fu_1771_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_empty_153_phi_fu_1771_p64 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_147_fu_2153_p2 <= (tmp_150_fu_2145_p3 or ap_const_lv34_1);
    empty_148_fu_2159_p1 <= empty_147_fu_2153_p2(7 - 1 downto 0);
    empty_149_fu_2171_p1 <= empty_147_fu_2153_p2(9 - 1 downto 0);
    empty_150_fu_2183_p2 <= std_logic_vector(unsigned(p_shl7_cast_fu_2163_p3) - unsigned(p_shl8_cast_fu_2175_p3));
    empty_151_fu_2194_p1 <= patches_parameters_4_q0(32 - 1 downto 0);
    i_cast_fu_2204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1656),32));
    icmp_ln295_fu_2133_p2 <= "1" when (n_patches_read = ap_const_lv32_0) else "0";
    icmp_ln298_fu_3057_p2 <= "1" when (indvar_flatten37_reg_2001 = ap_const_lv10_2D0) else "0";
    icmp_ln300_fu_3069_p2 <= "1" when (indvar_flatten13_reg_2023 = ap_const_lv8_90) else "0";
    icmp_ln302_fu_3135_p2 <= "1" when (indvar_flatten_reg_2045 = ap_const_lv7_30) else "0";
    icmp_ln304_fu_3123_p2 <= "1" when (d_reg_2067 = ap_const_lv2_3) else "0";
    icmp_ln312_fu_3410_p2 <= "1" when (indvar_flatten58_reg_2078 = ap_const_lv7_78) else "0";
    icmp_ln314_fu_3422_p2 <= "1" when (indvar_flatten44_reg_2100 = ap_const_lv6_18) else "0";
    icmp_ln316_fu_3442_p2 <= "1" when (c_15_reg_2122 = ap_const_lv3_6) else "0";
    icmp_ln333_1_fu_2208_p2 <= "1" when (signed(i_cast_fu_2204_p1) < signed(empty_151_reg_3658)) else "0";
    icmp_ln333_fu_2198_p2 <= "1" when (signed(empty_151_fu_2194_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln335_fu_2343_p2 <= "1" when (ap_phi_mux_empty_152_phi_fu_1670_p64 = tmp_fu_2333_p7) else "0";
    icmp_ln336_fu_2359_p2 <= "1" when (ap_phi_mux_empty_153_phi_fu_1771_p64 = tmp_124_fu_2349_p7) else "0";
    icmp_ln346_fu_2374_p2 <= "1" when (signed(tmp_205_fu_2365_p4) < signed(ap_const_lv27_1)) else "0";
    icmp_ln348_fu_2397_p2 <= "1" when (indvar_flatten104_reg_1869 = ap_const_lv10_2D0) else "0";
    icmp_ln350_fu_2409_p2 <= "1" when (indvar_flatten80_reg_1891 = ap_const_lv8_90) else "0";
    icmp_ln352_fu_2475_p2 <= "1" when (indvar_flatten66_reg_1913 = ap_const_lv7_30) else "0";
    icmp_ln354_fu_2463_p2 <= "1" when (d_10_reg_1935 = ap_const_lv2_3) else "0";
    icmp_ln362_fu_2812_p2 <= "1" when (indvar_flatten126_reg_1946 = ap_const_lv7_78) else "0";
    icmp_ln364_fu_2824_p2 <= "1" when (indvar_flatten112_reg_1968 = ap_const_lv6_18) else "0";
    icmp_ln366_fu_2844_p2 <= "1" when (c_17_reg_1990 = ap_const_lv3_6) else "0";

    n_patches_assign_proc : process(icmp_ln295_reg_3649, icmp_ln333_reg_3663, icmp_ln333_1_reg_3717, icmp_ln346_reg_4059, add_ln376_fu_3045_p2, ap_CS_fsm_state13, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            n_patches <= ap_const_lv32_1;
        elsif (((icmp_ln346_reg_4059 = ap_const_lv1_1) and (icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (icmp_ln333_reg_3663 = ap_const_lv1_1) and (icmp_ln295_reg_3649 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            n_patches <= add_ln376_fu_3045_p2;
        else 
            n_patches <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    n_patches_ap_vld_assign_proc : process(icmp_ln295_reg_3649, icmp_ln333_reg_3663, icmp_ln333_1_reg_3717, icmp_ln346_reg_4059, ap_CS_fsm_state13, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((icmp_ln346_reg_4059 = ap_const_lv1_1) and (icmp_ln333_1_reg_3717 = ap_const_lv1_1) and (icmp_ln333_reg_3663 = ap_const_lv1_1) and (icmp_ln295_reg_3649 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            n_patches_ap_vld <= ap_const_logic_1;
        else 
            n_patches_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    n_patches_read_7_read_fu_320_p2 <= n_patches_read;
    or_ln300_2_fu_3215_p2 <= (xor_ln300_fu_3209_p2 or icmp_ln300_fu_3069_p2);
    or_ln300_fu_3153_p2 <= (icmp_ln300_fu_3069_p2 or and_ln298_2_fu_3141_p2);
    or_ln302_2_fu_3239_p2 <= (or_ln302_fu_3233_p2 or icmp_ln300_fu_3069_p2);
    or_ln302_fu_3233_p2 <= (and_ln300_fu_3221_p2 or and_ln298_2_fu_3141_p2);
    or_ln314_fu_3468_p2 <= (icmp_ln314_fu_3422_p2 or and_ln312_fu_3448_p2);
    or_ln350_2_fu_2555_p2 <= (xor_ln350_fu_2549_p2 or icmp_ln350_fu_2409_p2);
    or_ln350_fu_2493_p2 <= (icmp_ln350_fu_2409_p2 or and_ln348_2_fu_2481_p2);
    or_ln352_2_fu_2579_p2 <= (or_ln352_fu_2573_p2 or icmp_ln350_fu_2409_p2);
    or_ln352_fu_2573_p2 <= (and_ln350_fu_2561_p2 or and_ln348_2_fu_2481_p2);
    or_ln364_fu_2870_p2 <= (icmp_ln364_fu_2824_p2 or and_ln362_fu_2850_p2);
    p_cast_fu_2189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_150_fu_2183_p2),64));
    p_shl11_cast_fu_2647_p3 <= (trunc_ln356_6_fu_2643_p1 & ap_const_lv2_0);
    p_shl12_cast_fu_2619_p3 <= (trunc_ln356_4_fu_2615_p1 & ap_const_lv2_0);
    p_shl14_cast_fu_2896_p3 <= (trunc_ln368_5_fu_2892_p1 & ap_const_lv3_0);
    p_shl16_cast_fu_2973_p3 <= (trunc_ln368_fu_2969_p1 & ap_const_lv3_0);
    p_shl17_cast_fu_2985_p3 <= (trunc_ln368_4_fu_2981_p1 & ap_const_lv1_0);
    p_shl3_cast_fu_3279_p3 <= (trunc_ln306_4_fu_3275_p1 & ap_const_lv2_0);
    p_shl7_cast_fu_2163_p3 <= (empty_148_fu_2159_p1 & ap_const_lv3_0);
    p_shl8_cast_fu_2175_p3 <= (empty_149_fu_2171_p1 & ap_const_lv1_0);
    p_shl_cast_fu_3307_p3 <= (trunc_ln306_6_fu_3303_p1 & ap_const_lv2_0);

    patches_parameters_0_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, patches_parameters_0_addr_reg_4289, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_17_fu_3008_p1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_0_address0 <= patches_parameters_0_addr_reg_4289;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_0_address0 <= zext_ln368_17_fu_3008_p1(10 - 1 downto 0);
        else 
            patches_parameters_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_0_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_0_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_126_fu_3025_p7, tmp_123_fu_3572_p7)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_0_d0 <= tmp_123_fu_3572_p7;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_0_d0 <= tmp_126_fu_3025_p7;
        else 
            patches_parameters_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_0_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, select_ln362_2_reg_4147, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, select_ln312_2_reg_4278, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if (((not((select_ln312_2_reg_4278 = ap_const_lv3_1)) and not((select_ln312_2_reg_4278 = ap_const_lv3_2)) and not((select_ln312_2_reg_4278 = ap_const_lv3_3)) and not((select_ln312_2_reg_4278 = ap_const_lv3_4)) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or (not((select_ln362_2_reg_4147 = ap_const_lv3_1)) and not((select_ln362_2_reg_4147 = ap_const_lv3_2)) and not((select_ln362_2_reg_4147 = ap_const_lv3_3)) and not((select_ln362_2_reg_4147 = ap_const_lv3_4)) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_0_we0 <= ap_const_logic_1;
        else 
            patches_parameters_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_1_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, patches_parameters_1_addr_reg_4294, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_17_fu_3008_p1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_1_address0 <= patches_parameters_1_addr_reg_4294;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_1_address0 <= zext_ln368_17_fu_3008_p1(10 - 1 downto 0);
        else 
            patches_parameters_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_1_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_1_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_1_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_126_fu_3025_p7, tmp_123_fu_3572_p7)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_1_d0 <= tmp_123_fu_3572_p7;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_1_d0 <= tmp_126_fu_3025_p7;
        else 
            patches_parameters_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_1_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, select_ln362_2_reg_4147, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, select_ln312_2_reg_4278, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (select_ln312_2_reg_4278 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (select_ln362_2_reg_4147 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_1_we0 <= ap_const_logic_1;
        else 
            patches_parameters_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_2_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, patches_parameters_2_addr_reg_4299, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_17_fu_3008_p1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_2_address0 <= patches_parameters_2_addr_reg_4299;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_2_address0 <= zext_ln368_17_fu_3008_p1(10 - 1 downto 0);
        else 
            patches_parameters_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_2_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_2_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_2_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_126_fu_3025_p7, tmp_123_fu_3572_p7)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_2_d0 <= tmp_123_fu_3572_p7;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_2_d0 <= tmp_126_fu_3025_p7;
        else 
            patches_parameters_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_2_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, select_ln362_2_reg_4147, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, select_ln312_2_reg_4278, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (select_ln312_2_reg_4278 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (select_ln362_2_reg_4147 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_2_we0 <= ap_const_logic_1;
        else 
            patches_parameters_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_3_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, patches_parameters_3_addr_reg_4304, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_17_fu_3008_p1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_3_address0 <= patches_parameters_3_addr_reg_4304;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_3_address0 <= zext_ln368_17_fu_3008_p1(10 - 1 downto 0);
        else 
            patches_parameters_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_3_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_3_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_3_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_126_fu_3025_p7, tmp_123_fu_3572_p7)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_3_d0 <= tmp_123_fu_3572_p7;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_3_d0 <= tmp_126_fu_3025_p7;
        else 
            patches_parameters_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_3_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, select_ln362_2_reg_4147, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, select_ln312_2_reg_4278, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (select_ln312_2_reg_4278 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (select_ln362_2_reg_4147 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_3_we0 <= ap_const_logic_1;
        else 
            patches_parameters_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_4_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, patches_parameters_4_addr_3_reg_4309, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, p_cast_fu_2189_p1, zext_ln368_17_fu_3008_p1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_4_address0 <= patches_parameters_4_addr_3_reg_4309;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_4_address0 <= zext_ln368_17_fu_3008_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patches_parameters_4_address0 <= p_cast_fu_2189_p1(10 - 1 downto 0);
        else 
            patches_parameters_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_4_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_4_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_4_d0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1, ap_block_pp2_stage0, ap_block_pp4_stage0, tmp_126_fu_3025_p7, tmp_123_fu_3572_p7)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            patches_parameters_4_d0 <= tmp_123_fu_3572_p7;
        elsif (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            patches_parameters_4_d0 <= tmp_126_fu_3025_p7;
        else 
            patches_parameters_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_4_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, select_ln362_2_reg_4147, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, select_ln312_2_reg_4278, ap_enable_reg_pp2_iter1, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (select_ln312_2_reg_4278 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (select_ln362_2_reg_4147 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            patches_parameters_4_we0 <= ap_const_logic_1;
        else 
            patches_parameters_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_0_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_0_addr_6_reg_3737, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1, ap_block_pp1_stage0, ap_block_pp3_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1, zext_ln306_13_fu_3384_p1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            patches_superpoints_0_address0 <= zext_ln306_13_fu_3384_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_0_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_0_address0 <= patches_superpoints_0_addr_6_reg_3737;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_0_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_0_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_0_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1, ap_block_pp1_stage0, ap_block_pp3_stage0, tmp_125_fu_2759_p7, tmp_s_fu_3388_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            patches_superpoints_0_d0 <= tmp_s_fu_3388_p7;
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_0_d0 <= tmp_125_fu_2759_p7;
        else 
            patches_superpoints_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_0_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, icmp_ln298_reg_4204, ap_enable_reg_pp1_iter1, ap_enable_reg_pp3_iter1)
    begin
        if (((not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_13)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_12)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_11)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_10)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_F)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_E)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_D)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_C)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_B)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_A)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_9)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_8)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_7)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_6)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_5)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_4)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_3)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_2)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1F)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1E)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1D)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1C)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1B)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1A)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_19)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_18)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_17)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_16)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_15)) and not((n_patches_read_7_read_fu_320_p2 = ap_const_lv32_14)) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln298_reg_4204 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            patches_superpoints_0_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_10_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_10_addr_6_reg_3837, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_10_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_10_address0 <= patches_superpoints_10_addr_6_reg_3837;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_10_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_10_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_10_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_10_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_10_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_A) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_10_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_11_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_11_addr_6_reg_3847, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_11_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_11_address0 <= patches_superpoints_11_addr_6_reg_3847;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_11_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_11_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_11_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_11_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_11_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_B) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_11_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_12_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_12_addr_6_reg_3857, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_12_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_12_address0 <= patches_superpoints_12_addr_6_reg_3857;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_12_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_12_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_12_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_12_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_12_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_C) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_12_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_13_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_13_addr_6_reg_3867, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_13_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_13_address0 <= patches_superpoints_13_addr_6_reg_3867;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_13_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_13_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_13_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_13_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_13_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_D) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_13_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_14_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_14_addr_6_reg_3877, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_14_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_14_address0 <= patches_superpoints_14_addr_6_reg_3877;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_14_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_14_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_14_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_14_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_14_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_E) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_14_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_15_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_15_addr_6_reg_3887, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_15_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_15_address0 <= patches_superpoints_15_addr_6_reg_3887;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_15_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_15_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_15_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_15_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_15_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_F) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_15_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_16_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_16_addr_6_reg_3897, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_16_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_16_address0 <= patches_superpoints_16_addr_6_reg_3897;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_16_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_16_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_16_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_16_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_16_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_10) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_16_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_17_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_17_addr_6_reg_3907, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_17_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_17_address0 <= patches_superpoints_17_addr_6_reg_3907;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_17_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_17_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_17_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_17_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_17_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_11) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_17_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_18_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_18_addr_6_reg_3917, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_18_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_18_address0 <= patches_superpoints_18_addr_6_reg_3917;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_18_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_18_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_18_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_18_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_18_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_12) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_18_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_19_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_19_addr_6_reg_3927, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_19_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_19_address0 <= patches_superpoints_19_addr_6_reg_3927;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_19_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_19_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_19_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_19_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_19_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_13) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_19_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_1_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_1_addr_6_reg_3747, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_1_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_1_address0 <= patches_superpoints_1_addr_6_reg_3747;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_1_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_1_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_1_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_1_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_1_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_1_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_20_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_20_addr_6_reg_3937, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_20_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_20_address0 <= patches_superpoints_20_addr_6_reg_3937;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_20_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_20_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_20_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_20_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_20_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_20_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_21_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_21_addr_6_reg_3947, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_21_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_21_address0 <= patches_superpoints_21_addr_6_reg_3947;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_21_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_21_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_21_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_21_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_21_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_15) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_21_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_22_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_22_addr_6_reg_3957, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_22_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_22_address0 <= patches_superpoints_22_addr_6_reg_3957;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_22_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_22_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_22_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_22_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_22_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_16) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_22_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_23_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_23_addr_6_reg_3967, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_23_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_23_address0 <= patches_superpoints_23_addr_6_reg_3967;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_23_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_23_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_23_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_23_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_23_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_17) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_23_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_24_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_24_addr_6_reg_3977, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_24_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_24_address0 <= patches_superpoints_24_addr_6_reg_3977;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_24_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_24_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_24_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_24_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_24_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_18) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_24_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_25_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_25_addr_6_reg_3987, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_25_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_25_address0 <= patches_superpoints_25_addr_6_reg_3987;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_25_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_25_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_25_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_25_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_25_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_25_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_26_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_26_addr_6_reg_3997, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_26_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_26_address0 <= patches_superpoints_26_addr_6_reg_3997;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_26_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_26_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_26_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_26_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_26_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1A) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_26_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_27_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_27_addr_6_reg_4007, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_27_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_27_address0 <= patches_superpoints_27_addr_6_reg_4007;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_27_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_27_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_27_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_27_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_27_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1B) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_27_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_28_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_28_addr_6_reg_4017, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_28_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_28_address0 <= patches_superpoints_28_addr_6_reg_4017;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_28_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_28_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_28_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_28_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_28_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1C) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_28_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_29_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_29_addr_6_reg_4027, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_29_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_29_address0 <= patches_superpoints_29_addr_6_reg_4027;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_29_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_29_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_29_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_29_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_29_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1D) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_29_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_2_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_2_addr_6_reg_3757, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_2_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_2_address0 <= patches_superpoints_2_addr_6_reg_3757;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_2_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_2_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_2_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_2_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_2_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_2_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_30_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_30_addr_7_reg_4037, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_30_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_30_address0 <= patches_superpoints_30_addr_7_reg_4037;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_30_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_30_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_30_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_30_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_30_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1E) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_30_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_31_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_31_addr_11_reg_4047, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_31_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_31_address0 <= patches_superpoints_31_addr_11_reg_4047;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_31_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_31_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_31_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_31_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_31_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_1F) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_31_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_3_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_3_addr_6_reg_3767, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_3_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_3_address0 <= patches_superpoints_3_addr_6_reg_3767;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_3_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_3_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_3_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_3_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_3_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_3_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_4_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_4_addr_6_reg_3777, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_4_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_4_address0 <= patches_superpoints_4_addr_6_reg_3777;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_4_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_4_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_4_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_4_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_4_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_4_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_5_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_5_addr_6_reg_3787, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_5_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_5_address0 <= patches_superpoints_5_addr_6_reg_3787;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_5_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_5_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_5_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_5_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_5_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_5_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_6_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_6_addr_6_reg_3797, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_6_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_6_address0 <= patches_superpoints_6_addr_6_reg_3797;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_6_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_6_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_6_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_6_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_6_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_6_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_7_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_7_addr_6_reg_3807, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_7_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_7_address0 <= patches_superpoints_7_addr_6_reg_3807;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_7_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_7_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_7_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_7_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_7_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_7) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_7_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_8_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_8_addr_6_reg_3817, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_8_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_8_address0 <= patches_superpoints_8_addr_6_reg_3817;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_8_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_8_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_8_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_8_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_8_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_8_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_9_address0_assign_proc : process(ap_CS_fsm_state4, patches_superpoints_9_addr_6_reg_3827, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln335_fu_2255_p1, zext_ln356_13_fu_2724_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_9_address0 <= zext_ln356_13_fu_2724_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_superpoints_9_address0 <= patches_superpoints_9_addr_6_reg_3827;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patches_superpoints_9_address0 <= zext_ln335_fu_2255_p1(10 - 1 downto 0);
        else 
            patches_superpoints_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_9_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            patches_superpoints_9_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    patches_superpoints_9_d0 <= tmp_125_fu_2759_p7;

    patches_superpoints_9_we0_assign_proc : process(n_patches_read_7_read_fu_320_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (n_patches_read_7_read_fu_320_p2 = ap_const_lv32_9) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_superpoints_9_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln298_2_fu_3083_p3 <= 
        add_ln298_fu_3063_p2 when (icmp_ln300_fu_3069_p2(0) = '1') else 
        ap_phi_mux_a_phi_fu_2016_p4;
    select_ln298_fu_3075_p3 <= 
        ap_const_lv2_0 when (icmp_ln300_fu_3069_p2(0) = '1') else 
        ap_phi_mux_b_phi_fu_2038_p4;
    select_ln300_3_fu_3167_p3 <= 
        add_ln300_fu_3147_p2 when (and_ln298_2_fu_3141_p2(0) = '1') else 
        select_ln298_fu_3075_p3;
    select_ln300_4_fu_3376_p3 <= 
        ap_const_lv8_1 when (icmp_ln300_fu_3069_p2(0) = '1') else 
        add_ln300_2_fu_3370_p2;
    select_ln300_fu_3159_p3 <= 
        ap_const_lv5_0 when (or_ln300_fu_3153_p2(0) = '1') else 
        ap_phi_mux_c_phi_fu_2060_p4;
    select_ln302_3_fu_3253_p3 <= 
        add_ln302_fu_3227_p2 when (and_ln300_fu_3221_p2(0) = '1') else 
        select_ln300_fu_3159_p3;
    select_ln302_4_fu_3362_p3 <= 
        ap_const_lv7_1 when (or_ln300_fu_3153_p2(0) = '1') else 
        add_ln302_2_fu_3356_p2;
    select_ln302_fu_3245_p3 <= 
        ap_const_lv2_0 when (or_ln302_2_fu_3239_p2(0) = '1') else 
        d_reg_2067;
    select_ln312_2_fu_3454_p3 <= 
        add_ln312_fu_3416_p2 when (icmp_ln314_fu_3422_p2(0) = '1') else 
        ap_phi_mux_a_12_phi_fu_2093_p4;
    select_ln312_fu_3428_p3 <= 
        ap_const_lv3_0 when (icmp_ln314_fu_3422_p2(0) = '1') else 
        ap_phi_mux_b_15_phi_fu_2115_p4;
    select_ln314_3_fu_3482_p3 <= 
        add_ln314_fu_3462_p2 when (and_ln312_fu_3448_p2(0) = '1') else 
        select_ln312_fu_3428_p3;
    select_ln314_4_fu_3556_p3 <= 
        ap_const_lv6_1 when (icmp_ln314_fu_3422_p2(0) = '1') else 
        add_ln314_2_fu_3550_p2;
    select_ln314_fu_3474_p3 <= 
        ap_const_lv3_0 when (or_ln314_fu_3468_p2(0) = '1') else 
        c_15_reg_2122;
    select_ln348_2_fu_2423_p3 <= 
        add_ln348_fu_2403_p2 when (icmp_ln350_fu_2409_p2(0) = '1') else 
        ap_phi_mux_a_13_phi_fu_1884_p4;
    select_ln348_fu_2415_p3 <= 
        ap_const_lv2_0 when (icmp_ln350_fu_2409_p2(0) = '1') else 
        ap_phi_mux_b_16_phi_fu_1906_p4;
    select_ln350_3_fu_2507_p3 <= 
        add_ln350_fu_2487_p2 when (and_ln348_2_fu_2481_p2(0) = '1') else 
        select_ln348_fu_2415_p3;
    select_ln350_4_fu_2716_p3 <= 
        ap_const_lv8_1 when (icmp_ln350_fu_2409_p2(0) = '1') else 
        add_ln350_2_fu_2710_p2;
    select_ln350_fu_2499_p3 <= 
        ap_const_lv5_0 when (or_ln350_fu_2493_p2(0) = '1') else 
        ap_phi_mux_c_16_phi_fu_1928_p4;
    select_ln352_3_fu_2593_p3 <= 
        add_ln352_fu_2567_p2 when (and_ln350_fu_2561_p2(0) = '1') else 
        select_ln350_fu_2499_p3;
    select_ln352_4_fu_2702_p3 <= 
        ap_const_lv7_1 when (or_ln350_fu_2493_p2(0) = '1') else 
        add_ln352_2_fu_2696_p2;
    select_ln352_fu_2585_p3 <= 
        ap_const_lv2_0 when (or_ln352_2_fu_2579_p2(0) = '1') else 
        d_10_reg_1935;
    select_ln362_2_fu_2856_p3 <= 
        add_ln362_fu_2818_p2 when (icmp_ln364_fu_2824_p2(0) = '1') else 
        ap_phi_mux_a_14_phi_fu_1961_p4;
    select_ln362_fu_2830_p3 <= 
        ap_const_lv3_0 when (icmp_ln364_fu_2824_p2(0) = '1') else 
        ap_phi_mux_b_17_phi_fu_1983_p4;
    select_ln364_3_fu_2884_p3 <= 
        add_ln364_fu_2864_p2 when (and_ln362_fu_2850_p2(0) = '1') else 
        select_ln362_fu_2830_p3;
    select_ln364_4_fu_2953_p3 <= 
        ap_const_lv6_1 when (icmp_ln364_fu_2824_p2(0) = '1') else 
        add_ln364_2_fu_2947_p2;
    select_ln364_fu_2876_p3 <= 
        ap_const_lv3_0 when (or_ln364_fu_2870_p2(0) = '1') else 
        c_17_reg_1990;
        sext_ln300_fu_3113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln306_fu_3107_p2),7));

        sext_ln306_fu_3193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_201_fu_3185_p3),62));

        sext_ln350_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln356_fu_2447_p2),7));

        sext_ln356_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_206_fu_2525_p3),62));

    sub_fu_2139_p2 <= std_logic_vector(unsigned(n_patches_read) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_ln306_3_fu_3287_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_3279_p3) - unsigned(trunc_ln306_fu_3271_p1));
    sub_ln306_4_fu_3315_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_3307_p3) - unsigned(trunc_ln306_5_fu_3299_p1));
    sub_ln306_fu_3107_p2 <= std_logic_vector(unsigned(zext_ln306_8_fu_3103_p1) - unsigned(zext_ln306_fu_3091_p1));
    sub_ln318_fu_3514_p2 <= std_logic_vector(unsigned(zext_ln318_6_fu_3498_p1) - unsigned(zext_ln318_7_fu_3510_p1));
    sub_ln356_3_fu_2627_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_2619_p3) - unsigned(trunc_ln356_fu_2611_p1));
    sub_ln356_4_fu_2655_p2 <= std_logic_vector(unsigned(p_shl11_cast_fu_2647_p3) - unsigned(trunc_ln356_5_fu_2639_p1));
    sub_ln356_fu_2447_p2 <= std_logic_vector(unsigned(zext_ln356_8_fu_2443_p1) - unsigned(zext_ln356_fu_2431_p1));
    sub_ln368_2_fu_2916_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_2896_p3) - unsigned(zext_ln368_14_fu_2912_p1));
    sub_ln368_fu_2993_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_2973_p3) - unsigned(p_shl17_cast_fu_2985_p3));
    tmp_123_fu_3572_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters5_q0),64));
    tmp_123_fu_3572_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters7_q0),64));
    tmp_126_fu_3025_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters5_q0),64));
    tmp_126_fu_3025_p4 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wp_parameters7_q0),64));
    tmp_150_fu_2145_p3 <= (sub_fu_2139_p2 & ap_const_lv2_0);
    tmp_151_fu_3095_p3 <= (select_ln298_2_fu_3083_p3 & ap_const_lv2_0);
    tmp_152_fu_2380_p3 <= (n_patches_read & ap_const_lv2_0);
    tmp_153_fu_2435_p3 <= (select_ln348_2_fu_2423_p3 & ap_const_lv2_0);
    tmp_201_fu_3185_p3 <= (add_ln306_fu_3179_p2 & ap_const_lv4_0);
    tmp_202_fu_3197_p3 <= (select_ln300_3_fu_3167_p3 & ap_const_lv4_0);
    tmp_203_fu_3490_p3 <= (select_ln314_3_fu_3482_p3 & ap_const_lv3_0);
    tmp_204_fu_3502_p3 <= (select_ln314_3_fu_3482_p3 & ap_const_lv1_0);
    tmp_205_fu_2365_p4 <= n_patches_read(31 downto 5);
    tmp_206_fu_2525_p3 <= (add_ln356_fu_2519_p2 & ap_const_lv4_0);
    tmp_207_fu_2537_p3 <= (select_ln350_3_fu_2507_p3 & ap_const_lv4_0);
    tmp_208_fu_2904_p3 <= (select_ln364_3_fu_2884_p3 & ap_const_lv1_0);
    tmp_323_cast_fu_2223_p3 <= (trunc_ln335_fu_2219_p1 & ap_const_lv7_0);
    tmp_324_cast_fu_2235_p3 <= (trunc_ln335_2_fu_2231_p1 & ap_const_lv4_0);
    trunc_ln306_4_fu_3275_p1 <= add_ln306_5_fu_3265_p2(8 - 1 downto 0);
    trunc_ln306_5_fu_3299_p1 <= add_ln306_6_fu_3293_p2(8 - 1 downto 0);
    trunc_ln306_6_fu_3303_p1 <= add_ln306_6_fu_3293_p2(6 - 1 downto 0);
    trunc_ln306_fu_3271_p1 <= add_ln306_5_fu_3265_p2(10 - 1 downto 0);
    trunc_ln335_2_fu_2231_p1 <= i_reg_1656(6 - 1 downto 0);
    trunc_ln335_fu_2219_p1 <= i_reg_1656(3 - 1 downto 0);
    trunc_ln356_4_fu_2615_p1 <= add_ln356_5_fu_2605_p2(8 - 1 downto 0);
    trunc_ln356_5_fu_2639_p1 <= add_ln356_6_fu_2633_p2(8 - 1 downto 0);
    trunc_ln356_6_fu_2643_p1 <= add_ln356_6_fu_2633_p2(6 - 1 downto 0);
    trunc_ln356_fu_2611_p1 <= add_ln356_5_fu_2605_p2(10 - 1 downto 0);
    trunc_ln368_4_fu_2981_p1 <= add_ln368_fu_2964_p2(9 - 1 downto 0);
    trunc_ln368_5_fu_2892_p1 <= select_ln364_3_fu_2884_p3(2 - 1 downto 0);
    trunc_ln368_fu_2969_p1 <= add_ln368_fu_2964_p2(7 - 1 downto 0);

    wp_parameters5_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_18_fu_2932_p1, zext_ln318_9_fu_3530_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            wp_parameters5_address0 <= zext_ln318_9_fu_3530_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters5_address0 <= zext_ln368_18_fu_2932_p1(5 - 1 downto 0);
        else 
            wp_parameters5_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters5_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            wp_parameters5_ce0 <= ap_const_logic_1;
        else 
            wp_parameters5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters6_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_18_fu_2932_p1, zext_ln318_9_fu_3530_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            wp_parameters6_address0 <= zext_ln318_9_fu_3530_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters6_address0 <= zext_ln368_18_fu_2932_p1(5 - 1 downto 0);
        else 
            wp_parameters6_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters6_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            wp_parameters6_ce0 <= ap_const_logic_1;
        else 
            wp_parameters6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters7_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_18_fu_2932_p1, zext_ln318_9_fu_3530_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            wp_parameters7_address0 <= zext_ln318_9_fu_3530_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters7_address0 <= zext_ln368_18_fu_2932_p1(5 - 1 downto 0);
        else 
            wp_parameters7_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters7_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            wp_parameters7_ce0 <= ap_const_logic_1;
        else 
            wp_parameters7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters8_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_18_fu_2932_p1, zext_ln318_9_fu_3530_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            wp_parameters8_address0 <= zext_ln318_9_fu_3530_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters8_address0 <= zext_ln368_18_fu_2932_p1(5 - 1 downto 0);
        else 
            wp_parameters8_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            wp_parameters8_ce0 <= ap_const_logic_1;
        else 
            wp_parameters8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_parameters_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp2_stage0, ap_block_pp4_stage0, zext_ln368_18_fu_2932_p1, zext_ln318_9_fu_3530_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            wp_parameters_address0 <= zext_ln318_9_fu_3530_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            wp_parameters_address0 <= zext_ln368_18_fu_2932_p1(5 - 1 downto 0);
        else 
            wp_parameters_address0 <= "XXXXX";
        end if; 
    end process;


    wp_parameters_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            wp_parameters_ce0 <= ap_const_logic_1;
        else 
            wp_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln356_14_fu_2681_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints1_address0 <= zext_ln356_14_fu_2681_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints1_address0 <= ap_const_lv64_66(8 - 1 downto 0);
        else 
            wp_superpoints1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln306_14_fu_3341_p1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            wp_superpoints1_address1 <= zext_ln306_14_fu_3341_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints1_address1 <= ap_const_lv64_63(8 - 1 downto 0);
        else 
            wp_superpoints1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints1_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints1_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            wp_superpoints1_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln356_14_fu_2681_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints2_address0 <= zext_ln356_14_fu_2681_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints2_address0 <= ap_const_lv64_66(8 - 1 downto 0);
        else 
            wp_superpoints2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln306_14_fu_3341_p1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            wp_superpoints2_address1 <= zext_ln306_14_fu_3341_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints2_address1 <= ap_const_lv64_63(8 - 1 downto 0);
        else 
            wp_superpoints2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints2_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints2_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            wp_superpoints2_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln356_14_fu_2681_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints3_address0 <= zext_ln356_14_fu_2681_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints3_address0 <= ap_const_lv64_66(8 - 1 downto 0);
        else 
            wp_superpoints3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln306_14_fu_3341_p1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            wp_superpoints3_address1 <= zext_ln306_14_fu_3341_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints3_address1 <= ap_const_lv64_63(8 - 1 downto 0);
        else 
            wp_superpoints3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints3_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints3_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            wp_superpoints3_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln356_14_fu_2681_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints4_address0 <= zext_ln356_14_fu_2681_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints4_address0 <= ap_const_lv64_66(8 - 1 downto 0);
        else 
            wp_superpoints4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln306_14_fu_3341_p1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            wp_superpoints4_address1 <= zext_ln306_14_fu_3341_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints4_address1 <= ap_const_lv64_63(8 - 1 downto 0);
        else 
            wp_superpoints4_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints4_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints4_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            wp_superpoints4_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, zext_ln356_14_fu_2681_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            wp_superpoints_address0 <= zext_ln356_14_fu_2681_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints_address0 <= ap_const_lv64_66(8 - 1 downto 0);
        else 
            wp_superpoints_address0 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, zext_ln306_14_fu_3341_p1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            wp_superpoints_address1 <= zext_ln306_14_fu_3341_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wp_superpoints_address1 <= ap_const_lv64_63(8 - 1 downto 0);
        else 
            wp_superpoints_address1 <= "XXXXXXXX";
        end if; 
    end process;


    wp_superpoints_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            wp_superpoints_ce0 <= ap_const_logic_1;
        else 
            wp_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wp_superpoints_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            wp_superpoints_ce1 <= ap_const_logic_1;
        else 
            wp_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln298_fu_3117_p2 <= (icmp_ln300_fu_3069_p2 xor ap_const_lv1_1);
    xor_ln300_fu_3209_p2 <= (icmp_ln302_fu_3135_p2 xor ap_const_lv1_1);
    xor_ln312_fu_3436_p2 <= (icmp_ln314_fu_3422_p2 xor ap_const_lv1_1);
    xor_ln348_fu_2457_p2 <= (icmp_ln350_fu_2409_p2 xor ap_const_lv1_1);
    xor_ln350_fu_2549_p2 <= (icmp_ln352_fu_2475_p2 xor ap_const_lv1_1);
    xor_ln362_fu_2838_p2 <= (icmp_ln364_fu_2824_p2 xor ap_const_lv1_1);
    zext_ln302_fu_3205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_202_fu_3197_p3),62));
    zext_ln306_10_fu_3261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln302_3_fu_3253_p3),62));
    zext_ln306_11_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln302_fu_3245_p3),8));
    zext_ln306_12_fu_3325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln302_fu_3245_p3),10));
    zext_ln306_13_fu_3384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln306_7_reg_4224),64));
    zext_ln306_14_fu_3341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln306_8_fu_3335_p2),64));
    zext_ln306_8_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_fu_3095_p3),6));
    zext_ln306_9_fu_3175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln300_3_fu_3167_p3),7));
    zext_ln306_fu_3091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln298_2_fu_3083_p3),6));
    zext_ln318_6_fu_3498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_3490_p3),10));
    zext_ln318_7_fu_3510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_204_fu_3502_p3),10));
    zext_ln318_8_fu_3520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln314_fu_3474_p3),10));
    zext_ln318_9_fu_3530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln318_fu_3524_p2),64));
    zext_ln335_fu_2255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln335_2_fu_2249_p2),64));
    zext_ln336_fu_2297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln336_fu_2291_p2),64));
    zext_ln348_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_152_fu_2380_p3),35));
    zext_ln352_fu_2545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_207_fu_2537_p3),62));
    zext_ln356_10_fu_2601_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln352_3_fu_2593_p3),62));
    zext_ln356_11_fu_2661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln352_fu_2585_p3),8));
    zext_ln356_12_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln352_fu_2585_p3),10));
    zext_ln356_13_fu_2724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln356_7_reg_4093),64));
    zext_ln356_14_fu_2681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln356_8_fu_2675_p2),64));
    zext_ln356_8_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_153_fu_2435_p3),6));
    zext_ln356_9_fu_2515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln350_3_fu_2507_p3),7));
    zext_ln356_fu_2431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln348_2_fu_2423_p3),6));
    zext_ln368_13_fu_2961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln364_3_reg_4158),35));
    zext_ln368_14_fu_2912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_208_fu_2904_p3),5));
    zext_ln368_15_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln364_fu_2876_p3),5));
    zext_ln368_16_fu_2999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln364_reg_4153),10));
    zext_ln368_17_fu_3008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln368_3_fu_3002_p2),64));
    zext_ln368_18_fu_2932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln368_4_fu_2926_p2),64));
end behav;
