// Seed: 1621505135
macromodule module_0 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    id_8,
    output tri id_5,
    output supply0 id_6
);
  wire id_9;
  wire id_10;
  id_11(
      id_12[-1]
  );
endmodule
module module_1 (
    output uwire id_0,
    input tri0 void id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    output wor id_8
);
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.type_15 = 0;
endmodule
