// Seed: 2774502839
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    output logic id_4,
    output uwire id_5,
    input uwire id_6,
    output wor id_7,
    output wire id_8,
    output wire id_9
    , id_11
);
  id_12(
      .id_0(1), .id_1(id_6)
  );
  wire id_13;
  wire id_14;
  assign id_5 = id_1;
  supply1 id_15, id_16;
  wire id_17;
  assign id_16 = 1;
  always @(1 or 1 == {id_3, 1}) begin : LABEL_0
    #1;
    id_4 <= 1;
  end
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output tri id_2,
    output uwire id_3,
    output tri id_4,
    input supply1 id_5,
    output logic id_6,
    output wand id_7,
    output wor id_8,
    input wor id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12
);
  tri1 id_14 = 1;
  wire id_15;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4,
      id_11,
      id_6,
      id_4,
      id_12,
      id_4,
      id_4,
      id_10
  );
  assign modCall_1.type_5 = 0;
  id_16(
      .id_0(1),
      .id_1(id_6),
      .id_2(1),
      .id_3(),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(""),
      .id_8(1 == 1),
      .id_9(),
      .id_10(1),
      .id_11(1),
      .id_12(id_2),
      .id_13(),
      .id_14(1),
      .id_15(),
      .id_16(1),
      .id_17(1),
      .id_18(1),
      .id_19(1),
      .id_20(id_5)
  );
  always @(posedge id_11 or negedge (1)) id_6 <= 1;
endmodule
