static unsigned long F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\n__asm__ __volatile__("ldxa [%%g0] %1, %0"\r\n: "=&r" (ret)\r\n: "i" (ASI_SAFARI_CONFIG));\r\nreturn V_1 ;\r\n}\r\nstatic void F_2 ( unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("stxa %0, [%%g0] %1\n\t"\r\n"membar #Sync"\r\n:\r\n: "r" (val), "i" (ASI_SAFARI_CONFIG)\r\n: "memory");\r\n}\r\nstatic unsigned long F_3 ( unsigned int V_3 , unsigned long V_4 )\r\n{\r\nunsigned long V_5 = F_4 ( V_3 ) / 1000 ;\r\nunsigned long V_1 ;\r\nswitch ( V_4 & V_6 ) {\r\ncase V_7 :\r\nV_1 = V_5 / 1 ;\r\nbreak;\r\ncase V_8 :\r\nV_1 = V_5 / 2 ;\r\nbreak;\r\ncase V_9 :\r\nV_1 = V_5 / 32 ;\r\nbreak;\r\ndefault:\r\nF_5 () ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic unsigned int F_6 ( unsigned int V_3 )\r\n{\r\nT_1 V_10 ;\r\nunsigned long V_11 ;\r\nunsigned int V_1 ;\r\nF_7 ( & V_10 , F_8 ( V_12 ) ) ;\r\nF_9 ( V_12 , F_10 ( V_3 ) ) ;\r\nV_11 = F_1 () ;\r\nV_1 = F_3 ( V_3 , V_11 ) ;\r\nF_9 ( V_12 , & V_10 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic int F_11 ( struct V_13 * V_14 , unsigned int V_15 )\r\n{\r\nunsigned int V_3 = V_14 -> V_3 ;\r\nunsigned long V_16 , V_17 , V_11 ;\r\nT_1 V_10 ;\r\nF_7 ( & V_10 , F_8 ( V_12 ) ) ;\r\nF_9 ( V_12 , F_10 ( V_3 ) ) ;\r\nV_17 = F_4 ( V_3 ) / 1000 ;\r\nswitch ( V_15 ) {\r\ncase 0 :\r\nV_16 = V_7 ;\r\nV_17 /= 1 ;\r\nbreak;\r\ncase 1 :\r\nV_16 = V_8 ;\r\nV_17 /= 2 ;\r\nbreak;\r\ncase 2 :\r\nV_16 = V_9 ;\r\nV_17 /= 32 ;\r\nbreak;\r\ndefault:\r\nF_5 () ;\r\n}\r\nV_11 = F_1 () ;\r\nV_11 &= ~ V_6 ;\r\nV_11 |= V_16 ;\r\nF_2 ( V_11 ) ;\r\nF_9 ( V_12 , & V_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_12 ( struct V_13 * V_14 )\r\n{\r\nunsigned int V_3 = V_14 -> V_3 ;\r\nunsigned long V_5 = F_4 ( V_3 ) / 1000 ;\r\nstruct V_18 * V_19 =\r\n& V_20 [ V_3 ] . V_19 [ 0 ] ;\r\nV_19 [ 0 ] . V_21 = 0 ;\r\nV_19 [ 0 ] . V_22 = V_5 / 1 ;\r\nV_19 [ 1 ] . V_21 = 1 ;\r\nV_19 [ 1 ] . V_22 = V_5 / 2 ;\r\nV_19 [ 2 ] . V_21 = 2 ;\r\nV_19 [ 2 ] . V_22 = V_5 / 32 ;\r\nV_19 [ 3 ] . V_21 = 0 ;\r\nV_19 [ 3 ] . V_22 = V_23 ;\r\nV_14 -> V_24 . V_25 = 0 ;\r\nV_14 -> V_26 = V_5 ;\r\nreturn F_13 ( V_14 , V_19 ) ;\r\n}\r\nstatic int F_14 ( struct V_13 * V_14 )\r\n{\r\nif ( V_27 )\r\nF_11 ( V_14 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_15 ( void )\r\n{\r\nunsigned long V_28 , V_29 , V_30 ;\r\nint V_1 ;\r\nif ( V_31 != V_32 && V_31 != V_33 )\r\nreturn - V_34 ;\r\n__asm__("rdpr %%ver, %0" : "=r" (ver));\r\nV_28 = ( ( V_30 >> 48 ) & 0xffff ) ;\r\nV_29 = ( ( V_30 >> 32 ) & 0xffff ) ;\r\nif ( V_28 == V_35 &&\r\n( V_29 == V_36 ||\r\nV_29 == V_37 ||\r\nV_29 == V_38 ||\r\nV_29 == V_39 ) ) {\r\nstruct V_40 * V_41 ;\r\nV_1 = - V_42 ;\r\nV_41 = F_16 ( sizeof( * V_41 ) , V_43 ) ;\r\nif ( ! V_41 )\r\ngoto V_44;\r\nV_20 = F_16 ( ( V_45 * sizeof( * V_20 ) ) ,\r\nV_43 ) ;\r\nif ( ! V_20 )\r\ngoto V_44;\r\nV_41 -> V_46 = F_12 ;\r\nV_41 -> V_47 = V_48 ;\r\nV_41 -> V_49 = F_11 ;\r\nV_41 -> V_50 = F_6 ;\r\nV_41 -> exit = F_14 ;\r\nstrcpy ( V_41 -> V_51 , L_1 ) ;\r\nV_27 = V_41 ;\r\nV_1 = F_17 ( V_41 ) ;\r\nif ( V_1 )\r\ngoto V_44;\r\nreturn 0 ;\r\nV_44:\r\nif ( V_41 ) {\r\nF_18 ( V_41 ) ;\r\nV_27 = NULL ;\r\n}\r\nF_18 ( V_20 ) ;\r\nV_20 = NULL ;\r\nreturn V_1 ;\r\n}\r\nreturn - V_34 ;\r\n}\r\nstatic void T_3 F_19 ( void )\r\n{\r\nif ( V_27 ) {\r\nF_20 ( V_27 ) ;\r\nF_18 ( V_27 ) ;\r\nV_27 = NULL ;\r\nF_18 ( V_20 ) ;\r\nV_20 = NULL ;\r\n}\r\n}
