--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 339214 paths analyzed, 32636 endpoints analyzed, 1827 failing endpoints
 1827 timing errors detected. (0 setup errors, 1827 hold errors, 0 component switching limit errors)
 Minimum period is   9.996ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001e2 (SLICE_X29Y174.CIN), 2282 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.996ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y117.XQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X46Y79.G1      net (fanout=609)      1.818   tfm_inst/CalculateVdd_mux
    SLICE_X46Y79.Y       Tilo                  0.195   tfm_inst/subfpce19
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X35Y116.G4     net (fanout=119)      3.670   tfm_inst/N287
    SLICE_X35Y116.XMUX   Tif5x                 0.574   tfm_inst/inst_addfp/sig000002ca
                                                       tfm_inst/addfpb<1>96_F
                                                       tfm_inst/addfpb<1>96
    SLICE_X29Y166.G4     net (fanout=2)        1.791   tfm_inst/addfpb<1>
    SLICE_X29Y166.COUT   Topcyg                0.559   tfm_inst/inst_addfp/sig0000039f
                                                       tfm_inst/inst_addfp/blk00000422
                                                       tfm_inst/inst_addfp/blk000001e0
    SLICE_X29Y167.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039f
    SLICE_X29Y167.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a1
                                                       tfm_inst/inst_addfp/blk000001df
                                                       tfm_inst/inst_addfp/blk000001de
    SLICE_X29Y168.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a1
    SLICE_X29Y168.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a3
                                                       tfm_inst/inst_addfp/blk000001dd
                                                       tfm_inst/inst_addfp/blk000001dc
    SLICE_X29Y169.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a3
    SLICE_X29Y169.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a5
                                                       tfm_inst/inst_addfp/blk000001db
                                                       tfm_inst/inst_addfp/blk000001da
    SLICE_X29Y170.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a5
    SLICE_X29Y170.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig00000397
                                                       tfm_inst/inst_addfp/blk000001d9
                                                       tfm_inst/inst_addfp/blk000001d8
    SLICE_X29Y171.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000397
    SLICE_X29Y171.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk000001d7
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X29Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X29Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X29Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X29Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X29Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X29Y174.CLK    Tcinck                0.427   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.996ns (2.717ns logic, 7.279ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y117.XQ     Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X46Y79.G1      net (fanout=609)      1.818   tfm_inst/CalculateVdd_mux
    SLICE_X46Y79.Y       Tilo                  0.195   tfm_inst/subfpce19
                                                       tfm_inst/fixed2floata<0>21
    SLICE_X35Y116.F4     net (fanout=119)      3.670   tfm_inst/N287
    SLICE_X35Y116.XMUX   Tif5x                 0.566   tfm_inst/inst_addfp/sig000002ca
                                                       tfm_inst/addfpb<1>96_G
                                                       tfm_inst/addfpb<1>96
    SLICE_X29Y166.G4     net (fanout=2)        1.791   tfm_inst/addfpb<1>
    SLICE_X29Y166.COUT   Topcyg                0.559   tfm_inst/inst_addfp/sig0000039f
                                                       tfm_inst/inst_addfp/blk00000422
                                                       tfm_inst/inst_addfp/blk000001e0
    SLICE_X29Y167.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039f
    SLICE_X29Y167.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a1
                                                       tfm_inst/inst_addfp/blk000001df
                                                       tfm_inst/inst_addfp/blk000001de
    SLICE_X29Y168.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a1
    SLICE_X29Y168.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a3
                                                       tfm_inst/inst_addfp/blk000001dd
                                                       tfm_inst/inst_addfp/blk000001dc
    SLICE_X29Y169.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a3
    SLICE_X29Y169.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003a5
                                                       tfm_inst/inst_addfp/blk000001db
                                                       tfm_inst/inst_addfp/blk000001da
    SLICE_X29Y170.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003a5
    SLICE_X29Y170.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig00000397
                                                       tfm_inst/inst_addfp/blk000001d9
                                                       tfm_inst/inst_addfp/blk000001d8
    SLICE_X29Y171.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000397
    SLICE_X29Y171.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk000001d7
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X29Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X29Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X29Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X29Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X29Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X29Y174.CLK    Tcinck                0.427   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (2.709ns logic, 7.279ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_addfp/blk000001e2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.553ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_addfp/blk000001e2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y117.YQ     Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X27Y165.F4     net (fanout=344)      3.897   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X27Y165.X      Tilo                  0.194   tfm_inst/addfpa<10>62
                                                       tfm_inst/addfpa<10>62
    SLICE_X35Y167.G2     net (fanout=2)        0.840   tfm_inst/addfpa<10>62
    SLICE_X35Y167.XMUX   Tif5x                 0.574   N3632
                                                       tfm_inst/addfpa<10>115_SW02
                                                       tfm_inst/addfpa<10>115_SW0_f5
    SLICE_X28Y166.G1     net (fanout=1)        1.093   N3632
    SLICE_X28Y166.XMUX   Tif5x                 0.560   tfm_inst/inst_addfp/sig000002b4
                                                       tfm_inst/addfpa<10>1292
                                                       tfm_inst/addfpa<10>129_f5
    SLICE_X29Y171.F3     net (fanout=2)        0.883   tfm_inst/addfpa<10>
    SLICE_X29Y171.COUT   Topcyf                0.573   tfm_inst/inst_addfp/sig00000399
                                                       tfm_inst/inst_addfp/blk0000036c
                                                       tfm_inst/inst_addfp/blk000001d7
                                                       tfm_inst/inst_addfp/blk000001d6
    SLICE_X29Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig00000399
    SLICE_X29Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039b
                                                       tfm_inst/inst_addfp/blk000001d5
                                                       tfm_inst/inst_addfp/blk000001d4
    SLICE_X29Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039b
    SLICE_X29Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig0000039d
                                                       tfm_inst/inst_addfp/blk000001d3
                                                       tfm_inst/inst_addfp/blk000001d2
    SLICE_X29Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig0000039d
    SLICE_X29Y174.CLK    Tcinck                0.427   tfm_inst/inst_addfp/sig000003b7
                                                       tfm_inst/inst_addfp/sig0000039d_rt
                                                       tfm_inst/inst_addfp/blk000001e2
    -------------------------------------------------  ---------------------------
    Total                                      9.553ns (2.840ns logic, 6.713ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_addfp/blk000001d1 (SLICE_X25Y174.CIN), 1993 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.985ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y112.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X38Y111.G2     net (fanout=1)        0.531   tfm_inst/CalculateVdd_mux1
    SLICE_X38Y111.Y      Tilo                  0.195   tfm_inst/divfpb<29>12
                                                       tfm_inst/fixed2floata<0>11
    SLICE_X26Y133.G1     net (fanout=232)      3.185   tfm_inst/N281
    SLICE_X26Y133.XMUX   Tif5x                 0.560   tfm_inst/addfpa<17>29
                                                       tfm_inst/addfpa<17>292
                                                       tfm_inst/addfpa<17>29_f5
    SLICE_X30Y146.G2     net (fanout=2)        1.072   tfm_inst/addfpa<17>29
    SLICE_X30Y146.XMUX   Tif5x                 0.560   tfm_inst/inst_addfp/sig000002bb
                                                       tfm_inst/addfpa<17>1292
                                                       tfm_inst/addfpa<17>129_f5
    SLICE_X25Y167.G3     net (fanout=3)        2.022   tfm_inst/addfpa<17>
    SLICE_X25Y167.COUT   Topcyg                0.559   tfm_inst/inst_addfp/sig000003df
                                                       tfm_inst/inst_addfp/blk0000044e
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X25Y168.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003df
    SLICE_X25Y168.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e1
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X25Y169.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e1
    SLICE_X25Y169.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e3
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X25Y170.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X25Y170.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X25Y171.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X25Y171.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d7
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X25Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X25Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d9
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X25Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X25Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003db
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X25Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X25Y174.CLK    Tcinck                0.445   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c2
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.985ns (3.175ns logic, 6.810ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.975ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y112.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X38Y111.G2     net (fanout=1)        0.531   tfm_inst/CalculateVdd_mux1
    SLICE_X38Y111.Y      Tilo                  0.195   tfm_inst/divfpb<29>12
                                                       tfm_inst/fixed2floata<0>11
    SLICE_X26Y133.G1     net (fanout=232)      3.185   tfm_inst/N281
    SLICE_X26Y133.XMUX   Tif5x                 0.560   tfm_inst/addfpa<17>29
                                                       tfm_inst/addfpa<17>292
                                                       tfm_inst/addfpa<17>29_f5
    SLICE_X30Y146.F2     net (fanout=2)        1.067   tfm_inst/addfpa<17>29
    SLICE_X30Y146.XMUX   Tif5x                 0.555   tfm_inst/inst_addfp/sig000002bb
                                                       tfm_inst/addfpa<17>1291
                                                       tfm_inst/addfpa<17>129_f5
    SLICE_X25Y167.G3     net (fanout=3)        2.022   tfm_inst/addfpa<17>
    SLICE_X25Y167.COUT   Topcyg                0.559   tfm_inst/inst_addfp/sig000003df
                                                       tfm_inst/inst_addfp/blk0000044e
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X25Y168.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003df
    SLICE_X25Y168.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e1
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X25Y169.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e1
    SLICE_X25Y169.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e3
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X25Y170.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X25Y170.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X25Y171.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X25Y171.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d7
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X25Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X25Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d9
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X25Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X25Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003db
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X25Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X25Y174.CLK    Tcinck                0.445   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c2
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.975ns (3.170ns logic, 6.805ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          tfm_inst/inst_addfp/blk000001d1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    tfm_inst/addfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to tfm_inst/inst_addfp/blk000001d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y112.YQ     Tcko                  0.340   tfm_inst/CalculateVdd_mux1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X38Y111.G2     net (fanout=1)        0.531   tfm_inst/CalculateVdd_mux1
    SLICE_X38Y111.Y      Tilo                  0.195   tfm_inst/divfpb<29>12
                                                       tfm_inst/fixed2floata<0>11
    SLICE_X26Y133.G1     net (fanout=232)      3.185   tfm_inst/N281
    SLICE_X26Y133.XMUX   Tif5x                 0.560   tfm_inst/addfpa<17>29
                                                       tfm_inst/addfpa<17>292
                                                       tfm_inst/addfpa<17>29_f5
    SLICE_X30Y146.G2     net (fanout=2)        1.072   tfm_inst/addfpa<17>29
    SLICE_X30Y146.XMUX   Tif5x                 0.560   tfm_inst/inst_addfp/sig000002bb
                                                       tfm_inst/addfpa<17>1292
                                                       tfm_inst/addfpa<17>129_f5
    SLICE_X25Y167.G3     net (fanout=3)        2.022   tfm_inst/addfpa<17>
    SLICE_X25Y167.COUT   Topcyg                0.462   tfm_inst/inst_addfp/sig000003df
                                                       tfm_inst/inst_addfp/blk000001cf
    SLICE_X25Y168.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003df
    SLICE_X25Y168.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e1
                                                       tfm_inst/inst_addfp/blk000001ce
                                                       tfm_inst/inst_addfp/blk000001cd
    SLICE_X25Y169.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e1
    SLICE_X25Y169.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e3
                                                       tfm_inst/inst_addfp/blk000001cc
                                                       tfm_inst/inst_addfp/blk000001cb
    SLICE_X25Y170.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e3
    SLICE_X25Y170.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003e5
                                                       tfm_inst/inst_addfp/blk000001ca
                                                       tfm_inst/inst_addfp/blk000001c9
    SLICE_X25Y171.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003e5
    SLICE_X25Y171.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d7
                                                       tfm_inst/inst_addfp/blk000001c8
                                                       tfm_inst/inst_addfp/blk000001c7
    SLICE_X25Y172.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d7
    SLICE_X25Y172.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003d9
                                                       tfm_inst/inst_addfp/blk000001c6
                                                       tfm_inst/inst_addfp/blk000001c5
    SLICE_X25Y173.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003d9
    SLICE_X25Y173.COUT   Tbyp                  0.086   tfm_inst/inst_addfp/sig000003db
                                                       tfm_inst/inst_addfp/blk000001c4
                                                       tfm_inst/inst_addfp/blk000001c3
    SLICE_X25Y174.CIN    net (fanout=1)        0.000   tfm_inst/inst_addfp/sig000003db
    SLICE_X25Y174.CLK    Tcinck                0.445   tfm_inst/inst_addfp/sig000003e7
                                                       tfm_inst/inst_addfp/blk000001c2
                                                       tfm_inst/inst_addfp/blk000001d1
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (3.078ns logic, 6.810ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7 (SLICE_X42Y62.F4), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_divfp/blk00000140 (FF)
  Destination:          tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 3)
  Clock Path Skew:      -5.395ns (4.325 - 9.720)
  Source Clock:         tfm_inst/divfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_divfp/blk00000140 to tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y72.XQ      Tcko                  0.360   tfm_inst/divfpr<7>
                                                       tfm_inst/inst_divfp/blk00000140
    SLICE_X45Y91.F1      net (fanout=9)        2.219   tfm_inst/divfpr<7>
    SLICE_X45Y91.X       Tilo                  0.194   N2818
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33_SW0
    SLICE_X42Y62.G1      net (fanout=1)        1.229   N2818
    SLICE_X42Y62.Y       Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33
    SLICE_X42Y62.F4      net (fanout=1)        0.159   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33/O
    SLICE_X42Y62.CLK     Tfck                  0.215   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>46
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.964ns logic, 3.607ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_addfp/blk000004ed (FF)
  Destination:          tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -2.328ns (4.325 - 6.653)
  Source Clock:         tfm_inst/addfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_addfp/blk000004ed to tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y159.XQ      Tcko                  0.340   tfm_inst/addfpr<7>
                                                       tfm_inst/inst_addfp/blk000004ed
    SLICE_X38Y63.G4      net (fanout=10)       4.776   tfm_inst/addfpr<7>
    SLICE_X38Y63.Y       Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<16>18
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>18
    SLICE_X42Y62.G4      net (fanout=1)        0.796   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>18
    SLICE_X42Y62.Y       Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33
    SLICE_X42Y62.F4      net (fanout=1)        0.159   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33/O
    SLICE_X42Y62.CLK     Tfck                  0.215   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>46
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (0.945ns logic, 5.731ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_mulfp/blk00000985 (FF)
  Destination:          tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 3)
  Clock Path Skew:      -5.343ns (4.325 - 9.668)
  Source Clock:         tfm_inst/mulfpclk rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_mulfp/blk00000985 to tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y117.XQ     Tcko                  0.360   tfm_inst/mulfpr<7>
                                                       tfm_inst/inst_mulfp/blk00000985
    SLICE_X41Y62.G2      net (fanout=13)       1.939   tfm_inst/mulfpr<7>
    SLICE_X41Y62.Y       Tilo                  0.194   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<16>23
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>23
    SLICE_X42Y62.G3      net (fanout=1)        0.431   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>23
    SLICE_X42Y62.Y       Tilo                  0.195   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33
    SLICE_X42Y62.F4      net (fanout=1)        0.159   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>33/O
    SLICE_X42Y62.CLK     Tfck                  0.215   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1<7>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_mux0000<7>46
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/fttmp1_7
    -------------------------------------------------  ---------------------------
    Total                                      3.493ns (0.964ns logic, 2.529ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000044a (SLICE_X63Y134.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_14 (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000044a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 1)
  Clock Path Skew:      5.422ns (9.933 - 4.511)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_14 to tfm_inst/inst_mulfp/blk0000044a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y134.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa<15>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_14
    SLICE_X63Y134.F1     net (fanout=1)        0.518   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa<14>
    SLICE_X63Y134.CLK    Tckf        (-Th)     0.121   tfm_inst/inst_mulfp/sig0000009f
                                                       tfm_inst/mulfpa<14>135
                                                       tfm_inst/inst_mulfp/blk0000044a
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.192ns logic, 0.518ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000453 (SLICE_X59Y134.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_5 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000453 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 1)
  Clock Path Skew:      5.402ns (9.899 - 4.497)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_5 to tfm_inst/inst_mulfp/blk00000453
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y134.XQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa<5>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa_5
    SLICE_X59Y134.F1     net (fanout=1)        0.518   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpa<5>
    SLICE_X59Y134.CLK    Tckf        (-Th)     0.121   tfm_inst/inst_mulfp/sig000000ad
                                                       tfm_inst/mulfpa<5>135
                                                       tfm_inst/inst_mulfp/blk00000453
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.192ns logic, 0.518ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk00000007 (SLICE_X57Y123.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpb_20 (FF)
  Destination:          tfm_inst/inst_mulfp/blk00000007 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      5.321ns (9.840 - 4.519)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpb_20 to tfm_inst/inst_mulfp/blk00000007
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y118.YQ     Tcko                  0.313   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpb<21>
                                                       tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpb_20
    SLICE_X57Y123.G4     net (fanout=2)        0.502   tfm_inst/inst_CalculateVDD/CalculateVDD_process_p0_inst/mulfpb<20>
    SLICE_X57Y123.CLK    Tckg        (-Th)     0.125   tfm_inst/inst_mulfp/sig000000b7
                                                       tfm_inst/inst_mulfp/blk0000035b1
                                                       tfm_inst/inst_mulfp/blk00000007
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.188ns logic, 0.502ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X3Y14.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X3Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X1Y13.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.996|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1827  Score: 3289733  (Setup/Max: 0, Hold: 3289733)

Constraints cover 339214 paths, 0 nets, and 60602 connections

Design statistics:
   Minimum period:   9.996ns{1}   (Maximum frequency: 100.040MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 26 01:08:14 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



