<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="J:/CDMA_BRAM/CDMA_DBRAM_DRAM_1/CDMA_BRAM.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9fda1a106e8e44e793fcc992f35cf6bd"/>
    <Option Name="Part" Val="xc7z045ffg900-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/CDMA_BRAM.ipdefs/ip_repo_0"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/CDMA_BRAM.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/CDMA_BRAM.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="79"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="22"/>
    <Option Name="WTModelSimExportSim" Val="22"/>
    <Option Name="WTQuestaExportSim" Val="22"/>
    <Option Name="WTIesExportSim" Val="22"/>
    <Option Name="WTVcsExportSim" Val="22"/>
    <Option Name="WTRivieraExportSim" Val="22"/>
    <Option Name="WTActivehdlExportSim" Val="22"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/new/Store_ID.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/CMDA_DRAM/CMDA_DRAM.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/bd/CMDA_DRAM/CMDA_DRAM.bd"/>
          <Attr Name="ImportTime" Val="1516802645"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_proc_sys_reset_0_0/CMDA_DRAM_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="CMDA_DRAM_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_bram_ctrl_0_1/CMDA_DRAM_axi_bram_ctrl_0_1.xci">
          <Proxy FileSetName="CMDA_DRAM_axi_bram_ctrl_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_xbar_0/CMDA_DRAM_xbar_0.xci">
          <Proxy FileSetName="CMDA_DRAM_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_bram_ctrl_2_0/CMDA_DRAM_axi_bram_ctrl_2_0.xci">
          <Proxy FileSetName="CMDA_DRAM_axi_bram_ctrl_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_xbar_1/CMDA_DRAM_xbar_1.xci">
          <Proxy FileSetName="CMDA_DRAM_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_bram_ctrl_1_0/CMDA_DRAM_axi_bram_ctrl_1_0.xci">
          <Proxy FileSetName="CMDA_DRAM_axi_bram_ctrl_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_myreg_0_0/CMDA_DRAM_myreg_0_0.xci">
          <Proxy FileSetName="CMDA_DRAM_myreg_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_cdma_0_0/CMDA_DRAM_axi_cdma_0_0.xci">
          <Proxy FileSetName="CMDA_DRAM_axi_cdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="hdl/CMDA_DRAM.v"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_processing_system7_0_0/CMDA_DRAM_processing_system7_0_0.xci">
          <Proxy FileSetName="CMDA_DRAM_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_interconnect_0_0/CMDA_DRAM_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_interconnect_1_0/CMDA_DRAM_axi_interconnect_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_us_0/CMDA_DRAM_auto_us_0.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_us_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_ds_2/CMDA_DRAM_auto_ds_2.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_ds_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_ds_1/CMDA_DRAM_auto_ds_1.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_ds_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_ds_0/CMDA_DRAM_auto_ds_0.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_ds_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_us_1/CMDA_DRAM_auto_us_1.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_us_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_pc_1/CMDA_DRAM_auto_pc_1.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_ds_3/CMDA_DRAM_auto_ds_3.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_ds_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_pc_2/CMDA_DRAM_auto_pc_2.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_pc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_pc_0/CMDA_DRAM_auto_pc_0.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_pc_4/CMDA_DRAM_auto_pc_4.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_pc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_us_2/CMDA_DRAM_auto_us_2.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_us_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_ds_4/CMDA_DRAM_auto_ds_4.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_ds_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_axi_cdma_1_0/CMDA_DRAM_axi_cdma_1_0.xci">
          <Proxy FileSetName="CMDA_DRAM_axi_cdma_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="ip/CMDA_DRAM_auto_pc_3/CMDA_DRAM_auto_pc_3.xci">
          <Proxy FileSetName="CMDA_DRAM_auto_pc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="CMDA_DRAM_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="hdl/CMDA_DRAM.hwdef"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="hw_handoff/CMDA_DRAM_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="CMDA_DRAM.bd" FileRelPathName="hw_handoff/CMDA_DRAM.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Store_Out_ID.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Id_Detect.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../GENERATE_ID/GENERATE_ID.srcs/sources_1/new/Id_Detect.v"/>
          <Attr Name="ImportTime" Val="1517364736"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Dis_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../GENERATE_ID/GENERATE_ID.srcs/sources_1/new/Dis_mux.v"/>
          <Attr Name="ImportTime" Val="1517301705"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/Distance_compute.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../GENERATE_ID/GENERATE_ID.srcs/sources_1/new/Distance_compute.v"/>
          <Attr Name="ImportTime" Val="1517302854"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/CMDA_DRAM/hdl/CMDA_DRAM_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/bd/CMDA_DRAM/hdl/CMDA_DRAM_wrapper.v"/>
          <Attr Name="ImportTime" Val="1516802645"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/SGID_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Store_Gen_ID_Top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/One_Clock.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../CDMA_BRAM/CDMA_BRAM.srcs/sources_1/new/One_Clock.v"/>
          <Attr Name="ImportTime" Val="1517839221"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/CDMA_Control.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/AXI_Master_CDMA.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Communciate.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/new/Communciate.v"/>
          <Attr Name="ImportTime" Val="1516848063"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/new/Top.v"/>
          <Attr Name="ImportTime" Val="1517187321"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/xilinx.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/weightbuffer0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/weightbuffer1.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/weightbuffer2.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/weightbuffer3.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/Top.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/Top.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/new/Store_Gen_ID_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../GENERATE_ID/GENERATE_ID.srcs/sim_1/new/Store_Gen_ID_tb.v"/>
          <Attr Name="ImportTime" Val="1517362378"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/SGID_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Store_Gen_ID_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
      </Config>
    </FileSet>
    <FileSet Name="WeightBuffer0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/WeightBuffer0">
      <File Path="$PSRCDIR/sources_1/ip/WeightBuffer0/WeightBuffer0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/ip/WeightBuffer0/WeightBuffer0.xci"/>
          <Attr Name="ImportTime" Val="1516716149"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="WeightBuffer0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_axi_cdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_axi_cdma_0_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_axi_cdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_xbar_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_axi_bram_ctrl_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_axi_bram_ctrl_0_1">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_axi_bram_ctrl_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="WeightBuffer1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/WeightBuffer1">
      <File Path="$PSRCDIR/sources_1/ip/WeightBuffer1/WeightBuffer1.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/ip/WeightBuffer1/WeightBuffer1.xci"/>
          <Attr Name="ImportTime" Val="1516793512"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="WeightBuffer1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="WeightBuffer3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/WeightBuffer3">
      <File Path="$PSRCDIR/sources_1/ip/WeightBuffer3/WeightBuffer3.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/ip/WeightBuffer3/WeightBuffer3.xci"/>
          <Attr Name="ImportTime" Val="1516793534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="WeightBuffer3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_axi_bram_ctrl_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_axi_bram_ctrl_1_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_axi_bram_ctrl_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_xbar_1">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="WeightBuffer2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/WeightBuffer2">
      <File Path="$PSRCDIR/sources_1/ip/WeightBuffer2/WeightBuffer2.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/ip/WeightBuffer2/WeightBuffer2.xci"/>
          <Attr Name="ImportTime" Val="1516793525"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="WeightBuffer2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TestBuffer" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TestBuffer">
      <File Path="$PSRCDIR/sources_1/ip/TestBuffer/TestBuffer.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Papers3/CDMA_BRAM/CDMA_BRAM.srcs/sources_1/ip/TestBuffer/TestBuffer.xci"/>
          <Attr Name="ImportTime" Val="1516773134"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="TestBuffer"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_myreg_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_myreg_0_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_myreg_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="DIS_0_MEMORY" Type="BlockSrcs" RelSrcDir="$PSRCDIR/DIS_0_MEMORY">
      <File Path="$PSRCDIR/sources_1/ip/DIS_0_MEMORY/DIS_0_MEMORY.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="DIS_0_MEMORY"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_axi_bram_ctrl_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_axi_bram_ctrl_2_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_axi_bram_ctrl_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BitMap" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BitMap">
      <File Path="$PPRDIR/../GENERATE_ID/GENERATE_ID.srcs/sources_1/ip/BitMap/BitMap.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="BitMap"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_us_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_us_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_us_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_ds_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_ds_2">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_ds_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_ds_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_ds_1">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_ds_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_ds_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_ds_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_ds_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_us_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_us_1">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_us_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_ds_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_ds_3">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_ds_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_pc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_pc_2">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_pc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_pc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_pc_4">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_pc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_us_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_us_2">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_us_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_ds_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_ds_4">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_ds_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_axi_cdma_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_axi_cdma_1_0">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_axi_cdma_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="CMDA_DRAM_auto_pc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/CMDA_DRAM_auto_pc_3">
      <Config>
        <Option Name="TopModule" Val="CMDA_DRAM_auto_pc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z045ffg900-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="WeightBuffer0_synth_1" Type="Ft3:Synth" SrcSet="WeightBuffer0" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/WeightBuffer0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_processing_system7_0_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_axi_cdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_axi_cdma_0_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_cdma_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_axi_cdma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_proc_sys_reset_0_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_proc_sys_reset_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_xbar_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_0_1_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_axi_bram_ctrl_0_1" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_axi_bram_ctrl_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="WeightBuffer1_synth_1" Type="Ft3:Synth" SrcSet="WeightBuffer1" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/WeightBuffer1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="WeightBuffer3_synth_1" Type="Ft3:Synth" SrcSet="WeightBuffer3" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/WeightBuffer3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_1_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_axi_bram_ctrl_1_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_xbar_1" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="WeightBuffer2_synth_1" Type="Ft3:Synth" SrcSet="WeightBuffer2" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/WeightBuffer2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="TestBuffer_synth_1" Type="Ft3:Synth" SrcSet="TestBuffer" Part="xc7z045ffg900-3" ConstrsSet="TestBuffer" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_myreg_0_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_myreg_0_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_myreg_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_myreg_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="DIS_0_MEMORY_synth_1" Type="Ft3:Synth" SrcSet="DIS_0_MEMORY" Part="xc7z045ffg900-3" ConstrsSet="DIS_0_MEMORY" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/DIS_0_MEMORY_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_2_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_axi_bram_ctrl_2_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_axi_bram_ctrl_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="BitMap_synth_1" Type="Ft3:Synth" SrcSet="BitMap" Part="xc7z045ffg900-3" ConstrsSet="BitMap" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BitMap_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_us_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_us_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_2_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_ds_2" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_ds_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_1_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_ds_1" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_ds_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_ds_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_ds_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_1_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_us_1" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_us_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_pc_1" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_3_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_ds_3" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_ds_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_2_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_pc_2" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_pc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_pc_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_4_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_pc_4" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_pc_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_2_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_us_2" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_us_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_4_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_ds_4" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_ds_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_axi_cdma_1_0_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_axi_cdma_1_0" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_cdma_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_axi_cdma_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_3_synth_1" Type="Ft3:Synth" SrcSet="CMDA_DRAM_auto_pc_3" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/CMDA_DRAM_auto_pc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="WeightBuffer0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer0" Description="Default settings for Implementation." SynthRun="WeightBuffer0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_axi_cdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_cdma_0_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_axi_cdma_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_proc_sys_reset_0_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_proc_sys_reset_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_xbar_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_0_1" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_axi_bram_ctrl_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="WeightBuffer1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer1" Description="Default settings for Implementation." SynthRun="WeightBuffer1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="WeightBuffer3_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer3" Description="Default settings for Implementation." SynthRun="WeightBuffer3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_1_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_axi_bram_ctrl_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_xbar_1" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="WeightBuffer2_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="WeightBuffer2" Description="Default settings for Implementation." SynthRun="WeightBuffer2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="TestBuffer_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="TestBuffer" Description="Default settings for Implementation." SynthRun="TestBuffer_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_myreg_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_myreg_0_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_myreg_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="DIS_0_MEMORY_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="DIS_0_MEMORY" Description="Default settings for Implementation." SynthRun="DIS_0_MEMORY_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_axi_bram_ctrl_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_bram_ctrl_2_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_axi_bram_ctrl_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="BitMap_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="BitMap" Description="Default settings for Implementation." SynthRun="BitMap_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_us_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_2" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_ds_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_1" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_ds_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_ds_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_1" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_us_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_1" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_3" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_ds_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_2" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_pc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_4" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_pc_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_us_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_us_2" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_us_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_ds_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_ds_4" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_ds_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_axi_cdma_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_axi_cdma_1_0" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_axi_cdma_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="CMDA_DRAM_auto_pc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z045ffg900-3" ConstrsSet="CMDA_DRAM_auto_pc_3" Description="Default settings for Implementation." SynthRun="CMDA_DRAM_auto_pc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
