(DELAYFILE
 (SDFVERSION "3.0")
 (DESIGN "grid_clb")
 (DATE "Sun Jun 26 11:07:22 2022")
 (VENDOR "Parallax")
 (PROGRAM "STA")
 (VERSION "2.3.1")
 (DIVIDER .)
 (VOLTAGE 1.800::1.800)
 (PROCESS "1.000::1.000")
 (TEMPERATURE 25.000::25.000)
 (TIMESCALE 1ns)
 (CELL
  (CELLTYPE "grid_clb")
  (INSTANCE)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT SC_IN_TOP input1.A (0.026:0.026:0.026) (0.012:0.012:0.012))
    (INTERCONNECT SC_IN_TOP ANTENNA_input1_A.DIODE (0.026:0.026:0.026) (0.012:0.012:0.012))
    (INTERCONNECT Test_en_E_in input2.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT Test_en_E_in ANTENNA_input2_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT ccff_head input3.A (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT ccff_head ANTENNA_input3_A.DIODE (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT clk_0_N_in input4.A (0.027:0.027:0.027) (0.013:0.013:0.013))
    (INTERCONNECT clk_0_N_in ANTENNA_input4_A.DIODE (0.027:0.027:0.027) (0.013:0.013:0.013))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_E_FTB01.A (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_FTB00.A (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_N_FTB01.A (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_S_FTB01.A (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in prog_clk_0_W_FTB01.A (0.103:0.103:0.103) (0.049:0.049:0.049))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_W_FTB01_A.DIODE (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_S_FTB01_A.DIODE (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_N_FTB01_A.DIODE (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_FTB00_A.DIODE (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_N_in ANTENNA_prog_clk_0_E_FTB01_A.DIODE (0.103:0.103:0.103) (0.048:0.048:0.048))
    (INTERCONNECT right_width_0_height_0__pin_16_ input5.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_16_ ANTENNA_input5_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_17_ input6.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_17_ ANTENNA_input6_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_18_ input7.A (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_18_ ANTENNA_input7_A.DIODE (0.024:0.024:0.024) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_19_ input8.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_19_ ANTENNA_input8_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_20_ input9.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_20_ ANTENNA_input9_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_21_ input10.A (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_21_ ANTENNA_input10_A.DIODE (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_22_ input11.A (0.021:0.021:0.021) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_22_ ANTENNA_input11_A.DIODE (0.021:0.021:0.021) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_23_ input12.A (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_23_ ANTENNA_input12_A.DIODE (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_24_ input13.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_24_ ANTENNA_input13_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_25_ input14.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT right_width_0_height_0__pin_25_ ANTENNA_input14_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT right_width_0_height_0__pin_26_ input15.A (0.025:0.025:0.025) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_26_ ANTENNA_input15_A.DIODE (0.025:0.025:0.025) (0.011:0.011:0.011))
    (INTERCONNECT right_width_0_height_0__pin_27_ input16.A (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_27_ ANTENNA_input16_A.DIODE (0.021:0.021:0.021) (0.009:0.009:0.009))
    (INTERCONNECT right_width_0_height_0__pin_28_ input17.A (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_28_ ANTENNA_input17_A.DIODE (0.022:0.022:0.022) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_29_ input18.A (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_29_ ANTENNA_input18_A.DIODE (0.023:0.023:0.023) (0.010:0.010:0.010))
    (INTERCONNECT right_width_0_height_0__pin_30_ input19.A (0.029:0.029:0.029) (0.013:0.013:0.013))
    (INTERCONNECT right_width_0_height_0__pin_30_ ANTENNA_input19_A.DIODE (0.029:0.029:0.029) (0.013:0.013:0.013))
    (INTERCONNECT right_width_0_height_0__pin_31_ input20.A (0.027:0.027:0.027) (0.012:0.012:0.012))
    (INTERCONNECT right_width_0_height_0__pin_31_ ANTENNA_input20_A.DIODE (0.027:0.027:0.027) (0.012:0.012:0.012))
    (INTERCONNECT top_width_0_height_0__pin_0_ input21.A (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_0_ ANTENNA_input21_A.DIODE (0.014:0.014:0.014) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_10_ input22.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_10_ ANTENNA_input22_A.DIODE (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_11_ input23.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_11_ ANTENNA_input23_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_12_ input24.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_12_ ANTENNA_input24_A.DIODE (0.015:0.015:0.015) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_13_ input25.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_13_ ANTENNA_input25_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_14_ input26.A (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_14_ ANTENNA_input26_A.DIODE (0.020:0.020:0.020) (0.009:0.009:0.009))
    (INTERCONNECT top_width_0_height_0__pin_15_ input27.A (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_15_ ANTENNA_input27_A.DIODE (0.019:0.019:0.019) (0.008:0.008:0.008))
    (INTERCONNECT top_width_0_height_0__pin_1_ input28.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_1_ ANTENNA_input28_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_2_ input29.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_2_ ANTENNA_input29_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_32_ input30.A (0.029:0.029:0.029) (0.013:0.013:0.013))
    (INTERCONNECT top_width_0_height_0__pin_32_ ANTENNA_input30_A.DIODE (0.029:0.029:0.029) (0.013:0.013:0.013))
    (INTERCONNECT top_width_0_height_0__pin_3_ input31.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_3_ ANTENNA_input31_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_4_ input32.A (0.015:0.015:0.015) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_4_ ANTENNA_input32_A.DIODE (0.015:0.015:0.015) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_5_ input33.A (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_5_ ANTENNA_input33_A.DIODE (0.015:0.015:0.015) (0.006:0.006:0.006))
    (INTERCONNECT top_width_0_height_0__pin_6_ input34.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_6_ ANTENNA_input34_A.DIODE (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_7_ input35.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_7_ ANTENNA_input35_A.DIODE (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_8_ input36.A (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_8_ ANTENNA_input36_A.DIODE (0.017:0.017:0.017) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_9_ input37.A (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT top_width_0_height_0__pin_9_ ANTENNA_input37_A.DIODE (0.016:0.016:0.016) (0.007:0.007:0.007))
    (INTERCONNECT Test_en_E_FTB01.X output40.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT Test_en_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT Test_en_FTB00.X repeater101.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT Test_en_FTB00.X repeater103.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_repeater103_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_repeater101_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT Test_en_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0__SCE.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT Test_en_W_FTB01.X output41.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _65_.X output39.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _66_.X output42.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _67_.X output49.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _68_.X output51.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _69_.X output53.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _70_.X output55.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _71_.X output57.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _72_.X output59.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _73_.X output61.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _74_.X output63.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _75_.X output65.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _76_.X output67.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _77_.X output69.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _78_.X output71.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _79_.X output73.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _80_.X output75.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _81_.X output77.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT _82_.X output79.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk_0_FTB00.X repeater96.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT clk_0_FTB00.X repeater99.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT grid_clb_104.LO bottom_width_0_height_0__pin_51_ (0.000:0.000:0.000))
    (INTERCONNECT hold1.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold2.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold3.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold4.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold5.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT hold6.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input1.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input10.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input11.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input12.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input13.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input14.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input15.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input16.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input17.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input18.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input19.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input2.X Test_en_W_FTB01.A (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input2.X Test_en_FTB00.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input2.X Test_en_E_FTB01.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input2.X ANTENNA_Test_en_E_FTB01_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input2.X ANTENNA_Test_en_FTB00_A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT input2.X ANTENNA_Test_en_W_FTB01_A.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT input20.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input21.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input22.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input23.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input24.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input25.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input26.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input27.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input28.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input29.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input3.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input30.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input31.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input32.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input33.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input34.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input35.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input36.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input37.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input4.X clk_0_FTB00.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input5.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input6.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input7.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT input8.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.B (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT input9.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater95.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q hold6.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q hold4.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__126.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _76_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output66.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__127.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _75_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output64.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__128.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__129.HI ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater93.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q hold1.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__130.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _78_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output70.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output70_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__78__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__131.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _77_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output68.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output68_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__77__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__132.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__133.HI ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater91.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__134.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _80_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output74.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output74_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__80__A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__135.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _79_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output72.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output72_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__79__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__136.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__105.HI ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater89.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__106.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _82_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output78.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__107.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _81_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output76.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output76_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__81__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__108.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__109.HI ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater87.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1__S.DIODE (0.003:0.003:0.003) (0.003:0.003:0.003))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0__S.DIODE (0.003:0.003:0.003) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q hold2.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q hold3.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__110.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _68_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output50.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output50_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__68__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__111.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _67_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output48.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__112.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__113.HI ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater85.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.002:0.002:0.002) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q hold5.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__114.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _70_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output54.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA_output54_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X ANTENNA__70__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__115.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _69_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output52.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__116.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__117.HI ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater83.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__118.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _72_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output58.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__119.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _71_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output56.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output56_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__71__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__120.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__121.HI ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCD (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A1 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q _66_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q _65_.A (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q output38.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA_output38_A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA__65__A.DIODE (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA__66__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.Q ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0__A1.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.A0 (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_.X repeater81.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.A0 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0__122.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.Q output43.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X _74_.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.X output62.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0__123.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X _73_.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X output60.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA_output60_A.DIODE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.X ANTENNA__73__A.DIODE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0__124.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A1 (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.D (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0__125.HI ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_.A0 (0.000:0.000:0.000))
    (INTERCONNECT output38.X SC_OUT_BOT (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output39.X SC_OUT_TOP (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output40.X Test_en_E_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output41.X Test_en_W_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output42.X bottom_width_0_height_0__pin_50_ (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output43.X ccff_tail (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output44.X prog_clk_0_E_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output45.X prog_clk_0_N_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output46.X prog_clk_0_S_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output47.X prog_clk_0_W_out (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output48.X right_width_0_height_0__pin_42_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output49.X right_width_0_height_0__pin_42_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output50.X right_width_0_height_0__pin_43_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output51.X right_width_0_height_0__pin_43_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output52.X right_width_0_height_0__pin_44_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output53.X right_width_0_height_0__pin_44_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output54.X right_width_0_height_0__pin_45_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output55.X right_width_0_height_0__pin_45_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output56.X right_width_0_height_0__pin_46_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output57.X right_width_0_height_0__pin_46_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output58.X right_width_0_height_0__pin_47_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output59.X right_width_0_height_0__pin_47_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output60.X right_width_0_height_0__pin_48_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output61.X right_width_0_height_0__pin_48_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output62.X right_width_0_height_0__pin_49_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output63.X right_width_0_height_0__pin_49_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output64.X top_width_0_height_0__pin_34_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output65.X top_width_0_height_0__pin_34_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output66.X top_width_0_height_0__pin_35_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output67.X top_width_0_height_0__pin_35_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output68.X top_width_0_height_0__pin_36_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output69.X top_width_0_height_0__pin_36_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output70.X top_width_0_height_0__pin_37_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output71.X top_width_0_height_0__pin_37_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output72.X top_width_0_height_0__pin_38_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output73.X top_width_0_height_0__pin_38_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output74.X top_width_0_height_0__pin_39_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output75.X top_width_0_height_0__pin_39_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output76.X top_width_0_height_0__pin_40_lower (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output77.X top_width_0_height_0__pin_40_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT output78.X top_width_0_height_0__pin_41_lower (0.002:0.002:0.002) (0.002:0.002:0.002))
    (INTERCONNECT output79.X top_width_0_height_0__pin_41_upper (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT prog_clk_0_E_FTB01.X output44.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.137:0.137:0.137) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.132:0.132:0.132) (0.119:0.119:0.119))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.071:0.071:0.071) (0.065:0.065:0.065))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.069:0.069:0.069) (0.063:0.063:0.063))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.137:0.137:0.137) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.136:0.136:0.136) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.136:0.136:0.136) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.141:0.141:0.141) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.141:0.141:0.141) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.137:0.137:0.137) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.134:0.134:0.134) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.130:0.130:0.130) (0.117:0.117:0.117))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.141:0.141:0.141) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.135:0.135:0.135) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.120:0.120:0.120) (0.108:0.108:0.108))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.103:0.103:0.103) (0.093:0.093:0.093))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.130:0.130:0.130) (0.117:0.117:0.117))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.126:0.126:0.126) (0.114:0.114:0.114))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.130:0.130:0.130) (0.117:0.117:0.117))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.134:0.134:0.134) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.131:0.131:0.131) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.124:0.124:0.124) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.101:0.101:0.101) (0.091:0.091:0.091))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.058:0.058:0.058) (0.053:0.053:0.053))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.062:0.062:0.062) (0.057:0.057:0.057))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.078:0.078:0.078) (0.071:0.071:0.071))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.062:0.062:0.062) (0.057:0.057:0.057))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.058:0.058:0.058) (0.054:0.054:0.054))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.054:0.054:0.054) (0.050:0.050:0.050))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.007:0.007:0.007) (0.006:0.006:0.006))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.049:0.049:0.049) (0.045:0.045:0.045))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.039:0.039:0.039) (0.036:0.036:0.036))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.029:0.029:0.029) (0.027:0.027:0.027))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.097:0.097:0.097) (0.088:0.088:0.088))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.048:0.048:0.048) (0.044:0.044:0.044))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.104:0.104:0.104) (0.094:0.094:0.094))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.116:0.116:0.116) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.112:0.112:0.112) (0.101:0.101:0.101))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.095:0.095:0.095) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.093:0.093:0.093) (0.084:0.084:0.084))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.097:0.097:0.097) (0.088:0.088:0.088))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.094:0.094:0.094) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.095:0.095:0.095) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.095:0.095:0.095) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.094:0.094:0.094) (0.085:0.085:0.085))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.016:0.016:0.016) (0.015:0.015:0.015))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.101:0.101:0.101) (0.091:0.091:0.091))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_.CLK (0.120:0.120:0.120) (0.108:0.108:0.108))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_.CLK (0.120:0.120:0.120) (0.109:0.109:0.109))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_.CLK (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_.CLK (0.120:0.120:0.120) (0.109:0.109:0.109))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.103:0.103:0.103) (0.093:0.093:0.093))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_.CLK (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_.CLK (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_.CLK (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.006:0.006:0.006) (0.006:0.006:0.006))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.052:0.052:0.052) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.044:0.044:0.044) (0.041:0.041:0.041))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_.CLK (0.035:0.035:0.035) (0.033:0.033:0.033))
    (INTERCONNECT prog_clk_0_FTB00.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_.CLK (0.033:0.033:0.033) (0.031:0.031:0.031))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.025:0.025:0.025) (0.023:0.023:0.023))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.024:0.024:0.024) (0.022:0.022:0.022))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.049:0.049:0.049) (0.045:0.045:0.045))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.022:0.022:0.022) (0.020:0.020:0.020))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.118:0.118:0.118) (0.106:0.106:0.106))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.125:0.125:0.125) (0.113:0.113:0.113))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.116:0.116:0.116) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.104:0.104:0.104) (0.094:0.094:0.094))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.024:0.024:0.024) (0.023:0.023:0.023))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.108:0.108:0.108) (0.097:0.097:0.097))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.094:0.094:0.094) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.094:0.094:0.094) (0.085:0.085:0.085))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.094:0.094:0.094) (0.085:0.085:0.085))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.094:0.094:0.094) (0.086:0.086:0.086))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.112:0.112:0.112) (0.101:0.101:0.101))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.115:0.115:0.115) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.114:0.114:0.114) (0.103:0.103:0.103))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.115:0.115:0.115) (0.103:0.103:0.103))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.116:0.116:0.116) (0.104:0.104:0.104))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.116:0.116:0.116) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.107:0.107:0.107) (0.097:0.097:0.097))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.026:0.026:0.026) (0.024:0.024:0.024))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.018:0.018:0.018) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.029:0.029:0.029) (0.027:0.027:0.027))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.049:0.049:0.049) (0.045:0.045:0.045))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.091:0.091:0.091) (0.083:0.083:0.083))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.091:0.091:0.091) (0.082:0.082:0.082))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.097:0.097:0.097) (0.088:0.088:0.088))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.029:0.029:0.029) (0.027:0.027:0.027))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.026:0.026:0.026) (0.024:0.024:0.024))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.027:0.027:0.027) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.026:0.026:0.026) (0.025:0.025:0.025))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.017:0.017:0.017) (0.016:0.016:0.016))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.117:0.117:0.117) (0.105:0.105:0.105))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.029:0.029:0.029) (0.027:0.027:0.027))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.023:0.023:0.023) (0.021:0.021:0.021))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.062:0.062:0.062) (0.057:0.057:0.057))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.054:0.054:0.054) (0.049:0.049:0.049))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.058:0.058:0.058) (0.054:0.054:0.054))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.053:0.053:0.053) (0.049:0.049:0.049))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.062:0.062:0.062) (0.057:0.057:0.057))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.086:0.086:0.086) (0.078:0.078:0.078))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.066:0.066:0.066) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.049:0.049:0.049) (0.045:0.045:0.045))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.052:0.052:0.052) (0.048:0.048:0.048))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.101:0.101:0.101) (0.091:0.091:0.091))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.124:0.124:0.124) (0.112:0.112:0.112))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.125:0.125:0.125) (0.113:0.113:0.113))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.066:0.066:0.066) (0.061:0.061:0.061))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.130:0.130:0.130) (0.117:0.117:0.117))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.134:0.134:0.134) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.130:0.130:0.130) (0.117:0.117:0.117))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.125:0.125:0.125) (0.113:0.113:0.113))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.126:0.126:0.126) (0.113:0.113:0.113))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.128:0.128:0.128) (0.115:0.115:0.115))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.103:0.103:0.103) (0.093:0.093:0.093))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.065:0.065:0.065) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.120:0.120:0.120) (0.108:0.108:0.108))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.125:0.125:0.125) (0.113:0.113:0.113))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.123:0.123:0.123) (0.111:0.111:0.111))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.140:0.140:0.140) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.130:0.130:0.130) (0.118:0.118:0.118))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.134:0.134:0.134) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.141:0.141:0.141) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.136:0.136:0.136) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.141:0.141:0.141) (0.127:0.127:0.127))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.137:0.137:0.137) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.135:0.135:0.135) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.135:0.135:0.135) (0.122:0.122:0.122))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.137:0.137:0.137) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.137:0.137:0.137) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.068:0.068:0.068) (0.062:0.062:0.062))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.064:0.064:0.064) (0.059:0.059:0.059))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.137:0.137:0.137) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.085:0.085:0.085) (0.077:0.077:0.077))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.134:0.134:0.134) (0.121:0.121:0.121))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.140:0.140:0.140) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.137:0.137:0.137) (0.123:0.123:0.123))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.138:0.138:0.138) (0.124:0.124:0.124))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9__CLK.DIODE (0.064:0.064:0.064) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8__CLK.DIODE (0.064:0.064:0.064) (0.058:0.058:0.058))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6__CLK.DIODE (0.139:0.139:0.139) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1__CLK.DIODE (0.060:0.060:0.060) (0.055:0.055:0.055))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16__CLK.DIODE (0.138:0.138:0.138) (0.125:0.125:0.125))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15__CLK.DIODE (0.088:0.088:0.088) (0.080:0.080:0.080))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14__CLK.DIODE (0.065:0.065:0.065) (0.060:0.060:0.060))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13__CLK.DIODE (0.083:0.083:0.083) (0.076:0.076:0.076))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12__CLK.DIODE (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10__CLK.DIODE (0.139:0.139:0.139) (0.126:0.126:0.126))
    (INTERCONNECT prog_clk_0_FTB00.X ANTENNA_ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0__CLK.DIODE (0.061:0.061:0.061) (0.056:0.056:0.056))
    (INTERCONNECT prog_clk_0_N_FTB01.X output45.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk_0_S_FTB01.X output46.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT prog_clk_0_W_FTB01.X output47.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater100.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater100.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater100.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater100.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater101.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater101.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater101.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater101.X repeater100.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater102.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater102.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater102.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater102.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater103.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater103.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater103.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.SCE (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater103.X repeater102.A (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater80.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater80.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater80.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater80.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater81.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater81.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater81.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater81.X repeater80.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater82.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater82.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater82.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater82.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater83.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater83.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater83.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater83.X repeater82.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater84.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater84.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater84.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater84.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater85.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater85.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater85.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater85.X repeater84.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater86.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater86.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater86.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater86.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater87.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater87.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater87.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater87.X repeater86.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater88.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater88.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater88.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater88.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater89.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater89.X repeater88.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater89.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater89.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater90.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater90.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater90.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater90.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater91.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater91.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater91.X ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater91.X repeater90.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater92.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater92.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater92.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater92.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater93.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater93.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater93.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater93.X repeater92.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater94.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater94.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater94.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater94.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_.S (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater95.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater95.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_.S (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater95.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_.S (0.001:0.001:0.001) (0.000:0.000:0.000))
    (INTERCONNECT repeater95.X repeater94.A (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater96.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater96.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater96.X ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater96.X ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater97.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater97.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater97.X ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater97.X ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater98.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater98.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater98.X ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater98.X repeater97.A (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater99.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.000:0.000:0.000) (0.000:0.000:0.000))
    (INTERCONNECT repeater99.X ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater99.X ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_.CLK (0.001:0.001:0.001) (0.001:0.001:0.001))
    (INTERCONNECT repeater99.X repeater98.A (0.001:0.001:0.001) (0.001:0.001:0.001))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE Test_en_E_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.113:0.113:0.113) (0.117:0.117:0.117))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE Test_en_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.156:0.156:0.156))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE Test_en_W_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.105:0.105:0.105) (0.112:0.112:0.112))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _65_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.096:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _66_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.119:0.119:0.119) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _67_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.103:0.103:0.103) (0.110:0.110:0.110))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _68_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.115:0.115:0.115) (0.127:0.127:0.127))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _69_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.112:0.112:0.112) (0.116:0.116:0.116))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _70_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.116:0.116:0.116) (0.123:0.124:0.124))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _71_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.142:0.142:0.142) (0.140:0.140:0.140))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _72_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.124:0.124:0.124) (0.122:0.123:0.123))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _73_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.133:0.133:0.133))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _74_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.117:0.117:0.117) (0.118:0.119:0.119))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _75_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.095:0.095:0.095) (0.106:0.106:0.106))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _76_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.097) (0.107:0.107:0.107))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _77_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.100:0.100:0.100) (0.113:0.113:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _78_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.100:0.100:0.100) (0.112:0.112:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _79_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.112:0.112:0.112))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _80_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.103:0.103:0.103) (0.117:0.117:0.117))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _81_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.099:0.099:0.099) (0.111:0.111:0.111))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE _82_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.091:0.091:0.091) (0.102:0.103:0.103))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_6")
  (INSTANCE clk_0_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.103:0.103:0.103) (0.113:0.113:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.532:0.532:0.532) (0.538:0.538:0.538))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.530:0.530:0.530) (0.535:0.535:0.535))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.531:0.531:0.531) (0.536:0.536:0.536))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.536:0.536:0.536) (0.541:0.541:0.541))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.537:0.537:0.537) (0.541:0.541:0.541))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlygate4sd3_1")
  (INSTANCE hold6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.535:0.535:0.535) (0.540:0.540:0.540))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input1)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input10)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.111:0.111:0.111) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input11)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.114:0.114:0.114) (0.096:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input12)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.080:0.080) (0.076:0.076:0.076))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input13)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.076) (0.073:0.073:0.073))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input14)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.073:0.073:0.073) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input15)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input16)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.078) (0.075:0.075:0.075))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input17)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.073:0.073:0.073) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input18)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.092:0.092:0.092) (0.083:0.083:0.083))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input19)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.089:0.089:0.089) (0.081:0.081:0.081))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE input2)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.176:0.176:0.176) (0.152:0.152:0.152))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input20)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.092:0.092:0.092) (0.083:0.083:0.083))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input21)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input22)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.080:0.080:0.080))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input23)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.066:0.066:0.066) (0.067:0.067:0.067))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input24)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.070:0.070:0.070) (0.070:0.070:0.070))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input25)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.079:0.079:0.079) (0.075:0.075:0.075))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input26)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.077) (0.074:0.074:0.074))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input27)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.067:0.067:0.067) (0.067:0.067:0.067))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input28)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.072:0.072:0.072) (0.071:0.071:0.071))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input29)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.080:0.080) (0.076:0.076:0.076))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input3)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.081) (0.077:0.077:0.077))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input30)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.090:0.090:0.090) (0.082:0.082:0.082))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input31)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.084:0.084) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input32)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.074:0.074) (0.072:0.072:0.072))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input33)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.082) (0.077:0.077:0.077))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input34)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.079:0.079:0.079))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input35)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.081) (0.077:0.077:0.077))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input36)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.084:0.084:0.084))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input37)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.085:0.085:0.085))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input4)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.106:0.106:0.106) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input5)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.084:0.084:0.084) (0.078:0.078:0.078))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input6)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.095:0.095:0.095) (0.085:0.085:0.085))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input7)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.117:0.117:0.117) (0.098:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input8)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.081) (0.077:0.077:0.077))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE input9)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.120) (0.099:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.367:0.367:0.367) (0.346:0.346:0.346))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.078:-0.078:-0.078))
    (HOLD (negedge SCE) (posedge CLK) (-0.123:-0.123:-0.123))
    (SETUP (posedge SCE) (posedge CLK) (0.234:0.234:0.234))
    (SETUP (negedge SCE) (posedge CLK) (0.198:0.198:0.198))
    (HOLD (posedge SCD) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge SCD) (posedge CLK) (-0.144:-0.144:-0.144))
    (SETUP (posedge SCD) (posedge CLK) (0.121:0.121:0.121))
    (SETUP (negedge SCD) (posedge CLK) (0.230:0.230:0.230))
    (HOLD (posedge D) (posedge CLK) (-0.058:-0.059:-0.059))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.085:0.086:0.086))
    (SETUP (negedge D) (posedge CLK) (0.184:0.184:0.184))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.366:0.366:0.366) (0.345:0.345:0.345))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge SCE) (posedge CLK) (0.241:0.241:0.241))
    (SETUP (negedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (HOLD (posedge SCD) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCD) (posedge CLK) (-0.148:-0.148:-0.148))
    (SETUP (posedge SCD) (posedge CLK) (0.128:0.128:0.128))
    (SETUP (negedge SCD) (posedge CLK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CLK) (-0.073:-0.073:-0.073))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (negedge D) (posedge CLK) (0.184:0.184:0.184))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.267:0.267:0.267))
    (IOPATH A1 X (0.118:0.118:0.118) (0.278:0.278:0.278))
    (IOPATH S X (0.193:0.193:0.193) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.264:0.264:0.264))
    (IOPATH A1 X (0.114:0.114:0.114) (0.274:0.274:0.274))
    (IOPATH S X (0.190:0.190:0.190) (0.312:0.312:0.312))
    (IOPATH S X (0.130:0.130:0.130) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.281:0.281:0.281))
    (IOPATH S X (0.196:0.196:0.196) (0.318:0.318:0.318))
    (IOPATH S X (0.135:0.135:0.135) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.264:0.264:0.264))
    (IOPATH A1 X (0.113:0.113:0.113) (0.274:0.274:0.274))
    (IOPATH S X (0.190:0.190:0.190) (0.311:0.311:0.311))
    (IOPATH S X (0.129:0.129:0.129) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.267:0.267:0.267))
    (IOPATH A1 X (0.120:0.120:0.120) (0.278:0.278:0.278))
    (IOPATH S X (0.192:0.192:0.192) (0.314:0.314:0.314))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.266:0.266:0.266))
    (IOPATH A1 X (0.117:0.117:0.117) (0.278:0.278:0.278))
    (IOPATH S X (0.192:0.192:0.192) (0.315:0.315:0.315))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.120) (0.270:0.270:0.270))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.194:0.194:0.194) (0.316:0.316:0.316))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.270:0.270:0.270))
    (IOPATH A1 X (0.126:0.126:0.126) (0.281:0.281:0.281))
    (IOPATH S X (0.187:0.187:0.187) (0.318:0.318:0.318))
    (IOPATH S X (0.136:0.136:0.136) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.277:0.277:0.277))
    (IOPATH A1 X (0.115:0.116:0.116) (0.288:0.288:0.288))
    (IOPATH S X (0.208:0.208:0.208) (0.329:0.329:0.329))
    (IOPATH S X (0.147:0.147:0.147) (0.317:0.317:0.317))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.113:0.113) (0.278:0.278:0.278))
    (IOPATH A1 X (0.117:0.117:0.118) (0.289:0.290:0.290))
    (IOPATH S X (0.208:0.208:0.208) (0.330:0.330:0.330))
    (IOPATH S X (0.147:0.147:0.147) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.109:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.111:0.112:0.112) (0.283:0.283:0.284))
    (IOPATH S X (0.204:0.204:0.204) (0.324:0.324:0.324))
    (IOPATH S X (0.143:0.143:0.143) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.277:0.277:0.277))
    (IOPATH A1 X (0.115:0.115:0.116) (0.287:0.288:0.288))
    (IOPATH S X (0.207:0.207:0.207) (0.328:0.328:0.328))
    (IOPATH S X (0.146:0.146:0.146) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.138:0.138:0.138) (0.294:0.294:0.294))
    (IOPATH A1 X (0.141:0.141:0.141) (0.306:0.306:0.306))
    (IOPATH S X (0.216:0.216:0.216) (0.340:0.340:0.340))
    (IOPATH S X (0.155:0.155:0.155) (0.330:0.330:0.330))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.136:0.136:0.136) (0.293:0.293:0.293))
    (IOPATH A1 X (0.142:0.142:0.142) (0.306:0.306:0.306))
    (IOPATH S X (0.215:0.215:0.215) (0.340:0.340:0.340))
    (IOPATH S X (0.154:0.154:0.154) (0.329:0.329:0.329))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.122) (0.282:0.282:0.282))
    (IOPATH A1 X (0.124:0.124:0.125) (0.292:0.292:0.292))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.128:0.128:0.128) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.088:0.088) (0.098:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.126:0.126:0.126) (0.120:0.120:0.120))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.079:0.079) (0.089:0.089:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.079:0.079:0.080) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.081:0.081) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.159:0.159:0.159) (0.141:0.141:0.141))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.128:0.128:0.128) (0.119:0.119:0.119))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.097:0.097:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.095:0.095:0.095) (0.215:0.215:0.215))
    (IOPATH B X (0.092:0.092:0.092) (0.196:0.196:0.196))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.514:0.514:0.514) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.515:0.515:0.515) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.523:0.523:0.523) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.274:0.274:0.274))
    (IOPATH A1 X (0.121:0.121:0.121) (0.285:0.285:0.285))
    (IOPATH S X (0.191:0.191:0.191) (0.320:0.320:0.320))
    (IOPATH S X (0.136:0.136:0.136) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.159:0.159:0.159) (0.332:0.332:0.332))
    (IOPATH S X (0.230:0.230:0.230) (0.361:0.361:0.361))
    (IOPATH S X (0.174:0.174:0.174) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.532:0.532:0.532) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.528:0.528:0.528) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.541:0.541:0.541) (0.504:0.504:0.504))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.132:0.132:0.132) (0.291:0.291:0.291))
    (IOPATH A1 X (0.130:0.130:0.130) (0.288:0.288:0.288))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.182:0.182:0.183) (0.351:0.351:0.351))
    (IOPATH S X (0.255:0.255:0.255) (0.381:0.381:0.381))
    (IOPATH S X (0.199:0.199:0.199) (0.365:0.365:0.365))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.271:0.271:0.271))
    (IOPATH A1 X (0.123:0.123:0.123) (0.279:0.279:0.279))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.128:0.128:0.128) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.178:0.178:0.179) (0.348:0.348:0.348))
    (IOPATH S X (0.251:0.251:0.251) (0.377:0.377:0.377))
    (IOPATH S X (0.195:0.195:0.195) (0.362:0.362:0.362))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.266:0.266:0.266))
    (IOPATH A1 X (0.128:0.128:0.128) (0.293:0.293:0.294))
    (IOPATH S X (0.185:0.185:0.185) (0.313:0.313:0.313))
    (IOPATH S X (0.130:0.130:0.130) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_0\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.112:0.112:0.113) (0.284:0.284:0.284))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.353:0.353:0.353) (0.337:0.337:0.337))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge SCE) (posedge CLK) (0.241:0.241:0.241))
    (SETUP (negedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (HOLD (posedge SCD) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCD) (posedge CLK) (-0.148:-0.148:-0.148))
    (SETUP (posedge SCD) (posedge CLK) (0.127:0.127:0.127))
    (SETUP (negedge SCD) (posedge CLK) (0.235:0.235:0.235))
    (HOLD (posedge D) (posedge CLK) (-0.058:-0.059:-0.059))
    (HOLD (negedge D) (posedge CLK) (-0.110:-0.110:-0.110))
    (SETUP (posedge D) (posedge CLK) (0.085:0.085:0.086))
    (SETUP (negedge D) (posedge CLK) (0.184:0.184:0.184))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.383:0.383:0.383) (0.355:0.355:0.355))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.134:-0.134:-0.134))
    (SETUP (posedge SCE) (posedge CLK) (0.241:0.241:0.241))
    (SETUP (negedge SCE) (posedge CLK) (0.209:0.209:0.209))
    (HOLD (posedge SCD) (posedge CLK) (-0.090:-0.090:-0.090))
    (HOLD (negedge SCD) (posedge CLK) (-0.145:-0.145:-0.145))
    (SETUP (posedge SCD) (posedge CLK) (0.122:0.122:0.122))
    (SETUP (negedge SCD) (posedge CLK) (0.232:0.232:0.232))
    (HOLD (posedge D) (posedge CLK) (-0.071:-0.071:-0.071))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (negedge D) (posedge CLK) (0.183:0.183:0.183))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.120) (0.271:0.271:0.271))
    (IOPATH A1 X (0.123:0.123:0.123) (0.282:0.282:0.282))
    (IOPATH S X (0.192:0.192:0.192) (0.324:0.324:0.324))
    (IOPATH S X (0.142:0.142:0.142) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.269:0.269:0.269))
    (IOPATH A1 X (0.122:0.122:0.122) (0.280:0.280:0.280))
    (IOPATH S X (0.202:0.202:0.202) (0.329:0.329:0.329))
    (IOPATH S X (0.151:0.151:0.151) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.268:0.268:0.268))
    (IOPATH A1 X (0.121:0.121:0.121) (0.279:0.279:0.279))
    (IOPATH S X (0.191:0.191:0.191) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.281:0.281:0.281))
    (IOPATH S X (0.194:0.194:0.194) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.265:0.265:0.265))
    (IOPATH A1 X (0.117:0.117:0.117) (0.277:0.277:0.277))
    (IOPATH S X (0.191:0.191:0.191) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.265:0.265:0.265))
    (IOPATH A1 X (0.113:0.113:0.113) (0.275:0.275:0.275))
    (IOPATH S X (0.190:0.190:0.190) (0.312:0.312:0.312))
    (IOPATH S X (0.130:0.130:0.130) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.271:0.271:0.271))
    (IOPATH A1 X (0.126:0.126:0.126) (0.283:0.283:0.283))
    (IOPATH S X (0.204:0.204:0.204) (0.331:0.331:0.331))
    (IOPATH S X (0.153:0.153:0.153) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.265:0.265:0.265))
    (IOPATH A1 X (0.118:0.118:0.118) (0.276:0.276:0.276))
    (IOPATH S X (0.198:0.198:0.198) (0.325:0.325:0.325))
    (IOPATH S X (0.148:0.148:0.148) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.110:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.204:0.204:0.204) (0.325:0.325:0.325))
    (IOPATH S X (0.143:0.143:0.143) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.113:0.113) (0.277:0.277:0.277))
    (IOPATH A1 X (0.114:0.115:0.115) (0.287:0.287:0.287))
    (IOPATH S X (0.206:0.206:0.206) (0.327:0.327:0.327))
    (IOPATH S X (0.145:0.145:0.145) (0.315:0.315:0.315))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.107:0.108:0.108) (0.272:0.272:0.272))
    (IOPATH A1 X (0.110:0.111:0.111) (0.282:0.283:0.283))
    (IOPATH S X (0.202:0.202:0.202) (0.323:0.323:0.323))
    (IOPATH S X (0.141:0.141:0.141) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.113:0.114:0.114) (0.286:0.286:0.286))
    (IOPATH S X (0.204:0.204:0.204) (0.325:0.325:0.325))
    (IOPATH S X (0.143:0.143:0.143) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.135:0.135:0.135) (0.290:0.290:0.290))
    (IOPATH A1 X (0.135:0.135:0.135) (0.301:0.301:0.301))
    (IOPATH S X (0.222:0.222:0.222) (0.353:0.353:0.353))
    (IOPATH S X (0.172:0.172:0.172) (0.333:0.333:0.333))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.142:0.142:0.142) (0.298:0.298:0.298))
    (IOPATH A1 X (0.144:0.144:0.144) (0.310:0.310:0.310))
    (IOPATH S X (0.230:0.230:0.230) (0.362:0.362:0.362))
    (IOPATH S X (0.180:0.180:0.180) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.122) (0.281:0.281:0.281))
    (IOPATH A1 X (0.120:0.121:0.121) (0.289:0.289:0.289))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.082) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.123:0.123:0.124) (0.119:0.119:0.119))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.079:0.079) (0.089:0.089:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.076:0.076) (0.087:0.087:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.081:0.081) (0.091:0.091:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.077:0.077) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.130:0.130:0.130) (0.106:0.106:0.106))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.162:0.162:0.162) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.161:0.161:0.161) (0.122:0.122:0.122))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.102:0.102:0.102) (0.101:0.101:0.101))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.217:0.217:0.217))
    (IOPATH B X (0.093:0.093:0.093) (0.197:0.197:0.197))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.032:0.032:0.032))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.481:0.481:0.481))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.053:-0.053:-0.053))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.517:0.517:0.517) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.517:0.517:0.517) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.517:0.517:0.517) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.273:0.273:0.273))
    (IOPATH A1 X (0.121:0.121:0.121) (0.286:0.286:0.286))
    (IOPATH S X (0.193:0.193:0.193) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.138:0.138:0.139) (0.311:0.311:0.311))
    (IOPATH S X (0.209:0.209:0.209) (0.339:0.339:0.339))
    (IOPATH S X (0.153:0.153:0.153) (0.324:0.324:0.324))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.530:0.530:0.530) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.524:0.524:0.524) (0.494:0.494:0.494))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.186:0.186:0.186) (0.314:0.314:0.314))
    (IOPATH S X (0.131:0.131:0.131) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.199:0.199:0.200) (0.364:0.364:0.364))
    (IOPATH S X (0.273:0.273:0.273) (0.394:0.394:0.394))
    (IOPATH S X (0.217:0.217:0.217) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.278:0.278:0.278))
    (IOPATH A1 X (0.137:0.137:0.137) (0.290:0.290:0.290))
    (IOPATH S X (0.190:0.190:0.190) (0.318:0.318:0.318))
    (IOPATH S X (0.134:0.134:0.134) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.202:0.203:0.203) (0.366:0.366:0.366))
    (IOPATH S X (0.273:0.273:0.273) (0.393:0.393:0.393))
    (IOPATH S X (0.216:0.216:0.216) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.268:0.268:0.268))
    (IOPATH A1 X (0.118:0.119:0.119) (0.287:0.287:0.287))
    (IOPATH S X (0.182:0.182:0.182) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_1\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.110:0.111:0.111) (0.283:0.283:0.283))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.128:0.128:0.128) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.318:0.318:0.318) (0.299:0.299:0.299))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge SCE) (posedge CLK) (-0.162:-0.162:-0.162))
    (SETUP (posedge SCE) (posedge CLK) (0.272:0.272:0.272))
    (SETUP (negedge SCE) (posedge CLK) (0.241:0.241:0.241))
    (HOLD (posedge SCD) (posedge CLK) (-0.114:-0.114:-0.114))
    (HOLD (negedge SCD) (posedge CLK) (-0.174:-0.174:-0.174))
    (SETUP (posedge SCD) (posedge CLK) (0.150:0.150:0.150))
    (SETUP (negedge SCD) (posedge CLK) (0.268:0.268:0.268))
    (HOLD (posedge D) (posedge CLK) (-0.074:-0.074:-0.074))
    (HOLD (negedge D) (posedge CLK) (-0.136:-0.137:-0.137))
    (SETUP (posedge D) (posedge CLK) (0.103:0.104:0.104))
    (SETUP (negedge D) (posedge CLK) (0.214:0.214:0.215))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.328:0.328:0.328) (0.305:0.305:0.305))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge SCE) (posedge CLK) (-0.162:-0.162:-0.162))
    (SETUP (posedge SCE) (posedge CLK) (0.272:0.272:0.272))
    (SETUP (negedge SCE) (posedge CLK) (0.241:0.241:0.241))
    (HOLD (posedge SCD) (posedge CLK) (-0.106:-0.106:-0.106))
    (HOLD (negedge SCD) (posedge CLK) (-0.170:-0.170:-0.170))
    (SETUP (posedge SCD) (posedge CLK) (0.142:0.142:0.142))
    (SETUP (negedge SCD) (posedge CLK) (0.263:0.263:0.263))
    (HOLD (posedge D) (posedge CLK) (-0.083:-0.083:-0.083))
    (HOLD (negedge D) (posedge CLK) (-0.131:-0.131:-0.131))
    (SETUP (posedge D) (posedge CLK) (0.113:0.113:0.113))
    (SETUP (negedge D) (posedge CLK) (0.209:0.209:0.209))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.267:0.267:0.267))
    (IOPATH A1 X (0.119:0.119:0.119) (0.278:0.278:0.278))
    (IOPATH S X (0.203:0.203:0.203) (0.329:0.329:0.329))
    (IOPATH S X (0.152:0.152:0.152) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.123) (0.272:0.272:0.272))
    (IOPATH A1 X (0.122:0.122:0.122) (0.281:0.281:0.281))
    (IOPATH S X (0.204:0.204:0.204) (0.332:0.332:0.332))
    (IOPATH S X (0.154:0.154:0.154) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.268:0.268:0.268))
    (IOPATH A1 X (0.122:0.122:0.122) (0.280:0.280:0.280))
    (IOPATH S X (0.193:0.193:0.193) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.267:0.267:0.267))
    (IOPATH A1 X (0.116:0.116:0.116) (0.277:0.277:0.277))
    (IOPATH S X (0.192:0.192:0.192) (0.315:0.315:0.315))
    (IOPATH S X (0.132:0.132:0.132) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.266:0.266:0.266))
    (IOPATH A1 X (0.119:0.119:0.119) (0.279:0.279:0.279))
    (IOPATH S X (0.193:0.193:0.193) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.114:0.114) (0.268:0.268:0.268))
    (IOPATH A1 X (0.116:0.116:0.116) (0.278:0.278:0.278))
    (IOPATH S X (0.193:0.193:0.193) (0.316:0.316:0.316))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.273:0.273:0.273))
    (IOPATH A1 X (0.125:0.125:0.125) (0.284:0.284:0.284))
    (IOPATH S X (0.207:0.207:0.207) (0.335:0.335:0.335))
    (IOPATH S X (0.157:0.157:0.157) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.273:0.273:0.273))
    (IOPATH A1 X (0.120:0.120:0.120) (0.281:0.281:0.281))
    (IOPATH S X (0.189:0.189:0.189) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.113) (0.277:0.277:0.277))
    (IOPATH A1 X (0.114:0.115:0.115) (0.287:0.287:0.287))
    (IOPATH S X (0.201:0.201:0.201) (0.323:0.323:0.323))
    (IOPATH S X (0.140:0.140:0.140) (0.311:0.311:0.311))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.109:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.111:0.112:0.112) (0.283:0.283:0.284))
    (IOPATH S X (0.198:0.198:0.198) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.275:0.275:0.275))
    (IOPATH A1 X (0.113:0.113:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.199:0.199:0.199) (0.321:0.321:0.321))
    (IOPATH S X (0.139:0.139:0.139) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.114:0.114) (0.278:0.278:0.278))
    (IOPATH A1 X (0.117:0.117:0.118) (0.289:0.289:0.290))
    (IOPATH S X (0.202:0.202:0.202) (0.325:0.325:0.325))
    (IOPATH S X (0.142:0.142:0.142) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.160:0.160:0.160) (0.314:0.314:0.314))
    (IOPATH A1 X (0.162:0.162:0.162) (0.326:0.326:0.326))
    (IOPATH S X (0.240:0.240:0.240) (0.374:0.374:0.374))
    (IOPATH S X (0.190:0.190:0.190) (0.353:0.353:0.353))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.160:0.160:0.160) (0.317:0.317:0.317))
    (IOPATH A1 X (0.168:0.168:0.168) (0.331:0.331:0.331))
    (IOPATH S X (0.246:0.246:0.246) (0.379:0.379:0.379))
    (IOPATH S X (0.195:0.195:0.195) (0.358:0.358:0.358))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.131:0.131:0.132) (0.288:0.288:0.288))
    (IOPATH A1 X (0.131:0.131:0.131) (0.296:0.296:0.296))
    (IOPATH S X (0.180:0.180:0.180) (0.308:0.308:0.308))
    (IOPATH S X (0.124:0.124:0.124) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.087:0.087:0.087) (0.099:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.121) (0.120:0.120:0.120))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.088:0.088:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.082:0.082) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.082) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.082) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.071:0.072:0.072) (0.085:0.085:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.126:0.126:0.126) (0.105:0.105:0.105))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.158:0.158:0.158) (0.138:0.138:0.138))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.114:0.114:0.114))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.094:0.094:0.094) (0.214:0.214:0.214))
    (IOPATH B X (0.082:0.082:0.082) (0.191:0.191:0.191))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.515:0.515:0.515) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.053:-0.053:-0.053))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.514:0.514:0.514) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.517:0.517:0.517) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.521:0.521:0.521) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.515:0.515:0.515) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.532:0.532:0.532) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.532:0.532:0.532) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.279:0.279:0.279))
    (IOPATH A1 X (0.125:0.125:0.125) (0.291:0.291:0.291))
    (IOPATH S X (0.199:0.199:0.199) (0.330:0.330:0.330))
    (IOPATH S X (0.144:0.144:0.144) (0.314:0.314:0.314))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.128:0.128:0.129) (0.300:0.300:0.301))
    (IOPATH S X (0.199:0.199:0.199) (0.329:0.329:0.329))
    (IOPATH S X (0.144:0.144:0.144) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.537:0.537:0.537) (0.501:0.501:0.501))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.528:0.528:0.528) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.537:0.537:0.537) (0.502:0.502:0.502))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.494:0.494:0.494))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.528:0.528:0.528) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.116:0.116) (0.279:0.279:0.279))
    (IOPATH A1 X (0.124:0.124:0.124) (0.283:0.283:0.283))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.209:0.210:0.210) (0.371:0.372:0.372))
    (IOPATH S X (0.282:0.282:0.282) (0.401:0.401:0.401))
    (IOPATH S X (0.226:0.226:0.226) (0.385:0.385:0.385))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.270:0.270:0.270))
    (IOPATH A1 X (0.126:0.126:0.126) (0.282:0.282:0.282))
    (IOPATH S X (0.187:0.187:0.187) (0.314:0.314:0.314))
    (IOPATH S X (0.132:0.132:0.132) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.201:0.201:0.202) (0.365:0.365:0.365))
    (IOPATH S X (0.277:0.277:0.277) (0.398:0.398:0.398))
    (IOPATH S X (0.221:0.221:0.221) (0.381:0.381:0.381))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.272:0.272:0.272))
    (IOPATH A1 X (0.115:0.115:0.115) (0.285:0.285:0.285))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_2\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.115:0.115:0.115) (0.288:0.288:0.288))
    (IOPATH S X (0.189:0.189:0.189) (0.318:0.318:0.318))
    (IOPATH S X (0.134:0.134:0.134) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.359:0.359:0.359) (0.343:0.343:0.343))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge SCE) (posedge CLK) (0.239:0.239:0.239))
    (SETUP (negedge SCE) (posedge CLK) (0.207:0.207:0.207))
    (HOLD (posedge SCD) (posedge CLK) (-0.094:-0.094:-0.094))
    (HOLD (negedge SCD) (posedge CLK) (-0.145:-0.145:-0.145))
    (SETUP (posedge SCD) (posedge CLK) (0.126:0.126:0.126))
    (SETUP (negedge SCD) (posedge CLK) (0.232:0.232:0.232))
    (HOLD (posedge D) (posedge CLK) (-0.057:-0.057:-0.057))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.083:0.083:0.084))
    (SETUP (negedge D) (posedge CLK) (0.180:0.181:0.181))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.412:0.412:0.412) (0.373:0.373:0.373))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.133:-0.133:-0.133))
    (SETUP (posedge SCE) (posedge CLK) (0.239:0.239:0.239))
    (SETUP (negedge SCE) (posedge CLK) (0.207:0.207:0.207))
    (HOLD (posedge SCD) (posedge CLK) (-0.089:-0.089:-0.089))
    (HOLD (negedge SCD) (posedge CLK) (-0.142:-0.142:-0.142))
    (SETUP (posedge SCD) (posedge CLK) (0.120:0.120:0.120))
    (SETUP (negedge SCD) (posedge CLK) (0.228:0.228:0.228))
    (HOLD (posedge D) (posedge CLK) (-0.064:-0.064:-0.064))
    (HOLD (negedge D) (posedge CLK) (-0.101:-0.101:-0.101))
    (SETUP (posedge D) (posedge CLK) (0.090:0.090:0.090))
    (SETUP (negedge D) (posedge CLK) (0.174:0.174:0.174))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.272:0.272:0.272))
    (IOPATH A1 X (0.124:0.124:0.124) (0.285:0.285:0.285))
    (IOPATH S X (0.190:0.190:0.190) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.120) (0.270:0.270:0.270))
    (IOPATH A1 X (0.121:0.121:0.121) (0.280:0.280:0.280))
    (IOPATH S X (0.195:0.195:0.195) (0.318:0.318:0.318))
    (IOPATH S X (0.135:0.135:0.135) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.130) (0.284:0.284:0.284))
    (IOPATH A1 X (0.132:0.132:0.132) (0.296:0.296:0.296))
    (IOPATH S X (0.210:0.210:0.210) (0.335:0.335:0.335))
    (IOPATH S X (0.150:0.150:0.150) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.129:0.129) (0.282:0.282:0.282))
    (IOPATH A1 X (0.129:0.129:0.129) (0.292:0.292:0.292))
    (IOPATH S X (0.206:0.206:0.206) (0.331:0.331:0.331))
    (IOPATH S X (0.145:0.145:0.145) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.269:0.269:0.269))
    (IOPATH A1 X (0.126:0.126:0.126) (0.281:0.281:0.281))
    (IOPATH S X (0.195:0.195:0.195) (0.317:0.317:0.317))
    (IOPATH S X (0.135:0.135:0.135) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.272:0.272:0.272))
    (IOPATH A1 X (0.126:0.126:0.126) (0.285:0.285:0.285))
    (IOPATH S X (0.208:0.208:0.208) (0.336:0.336:0.336))
    (IOPATH S X (0.158:0.158:0.158) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.278:0.278:0.278))
    (IOPATH A1 X (0.129:0.129:0.129) (0.290:0.290:0.290))
    (IOPATH S X (0.213:0.213:0.213) (0.342:0.342:0.342))
    (IOPATH S X (0.163:0.163:0.163) (0.324:0.324:0.324))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.110) (0.263:0.263:0.263))
    (IOPATH A1 X (0.117:0.117:0.117) (0.276:0.276:0.276))
    (IOPATH S X (0.202:0.202:0.202) (0.328:0.328:0.328))
    (IOPATH S X (0.152:0.152:0.152) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.112) (0.276:0.276:0.276))
    (IOPATH A1 X (0.115:0.116:0.116) (0.287:0.287:0.287))
    (IOPATH S X (0.196:0.196:0.196) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.281:0.281:0.281))
    (IOPATH A1 X (0.121:0.122:0.122) (0.292:0.292:0.293))
    (IOPATH S X (0.198:0.198:0.198) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.114:0.115:0.115) (0.279:0.279:0.279))
    (IOPATH A1 X (0.116:0.116:0.117) (0.289:0.289:0.289))
    (IOPATH S X (0.198:0.198:0.198) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.108:0.108:0.109) (0.273:0.273:0.273))
    (IOPATH A1 X (0.115:0.115:0.115) (0.286:0.286:0.286))
    (IOPATH S X (0.194:0.194:0.194) (0.316:0.316:0.316))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.146:0.146:0.146) (0.301:0.301:0.301))
    (IOPATH A1 X (0.148:0.148:0.148) (0.313:0.313:0.313))
    (IOPATH S X (0.222:0.222:0.222) (0.355:0.355:0.355))
    (IOPATH S X (0.170:0.170:0.170) (0.336:0.336:0.336))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.141:0.141:0.141) (0.298:0.298:0.298))
    (IOPATH A1 X (0.145:0.145:0.145) (0.311:0.311:0.311))
    (IOPATH S X (0.221:0.221:0.221) (0.354:0.354:0.354))
    (IOPATH S X (0.168:0.168:0.168) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.126:0.126:0.126) (0.286:0.287:0.287))
    (IOPATH A1 X (0.129:0.130:0.130) (0.297:0.297:0.297))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.127:0.127:0.127) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.097:0.098:0.098))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.108) (0.110:0.110:0.110))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.079:0.080:0.080) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.081:0.081) (0.091:0.091:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.078:0.078:0.079) (0.089:0.089:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.073:0.073:0.074) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.111:0.111:0.111) (0.095:0.095:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.140:0.140:0.140) (0.126:0.126:0.126))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.123:0.123:0.123) (0.102:0.102:0.102))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.088:0.088:0.088) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.216:0.216:0.216))
    (IOPATH B X (0.083:0.083:0.083) (0.193:0.193:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.514:0.514:0.514) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.515:0.515:0.515) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.053:-0.053:-0.053))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.053:-0.053:-0.053))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.269:0.269:0.269))
    (IOPATH A1 X (0.116:0.116:0.116) (0.281:0.281:0.281))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.130:0.130:0.131) (0.303:0.303:0.303))
    (IOPATH S X (0.203:0.203:0.203) (0.333:0.333:0.333))
    (IOPATH S X (0.148:0.148:0.148) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.538:0.538:0.538) (0.502:0.502:0.502))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.529:0.529:0.529) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.529:0.529:0.529) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.528:0.528:0.528) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.557:0.557:0.557) (0.512:0.512:0.512))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.123:0.123) (0.286:0.286:0.286))
    (IOPATH A1 X (0.126:0.126:0.126) (0.288:0.288:0.288))
    (IOPATH S X (0.196:0.196:0.196) (0.326:0.326:0.326))
    (IOPATH S X (0.141:0.141:0.141) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.171:0.172:0.172) (0.342:0.343:0.343))
    (IOPATH S X (0.242:0.242:0.242) (0.371:0.371:0.371))
    (IOPATH S X (0.186:0.186:0.186) (0.355:0.355:0.355))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.268:0.268:0.268))
    (IOPATH A1 X (0.142:0.142:0.142) (0.289:0.289:0.289))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.193:0.193:0.194) (0.359:0.359:0.359))
    (IOPATH S X (0.267:0.267:0.267) (0.389:0.389:0.389))
    (IOPATH S X (0.211:0.211:0.211) (0.374:0.374:0.374))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.273:0.273:0.273))
    (IOPATH A1 X (0.120:0.120:0.120) (0.290:0.290:0.290))
    (IOPATH S X (0.188:0.188:0.188) (0.316:0.316:0.316))
    (IOPATH S X (0.133:0.133:0.133) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_3\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.114:0.114:0.115) (0.286:0.286:0.286))
    (IOPATH S X (0.196:0.196:0.196) (0.326:0.326:0.326))
    (IOPATH S X (0.144:0.144:0.144) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.373:0.373:0.373) (0.351:0.351:0.351))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.087:-0.087:-0.087))
    (HOLD (negedge SCE) (posedge CLK) (-0.132:-0.132:-0.132))
    (SETUP (posedge SCE) (posedge CLK) (0.238:0.238:0.238))
    (SETUP (negedge SCE) (posedge CLK) (0.206:0.206:0.206))
    (HOLD (posedge SCD) (posedge CLK) (-0.107:-0.107:-0.107))
    (HOLD (negedge SCD) (posedge CLK) (-0.154:-0.154:-0.154))
    (SETUP (posedge SCD) (posedge CLK) (0.140:0.140:0.140))
    (SETUP (negedge SCD) (posedge CLK) (0.240:0.240:0.240))
    (HOLD (posedge D) (posedge CLK) (-0.056:-0.057:-0.057))
    (HOLD (negedge D) (posedge CLK) (-0.107:-0.107:-0.107))
    (SETUP (posedge D) (posedge CLK) (0.083:0.083:0.083))
    (SETUP (negedge D) (posedge CLK) (0.180:0.180:0.180))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.381:0.381:0.381) (0.353:0.353:0.353))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge SCE) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge SCE) (posedge CLK) (0.245:0.245:0.245))
    (SETUP (negedge SCE) (posedge CLK) (0.213:0.213:0.213))
    (HOLD (posedge SCD) (posedge CLK) (-0.096:-0.096:-0.096))
    (HOLD (negedge SCD) (posedge CLK) (-0.150:-0.150:-0.150))
    (SETUP (posedge SCD) (posedge CLK) (0.129:0.129:0.129))
    (SETUP (negedge SCD) (posedge CLK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CLK) (-0.066:-0.066:-0.066))
    (HOLD (negedge D) (posedge CLK) (-0.106:-0.106:-0.106))
    (SETUP (posedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (negedge D) (posedge CLK) (0.180:0.180:0.180))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.275:0.275:0.275))
    (IOPATH A1 X (0.132:0.132:0.132) (0.289:0.289:0.289))
    (IOPATH S X (0.208:0.208:0.208) (0.337:0.337:0.337))
    (IOPATH S X (0.158:0.158:0.158) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.111:0.111) (0.264:0.264:0.264))
    (IOPATH A1 X (0.118:0.118:0.118) (0.277:0.277:0.277))
    (IOPATH S X (0.199:0.199:0.199) (0.326:0.326:0.326))
    (IOPATH S X (0.149:0.149:0.149) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.270:0.270:0.270))
    (IOPATH A1 X (0.120:0.120:0.120) (0.281:0.281:0.281))
    (IOPATH S X (0.196:0.196:0.196) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.269:0.269:0.269))
    (IOPATH A1 X (0.119:0.119:0.119) (0.281:0.281:0.281))
    (IOPATH S X (0.195:0.195:0.195) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.267:0.267:0.267))
    (IOPATH A1 X (0.120:0.120:0.120) (0.279:0.279:0.279))
    (IOPATH S X (0.193:0.193:0.193) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.265:0.265:0.265))
    (IOPATH A1 X (0.116:0.116:0.116) (0.277:0.277:0.277))
    (IOPATH S X (0.192:0.192:0.192) (0.314:0.314:0.314))
    (IOPATH S X (0.132:0.132:0.132) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.271:0.271:0.271))
    (IOPATH A1 X (0.122:0.122:0.122) (0.282:0.282:0.282))
    (IOPATH S X (0.193:0.193:0.193) (0.325:0.325:0.325))
    (IOPATH S X (0.142:0.142:0.142) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.271:0.271:0.271))
    (IOPATH A1 X (0.123:0.123:0.123) (0.281:0.281:0.281))
    (IOPATH S X (0.203:0.203:0.203) (0.331:0.331:0.331))
    (IOPATH S X (0.153:0.153:0.153) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.124) (0.290:0.290:0.290))
    (IOPATH A1 X (0.129:0.129:0.130) (0.302:0.302:0.302))
    (IOPATH S X (0.228:0.228:0.228) (0.346:0.346:0.346))
    (IOPATH S X (0.165:0.165:0.165) (0.337:0.337:0.337))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.129) (0.294:0.294:0.294))
    (IOPATH A1 X (0.131:0.131:0.132) (0.305:0.305:0.305))
    (IOPATH S X (0.231:0.231:0.231) (0.349:0.349:0.349))
    (IOPATH S X (0.168:0.168:0.168) (0.340:0.340:0.340))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.127:0.127:0.128) (0.293:0.293:0.294))
    (IOPATH A1 X (0.130:0.130:0.131) (0.304:0.305:0.305))
    (IOPATH S X (0.232:0.232:0.232) (0.350:0.350:0.350))
    (IOPATH S X (0.168:0.168:0.168) (0.340:0.340:0.340))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.129:0.130:0.130) (0.296:0.296:0.296))
    (IOPATH A1 X (0.133:0.133:0.134) (0.307:0.307:0.307))
    (IOPATH S X (0.233:0.233:0.233) (0.351:0.351:0.351))
    (IOPATH S X (0.170:0.170:0.170) (0.342:0.342:0.342))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.145:0.145:0.145) (0.301:0.301:0.301))
    (IOPATH A1 X (0.150:0.150:0.150) (0.314:0.314:0.314))
    (IOPATH S X (0.231:0.231:0.231) (0.364:0.364:0.364))
    (IOPATH S X (0.181:0.181:0.181) (0.343:0.343:0.343))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.139:0.139:0.139) (0.297:0.297:0.297))
    (IOPATH A1 X (0.144:0.144:0.144) (0.310:0.310:0.310))
    (IOPATH S X (0.228:0.228:0.228) (0.360:0.360:0.360))
    (IOPATH S X (0.177:0.177:0.177) (0.340:0.340:0.340))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.125) (0.285:0.285:0.285))
    (IOPATH A1 X (0.128:0.129:0.129) (0.296:0.296:0.296))
    (IOPATH S X (0.184:0.184:0.184) (0.312:0.312:0.312))
    (IOPATH S X (0.128:0.128:0.128) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.096:0.096:0.096) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.104:0.105:0.105) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.083:0.083) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.086:0.086:0.086) (0.096:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.082) (0.093:0.093:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.083) (0.093:0.093:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.090:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.133:0.133:0.133) (0.108:0.108:0.108))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.189:0.189:0.189) (0.162:0.162:0.162))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.163:0.163:0.163) (0.126:0.126:0.126))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.098:0.098:0.098) (0.099:0.099:0.099))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.120:0.120:0.120) (0.235:0.235:0.235))
    (IOPATH B X (0.104:0.104:0.104) (0.210:0.210:0.210))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.496:0.496:0.496))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.027:0.027:0.027))
    (HOLD (negedge D) (posedge CLK) (0.087:0.087:0.087))
    (SETUP (posedge D) (posedge CLK) (-0.012:-0.012:-0.012))
    (SETUP (negedge D) (posedge CLK) (-0.038:-0.038:-0.038))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.042:0.042:0.042))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.027:-0.027:-0.027))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.528:0.528:0.528) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.536:0.536:0.536) (0.501:0.501:0.501))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.275:0.275:0.275))
    (IOPATH A1 X (0.122:0.122:0.122) (0.286:0.286:0.286))
    (IOPATH S X (0.194:0.194:0.194) (0.323:0.323:0.323))
    (IOPATH S X (0.138:0.138:0.138) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.128:0.129:0.129) (0.301:0.301:0.301))
    (IOPATH S X (0.202:0.202:0.202) (0.332:0.332:0.332))
    (IOPATH S X (0.147:0.147:0.147) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.533:0.533:0.533) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.091:0.091:0.091))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.537:0.537:0.537) (0.501:0.501:0.501))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.032:0.032:0.032))
    (HOLD (negedge D) (posedge CLK) (0.091:0.091:0.091))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.534:0.534:0.534) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.497:0.497:0.497))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.091:0.091:0.091))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.536:0.536:0.536) (0.501:0.501:0.501))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.114) (0.276:0.276:0.276))
    (IOPATH A1 X (0.124:0.124:0.124) (0.280:0.280:0.280))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.224:0.225:0.225) (0.383:0.383:0.383))
    (IOPATH S X (0.301:0.301:0.301) (0.416:0.416:0.416))
    (IOPATH S X (0.245:0.245:0.245) (0.399:0.399:0.399))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.271:0.271:0.271))
    (IOPATH A1 X (0.135:0.135:0.135) (0.287:0.287:0.287))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.133:0.133:0.133) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.162:0.162:0.163) (0.335:0.335:0.335))
    (IOPATH S X (0.237:0.237:0.237) (0.368:0.368:0.368))
    (IOPATH S X (0.182:0.182:0.182) (0.351:0.351:0.351))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.138:0.138:0.138) (0.277:0.277:0.277))
    (IOPATH A1 X (0.115:0.115:0.116) (0.285:0.285:0.285))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.298:0.298:0.298))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_4\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.111:0.112:0.112) (0.284:0.284:0.284))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.135:0.135:0.135) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.354:0.354:0.354) (0.336:0.336:0.336))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.080:-0.080:-0.080))
    (HOLD (negedge SCE) (posedge CLK) (-0.127:-0.127:-0.127))
    (SETUP (posedge SCE) (posedge CLK) (0.239:0.239:0.239))
    (SETUP (negedge SCE) (posedge CLK) (0.203:0.203:0.203))
    (HOLD (posedge SCD) (posedge CLK) (-0.103:-0.103:-0.103))
    (HOLD (negedge SCD) (posedge CLK) (-0.155:-0.155:-0.155))
    (SETUP (posedge SCD) (posedge CLK) (0.137:0.137:0.137))
    (SETUP (negedge SCD) (posedge CLK) (0.243:0.243:0.243))
    (HOLD (posedge D) (posedge CLK) (-0.060:-0.060:-0.061))
    (HOLD (negedge D) (posedge CLK) (-0.114:-0.114:-0.114))
    (SETUP (posedge D) (posedge CLK) (0.087:0.088:0.088))
    (SETUP (negedge D) (posedge CLK) (0.188:0.188:0.188))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.372:0.372:0.372) (0.346:0.346:0.346))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge SCE) (posedge CLK) (0.245:0.245:0.245))
    (SETUP (negedge SCE) (posedge CLK) (0.212:0.212:0.212))
    (HOLD (posedge SCD) (posedge CLK) (-0.095:-0.095:-0.095))
    (HOLD (negedge SCD) (posedge CLK) (-0.150:-0.150:-0.150))
    (SETUP (posedge SCD) (posedge CLK) (0.128:0.128:0.128))
    (SETUP (negedge SCD) (posedge CLK) (0.238:0.238:0.238))
    (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068))
    (HOLD (negedge D) (posedge CLK) (-0.109:-0.109:-0.109))
    (SETUP (posedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (negedge D) (posedge CLK) (0.183:0.183:0.183))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.268:0.268:0.268))
    (IOPATH A1 X (0.125:0.125:0.125) (0.280:0.280:0.280))
    (IOPATH S X (0.194:0.194:0.194) (0.315:0.315:0.315))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.270:0.270:0.270))
    (IOPATH A1 X (0.123:0.123:0.123) (0.281:0.281:0.281))
    (IOPATH S X (0.195:0.195:0.195) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.270:0.270:0.270))
    (IOPATH A1 X (0.122:0.122:0.122) (0.282:0.282:0.282))
    (IOPATH S X (0.197:0.197:0.197) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.268:0.268:0.268))
    (IOPATH A1 X (0.122:0.122:0.122) (0.280:0.280:0.280))
    (IOPATH S X (0.195:0.195:0.195) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.270:0.270:0.270))
    (IOPATH A1 X (0.120:0.120:0.120) (0.282:0.282:0.282))
    (IOPATH S X (0.197:0.197:0.197) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.116:0.116) (0.269:0.269:0.269))
    (IOPATH A1 X (0.118:0.118:0.118) (0.281:0.281:0.281))
    (IOPATH S X (0.196:0.196:0.196) (0.319:0.319:0.319))
    (IOPATH S X (0.135:0.135:0.135) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.271:0.271:0.271))
    (IOPATH A1 X (0.120:0.120:0.120) (0.283:0.283:0.283))
    (IOPATH S X (0.198:0.198:0.198) (0.330:0.330:0.330))
    (IOPATH S X (0.148:0.148:0.148) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.269:0.269:0.269))
    (IOPATH A1 X (0.124:0.124:0.124) (0.281:0.281:0.281))
    (IOPATH S X (0.193:0.193:0.193) (0.316:0.316:0.316))
    (IOPATH S X (0.133:0.133:0.133) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.138:0.138:0.139) (0.304:0.304:0.304))
    (IOPATH A1 X (0.140:0.141:0.141) (0.315:0.315:0.315))
    (IOPATH S X (0.231:0.231:0.231) (0.355:0.355:0.355))
    (IOPATH S X (0.170:0.170:0.170) (0.343:0.343:0.343))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.140:0.141:0.141) (0.307:0.307:0.307))
    (IOPATH A1 X (0.144:0.144:0.145) (0.318:0.318:0.318))
    (IOPATH S X (0.234:0.234:0.234) (0.358:0.358:0.358))
    (IOPATH S X (0.173:0.173:0.173) (0.345:0.345:0.345))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.131) (0.296:0.296:0.296))
    (IOPATH A1 X (0.133:0.133:0.134) (0.307:0.307:0.307))
    (IOPATH S X (0.223:0.223:0.223) (0.346:0.346:0.346))
    (IOPATH S X (0.162:0.162:0.162) (0.334:0.334:0.334))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.118:0.118) (0.283:0.283:0.283))
    (IOPATH A1 X (0.121:0.122:0.122) (0.295:0.295:0.295))
    (IOPATH S X (0.211:0.211:0.211) (0.334:0.334:0.334))
    (IOPATH S X (0.150:0.150:0.150) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.126:0.126:0.126) (0.283:0.283:0.283))
    (IOPATH A1 X (0.131:0.131:0.131) (0.295:0.295:0.295))
    (IOPATH S X (0.206:0.206:0.206) (0.339:0.339:0.339))
    (IOPATH S X (0.155:0.155:0.155) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.282:0.282:0.282))
    (IOPATH A1 X (0.129:0.129:0.129) (0.295:0.295:0.295))
    (IOPATH S X (0.206:0.206:0.206) (0.339:0.339:0.339))
    (IOPATH S X (0.155:0.155:0.155) (0.320:0.320:0.320))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.119) (0.280:0.281:0.281))
    (IOPATH A1 X (0.121:0.121:0.121) (0.291:0.291:0.291))
    (IOPATH S X (0.187:0.187:0.187) (0.316:0.316:0.316))
    (IOPATH S X (0.133:0.133:0.133) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.083:0.083:0.083) (0.093:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.103:0.103:0.103) (0.105:0.105:0.105))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.082) (0.091:0.091:0.091))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.089:0.090:0.090) (0.099:0.100:0.100))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.086) (0.097:0.097:0.097))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.082:0.082:0.083) (0.094:0.094:0.094))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.074:0.075) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.160:0.160:0.160) (0.125:0.125:0.125))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.175:0.175:0.175) (0.150:0.150:0.150))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.141:0.141:0.141) (0.114:0.114:0.114))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.107) (0.104:0.104:0.104))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.101:0.101:0.101) (0.223:0.223:0.223))
    (IOPATH B X (0.096:0.096:0.096) (0.203:0.203:0.203))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.032:0.032:0.032))
    (HOLD (negedge D) (posedge CLK) (0.091:0.091:0.091))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.494:0.494:0.494))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.521:0.521:0.521) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.527:0.527:0.527) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.109) (0.264:0.264:0.264))
    (IOPATH A1 X (0.113:0.113:0.113) (0.276:0.276:0.276))
    (IOPATH S X (0.185:0.185:0.185) (0.312:0.312:0.312))
    (IOPATH S X (0.129:0.129:0.129) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.133:0.133:0.134) (0.307:0.307:0.307))
    (IOPATH S X (0.207:0.207:0.207) (0.337:0.337:0.337))
    (IOPATH S X (0.151:0.151:0.151) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.539:0.539:0.539) (0.502:0.502:0.502))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.533:0.533:0.533) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.031:0.031:0.031))
    (HOLD (negedge D) (posedge CLK) (0.090:0.090:0.090))
    (SETUP (posedge D) (posedge CLK) (-0.016:-0.016:-0.016))
    (SETUP (negedge D) (posedge CLK) (-0.042:-0.042:-0.042))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.534:0.534:0.534) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.120) (0.281:0.281:0.281))
    (IOPATH A1 X (0.123:0.123:0.123) (0.283:0.283:0.283))
    (IOPATH S X (0.186:0.186:0.186) (0.314:0.314:0.314))
    (IOPATH S X (0.130:0.130:0.130) (0.300:0.300:0.300))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.202:0.203:0.203) (0.366:0.366:0.366))
    (IOPATH S X (0.274:0.274:0.274) (0.393:0.393:0.393))
    (IOPATH S X (0.216:0.216:0.216) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.271:0.271:0.271))
    (IOPATH A1 X (0.132:0.132:0.132) (0.286:0.286:0.286))
    (IOPATH S X (0.188:0.188:0.188) (0.316:0.316:0.316))
    (IOPATH S X (0.132:0.132:0.132) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.172:0.173:0.173) (0.343:0.343:0.343))
    (IOPATH S X (0.248:0.248:0.248) (0.377:0.377:0.377))
    (IOPATH S X (0.194:0.194:0.194) (0.360:0.360:0.360))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.131:0.131:0.131) (0.275:0.275:0.275))
    (IOPATH A1 X (0.121:0.121:0.122) (0.290:0.290:0.290))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.135:0.135:0.135) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_5\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.109:0.110:0.110) (0.281:0.281:0.281))
    (IOPATH S X (0.186:0.186:0.186) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.368:0.368:0.368) (0.345:0.345:0.345))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge SCE) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge SCE) (posedge CLK) (0.245:0.245:0.245))
    (SETUP (negedge SCE) (posedge CLK) (0.213:0.213:0.213))
    (HOLD (posedge SCD) (posedge CLK) (-0.100:-0.100:-0.100))
    (HOLD (negedge SCD) (posedge CLK) (-0.153:-0.153:-0.153))
    (SETUP (posedge SCD) (posedge CLK) (0.133:0.133:0.133))
    (SETUP (negedge SCD) (posedge CLK) (0.240:0.240:0.240))
    (HOLD (posedge D) (posedge CLK) (-0.060:-0.060:-0.061))
    (HOLD (negedge D) (posedge CLK) (-0.113:-0.113:-0.113))
    (SETUP (posedge D) (posedge CLK) (0.087:0.087:0.088))
    (SETUP (negedge D) (posedge CLK) (0.187:0.187:0.187))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.384:0.384:0.384) (0.355:0.355:0.355))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.091:-0.091:-0.091))
    (HOLD (negedge SCE) (posedge CLK) (-0.138:-0.138:-0.138))
    (SETUP (posedge SCE) (posedge CLK) (0.245:0.245:0.245))
    (SETUP (negedge SCE) (posedge CLK) (0.213:0.213:0.213))
    (HOLD (posedge SCD) (posedge CLK) (-0.098:-0.098:-0.098))
    (HOLD (negedge SCD) (posedge CLK) (-0.151:-0.151:-0.151))
    (SETUP (posedge SCD) (posedge CLK) (0.131:0.131:0.131))
    (SETUP (negedge SCD) (posedge CLK) (0.239:0.239:0.239))
    (HOLD (posedge D) (posedge CLK) (-0.069:-0.069:-0.069))
    (HOLD (negedge D) (posedge CLK) (-0.108:-0.108:-0.108))
    (SETUP (posedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (negedge D) (posedge CLK) (0.183:0.183:0.183))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.274:0.274:0.274))
    (IOPATH A1 X (0.127:0.127:0.127) (0.285:0.285:0.285))
    (IOPATH S X (0.188:0.188:0.188) (0.318:0.318:0.318))
    (IOPATH S X (0.134:0.134:0.134) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.128:0.128:0.128) (0.275:0.275:0.275))
    (IOPATH A1 X (0.131:0.131:0.131) (0.286:0.286:0.286))
    (IOPATH S X (0.196:0.196:0.196) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.124:0.124:0.124) (0.275:0.275:0.275))
    (IOPATH A1 X (0.129:0.129:0.129) (0.287:0.287:0.287))
    (IOPATH S X (0.207:0.207:0.207) (0.336:0.336:0.336))
    (IOPATH S X (0.157:0.157:0.157) (0.317:0.317:0.317))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.266:0.266:0.266))
    (IOPATH A1 X (0.118:0.118:0.118) (0.278:0.278:0.278))
    (IOPATH S X (0.191:0.191:0.191) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.269:0.269:0.269))
    (IOPATH A1 X (0.124:0.124:0.124) (0.282:0.282:0.282))
    (IOPATH S X (0.194:0.194:0.194) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.267:0.267:0.267))
    (IOPATH A1 X (0.117:0.117:0.117) (0.279:0.279:0.279))
    (IOPATH S X (0.193:0.193:0.193) (0.316:0.316:0.316))
    (IOPATH S X (0.133:0.133:0.133) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.119:0.119:0.119) (0.272:0.272:0.272))
    (IOPATH A1 X (0.120:0.120:0.120) (0.283:0.283:0.283))
    (IOPATH S X (0.206:0.206:0.206) (0.335:0.335:0.335))
    (IOPATH S X (0.156:0.156:0.156) (0.316:0.316:0.316))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.112:0.112:0.112) (0.266:0.266:0.266))
    (IOPATH A1 X (0.114:0.114:0.114) (0.276:0.276:0.276))
    (IOPATH S X (0.201:0.201:0.201) (0.328:0.328:0.328))
    (IOPATH S X (0.151:0.151:0.151) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.126) (0.291:0.291:0.291))
    (IOPATH A1 X (0.128:0.128:0.129) (0.302:0.302:0.302))
    (IOPATH S X (0.210:0.210:0.210) (0.335:0.335:0.335))
    (IOPATH S X (0.149:0.149:0.149) (0.323:0.323:0.323))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.110:0.110) (0.274:0.274:0.274))
    (IOPATH A1 X (0.114:0.115:0.115) (0.286:0.286:0.286))
    (IOPATH S X (0.196:0.196:0.196) (0.319:0.319:0.319))
    (IOPATH S X (0.136:0.136:0.136) (0.307:0.307:0.307))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.109:0.109:0.110) (0.273:0.273:0.274))
    (IOPATH A1 X (0.112:0.113:0.113) (0.284:0.284:0.284))
    (IOPATH S X (0.195:0.195:0.195) (0.318:0.318:0.318))
    (IOPATH S X (0.135:0.135:0.135) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.120:0.121) (0.286:0.287:0.287))
    (IOPATH A1 X (0.124:0.125:0.125) (0.298:0.298:0.298))
    (IOPATH S X (0.206:0.206:0.206) (0.331:0.331:0.331))
    (IOPATH S X (0.146:0.146:0.146) (0.319:0.319:0.319))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.125:0.125:0.125) (0.282:0.282:0.282))
    (IOPATH A1 X (0.129:0.129:0.129) (0.294:0.294:0.294))
    (IOPATH S X (0.204:0.204:0.204) (0.336:0.336:0.336))
    (IOPATH S X (0.152:0.152:0.152) (0.318:0.318:0.318))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.139:0.139:0.139) (0.296:0.296:0.296))
    (IOPATH A1 X (0.142:0.142:0.142) (0.308:0.308:0.308))
    (IOPATH S X (0.218:0.218:0.218) (0.350:0.350:0.350))
    (IOPATH S X (0.165:0.165:0.165) (0.332:0.332:0.332))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.121:0.121:0.121) (0.281:0.281:0.281))
    (IOPATH A1 X (0.118:0.118:0.118) (0.287:0.287:0.288))
    (IOPATH S X (0.180:0.180:0.180) (0.307:0.307:0.307))
    (IOPATH S X (0.123:0.123:0.123) (0.293:0.293:0.293))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.085:0.085:0.085) (0.095:0.095:0.095))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.112:0.112:0.113) (0.112:0.112:0.113))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.080:0.080:0.081) (0.092:0.092:0.092))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.072:0.072:0.073) (0.085:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.074:0.075:0.075) (0.087:0.087:0.087))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.077:0.078) (0.090:0.090:0.090))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.107:0.107:0.107) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.141:0.141:0.141) (0.128:0.128:0.128))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.128:0.128:0.128) (0.105:0.105:0.105))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.096:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.111:0.111:0.111) (0.229:0.229:0.229))
    (IOPATH B X (0.100:0.100:0.100) (0.207:0.207:0.207))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.522:0.522:0.522) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.504:0.504:0.504) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.509:0.509:0.509) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.523:0.523:0.523) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.532:0.532:0.532) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.531:0.531:0.531) (0.498:0.498:0.498))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.521:0.521:0.521) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.517:0.517:0.517) (0.489:0.489:0.489))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.523:0.523:0.523) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.494:0.494:0.494))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.270:0.270:0.270))
    (IOPATH A1 X (0.116:0.116:0.116) (0.281:0.281:0.281))
    (IOPATH S X (0.189:0.189:0.189) (0.317:0.317:0.317))
    (IOPATH S X (0.133:0.133:0.133) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.136:0.136:0.136) (0.309:0.309:0.309))
    (IOPATH S X (0.208:0.208:0.208) (0.337:0.337:0.337))
    (IOPATH S X (0.152:0.152:0.152) (0.322:0.322:0.322))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.495:0.495:0.495))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.526:0.526:0.526) (0.494:0.494:0.494))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.034:0.034:0.034))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.019:-0.019:-0.019))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.525:0.525:0.525) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.533:0.533:0.533) (0.499:0.499:0.499))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.547:0.547:0.547) (0.507:0.507:0.507))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.033:0.033:0.033))
    (HOLD (negedge D) (posedge CLK) (0.093:0.093:0.093))
    (SETUP (posedge D) (posedge CLK) (-0.018:-0.018:-0.018))
    (SETUP (negedge D) (posedge CLK) (-0.044:-0.044:-0.044))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.119:0.119) (0.280:0.280:0.280))
    (IOPATH A1 X (0.127:0.127:0.127) (0.283:0.283:0.283))
    (IOPATH S X (0.186:0.186:0.186) (0.314:0.314:0.314))
    (IOPATH S X (0.131:0.131:0.131) (0.299:0.299:0.299))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.170:0.170:0.170) (0.341:0.341:0.341))
    (IOPATH S X (0.243:0.243:0.243) (0.371:0.371:0.371))
    (IOPATH S X (0.187:0.187:0.187) (0.356:0.356:0.356))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.122:0.122:0.122) (0.270:0.270:0.270))
    (IOPATH A1 X (0.134:0.134:0.134) (0.285:0.285:0.285))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.207:0.208:0.208) (0.370:0.370:0.370))
    (IOPATH S X (0.281:0.281:0.281) (0.399:0.399:0.399))
    (IOPATH S X (0.224:0.224:0.224) (0.384:0.384:0.384))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.130) (0.277:0.277:0.277))
    (IOPATH A1 X (0.124:0.124:0.124) (0.293:0.293:0.293))
    (IOPATH S X (0.191:0.191:0.191) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_6\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.113:0.114:0.114) (0.285:0.285:0.285))
    (IOPATH S X (0.192:0.192:0.192) (0.321:0.321:0.321))
    (IOPATH S X (0.139:0.139:0.139) (0.303:0.303:0.303))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_0\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.349:0.349:0.349) (0.333:0.333:0.333))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge SCE) (posedge CLK) (0.245:0.245:0.245))
    (SETUP (negedge SCE) (posedge CLK) (0.212:0.212:0.212))
    (HOLD (posedge SCD) (posedge CLK) (-0.104:-0.104:-0.104))
    (HOLD (negedge SCD) (posedge CLK) (-0.156:-0.156:-0.156))
    (SETUP (posedge SCD) (posedge CLK) (0.138:0.138:0.138))
    (SETUP (negedge SCD) (posedge CLK) (0.244:0.244:0.244))
    (HOLD (posedge D) (posedge CLK) (-0.061:-0.061:-0.062))
    (HOLD (negedge D) (posedge CLK) (-0.115:-0.115:-0.115))
    (SETUP (posedge D) (posedge CLK) (0.088:0.089:0.089))
    (SETUP (negedge D) (posedge CLK) (0.189:0.189:0.189))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__sdfxtp_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_clb_fle_ff_1\.sky130_fd_sc_hd__sdfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.430:0.430:0.430) (0.389:0.389:0.389))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge SCE) (posedge CLK) (-0.088:-0.088:-0.088))
    (HOLD (negedge SCE) (posedge CLK) (-0.124:-0.124:-0.124))
    (SETUP (posedge SCE) (posedge CLK) (0.248:0.248:0.248))
    (SETUP (negedge SCE) (posedge CLK) (0.214:0.214:0.214))
    (HOLD (posedge SCD) (posedge CLK) (-0.093:-0.093:-0.093))
    (HOLD (negedge SCD) (posedge CLK) (-0.136:-0.136:-0.136))
    (SETUP (posedge SCD) (posedge CLK) (0.134:0.134:0.134))
    (SETUP (negedge SCD) (posedge CLK) (0.240:0.240:0.240))
    (HOLD (posedge D) (posedge CLK) (-0.068:-0.068:-0.068))
    (HOLD (negedge D) (posedge CLK) (-0.103:-0.103:-0.103))
    (SETUP (posedge D) (posedge CLK) (0.105:0.105:0.105))
    (SETUP (negedge D) (posedge CLK) (0.191:0.191:0.191))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.123) (0.273:0.273:0.273))
    (IOPATH A1 X (0.126:0.126:0.126) (0.284:0.284:0.284))
    (IOPATH S X (0.204:0.204:0.204) (0.332:0.332:0.332))
    (IOPATH S X (0.154:0.154:0.154) (0.313:0.313:0.313))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.117:0.117:0.117) (0.271:0.271:0.271))
    (IOPATH A1 X (0.123:0.123:0.123) (0.283:0.283:0.283))
    (IOPATH S X (0.205:0.205:0.205) (0.333:0.333:0.333))
    (IOPATH S X (0.154:0.154:0.154) (0.314:0.314:0.314))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.282:0.282:0.282))
    (IOPATH S X (0.197:0.197:0.197) (0.320:0.320:0.320))
    (IOPATH S X (0.137:0.137:0.137) (0.308:0.308:0.308))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.110) (0.263:0.263:0.263))
    (IOPATH A1 X (0.115:0.115:0.115) (0.275:0.275:0.275))
    (IOPATH S X (0.191:0.191:0.191) (0.313:0.313:0.313))
    (IOPATH S X (0.131:0.131:0.131) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.268:0.268:0.268))
    (IOPATH A1 X (0.118:0.118:0.118) (0.279:0.279:0.279))
    (IOPATH S X (0.185:0.185:0.185) (0.314:0.314:0.314))
    (IOPATH S X (0.131:0.131:0.131) (0.297:0.297:0.297))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.113:0.113) (0.266:0.266:0.266))
    (IOPATH A1 X (0.115:0.115:0.115) (0.277:0.277:0.277))
    (IOPATH S X (0.200:0.200:0.200) (0.328:0.328:0.328))
    (IOPATH S X (0.150:0.150:0.150) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.115:0.115:0.115) (0.267:0.267:0.267))
    (IOPATH A1 X (0.119:0.119:0.119) (0.279:0.279:0.279))
    (IOPATH S X (0.194:0.194:0.194) (0.316:0.316:0.316))
    (IOPATH S X (0.134:0.134:0.134) (0.304:0.304:0.304))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l1_in_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.118:0.118:0.118) (0.269:0.269:0.269))
    (IOPATH A1 X (0.121:0.121:0.121) (0.280:0.280:0.280))
    (IOPATH S X (0.194:0.194:0.194) (0.317:0.317:0.317))
    (IOPATH S X (0.134:0.134:0.134) (0.305:0.305:0.305))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.110) (0.273:0.274:0.274))
    (IOPATH A1 X (0.112:0.113:0.113) (0.284:0.284:0.284))
    (IOPATH S X (0.196:0.196:0.196) (0.318:0.318:0.318))
    (IOPATH S X (0.136:0.136:0.136) (0.306:0.306:0.306))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.110:0.110:0.111) (0.275:0.275:0.275))
    (IOPATH A1 X (0.115:0.115:0.116) (0.287:0.287:0.287))
    (IOPATH S X (0.198:0.198:0.198) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.309:0.309:0.309))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.113:0.114:0.114) (0.278:0.279:0.279))
    (IOPATH A1 X (0.116:0.117:0.117) (0.289:0.289:0.289))
    (IOPATH S X (0.201:0.201:0.201) (0.324:0.324:0.324))
    (IOPATH S X (0.140:0.140:0.140) (0.312:0.312:0.312))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l2_in_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.111:0.112:0.112) (0.276:0.276:0.276))
    (IOPATH A1 X (0.114:0.115:0.115) (0.287:0.287:0.287))
    (IOPATH S X (0.199:0.199:0.199) (0.321:0.321:0.321))
    (IOPATH S X (0.138:0.138:0.138) (0.310:0.310:0.310))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.290:0.290:0.290))
    (IOPATH A1 X (0.138:0.138:0.138) (0.303:0.303:0.303))
    (IOPATH S X (0.216:0.216:0.216) (0.349:0.349:0.349))
    (IOPATH S X (0.165:0.165:0.165) (0.329:0.329:0.329))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l3_in_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.139:0.139:0.139) (0.296:0.296:0.296))
    (IOPATH A1 X (0.143:0.143:0.143) (0.309:0.309:0.309))
    (IOPATH S X (0.222:0.222:0.222) (0.355:0.355:0.355))
    (IOPATH S X (0.171:0.171:0.171) (0.335:0.335:0.335))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.mux_l4_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.120:0.121:0.121) (0.280:0.280:0.280))
    (IOPATH A1 X (0.120:0.121:0.121) (0.289:0.289:0.289))
    (IOPATH S X (0.181:0.181:0.181) (0.308:0.308:0.308))
    (IOPATH S X (0.125:0.125:0.125) (0.294:0.294:0.294))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.081:0.081:0.081) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.136:0.136:0.136) (0.138:0.138:0.138))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.076:0.076:0.077) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.077:0.078:0.078) (0.089:0.089:0.089))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.072:0.072:0.073) (0.085:0.085:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.075:0.076:0.076) (0.088:0.088:0.088))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.frac_lut4_mux_0_\.sky130_fd_sc_hd__buf_2_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.073:0.073:0.074) (0.086:0.086:0.086))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.108:0.108:0.108) (0.093:0.093:0.093))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.151:0.151:0.151) (0.134:0.134:0.134))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.135:0.135:0.135) (0.109:0.109:0.109))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__buf_2_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.093:0.093:0.093) (0.095:0.096:0.096))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__or2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_0_\.sky130_fd_sc_hd__or2_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.097:0.097:0.097) (0.216:0.216:0.216))
    (IOPATH B X (0.093:0.093:0.093) (0.195:0.195:0.195))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.523:0.523:0.523) (0.493:0.493:0.493))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.030:0.030:0.030))
    (HOLD (negedge D) (posedge CLK) (0.089:0.089:0.089))
    (SETUP (posedge D) (posedge CLK) (-0.014:-0.014:-0.014))
    (SETUP (negedge D) (posedge CLK) (-0.041:-0.041:-0.041))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_10_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_11_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.508:0.508:0.508) (0.484:0.484:0.484))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_12_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.514:0.514:0.514) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_13_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.510:0.510:0.510) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_14_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.025:-0.025:-0.025))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_15_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.519:0.519:0.519) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.098:0.098:0.098))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.050:-0.050:-0.050))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_16_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.518:0.518:0.518) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.521:0.521:0.521) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_2_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.514:0.514:0.514) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.048:-0.048:-0.048))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_3_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.507:0.507:0.507) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_4_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.513:0.513:0.513) (0.487:0.487:0.487))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.040:0.040:0.040))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_5_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.505:0.505:0.505) (0.482:0.482:0.482))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_6_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.512:0.512:0.512) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.101:0.101:0.101))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.053:-0.053:-0.053))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_7_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.506:0.506:0.506) (0.483:0.483:0.483))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_8_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.485:0.485:0.485))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.041:0.041:0.041))
    (HOLD (negedge D) (posedge CLK) (0.100:0.100:0.100))
    (SETUP (posedge D) (posedge CLK) (-0.026:-0.026:-0.026))
    (SETUP (negedge D) (posedge CLK) (-0.052:-0.052:-0.052))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.ltile_frac_lut4_0\.frac_lut4_sky130_fd_sc_hd__dfxtp_1_mem\.sky130_fd_sc_hd__dfxtp_1_9_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.511:0.511:0.511) (0.486:0.486:0.486))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.039:0.039:0.039))
    (HOLD (negedge D) (posedge CLK) (0.099:0.099:0.099))
    (SETUP (posedge D) (posedge CLK) (-0.024:-0.024:-0.024))
    (SETUP (negedge D) (posedge CLK) (-0.051:-0.051:-0.051))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.541:0.541:0.541) (0.504:0.504:0.504))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.038:0.038:0.038))
    (HOLD (negedge D) (posedge CLK) (0.097:0.097:0.097))
    (SETUP (posedge D) (posedge CLK) (-0.023:-0.023:-0.023))
    (SETUP (negedge D) (posedge CLK) (-0.049:-0.049:-0.049))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mem_frac_logic_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.543:0.543:0.543) (0.505:0.505:0.505))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.032:0.032:0.032))
    (HOLD (negedge D) (posedge CLK) (0.092:0.092:0.092))
    (SETUP (posedge D) (posedge CLK) (-0.017:-0.017:-0.017))
    (SETUP (negedge D) (posedge CLK) (-0.043:-0.043:-0.043))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.133:0.133:0.133) (0.291:0.291:0.291))
    (IOPATH A1 X (0.137:0.137:0.137) (0.304:0.304:0.304))
    (IOPATH S X (0.213:0.213:0.213) (0.345:0.345:0.345))
    (IOPATH S X (0.159:0.159:0.159) (0.328:0.328:0.328))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.ltile_frac_logic_0\.mux_frac_logic_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.145:0.146:0.146) (0.316:0.316:0.316))
    (IOPATH S X (0.214:0.214:0.214) (0.345:0.345:0.345))
    (IOPATH S X (0.160:0.160:0.160) (0.327:0.327:0.327))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.523:0.523:0.523) (0.492:0.492:0.492))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.031:0.031:0.031))
    (HOLD (negedge D) (posedge CLK) (0.089:0.089:0.089))
    (SETUP (posedge D) (posedge CLK) (-0.015:-0.015:-0.015))
    (SETUP (negedge D) (posedge CLK) (-0.041:-0.041:-0.041))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.540:0.540:0.540) (0.502:0.502:0.502))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.035:0.035:0.035))
    (HOLD (negedge D) (posedge CLK) (0.094:0.094:0.094))
    (SETUP (posedge D) (posedge CLK) (-0.020:-0.020:-0.020))
    (SETUP (negedge D) (posedge CLK) (-0.045:-0.045:-0.045))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.491:0.491:0.491))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.031:0.031:0.031))
    (HOLD (negedge D) (posedge CLK) (0.090:0.090:0.090))
    (SETUP (posedge D) (posedge CLK) (-0.016:-0.016:-0.016))
    (SETUP (negedge D) (posedge CLK) (-0.041:-0.041:-0.041))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_fabric_out_1\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.520:0.520:0.520) (0.490:0.490:0.490))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.516:0.516:0.516) (0.488:0.488:0.488))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.036:0.036:0.036))
    (HOLD (negedge D) (posedge CLK) (0.095:0.095:0.095))
    (SETUP (posedge D) (posedge CLK) (-0.021:-0.021:-0.021))
    (SETUP (negedge D) (posedge CLK) (-0.046:-0.046:-0.046))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dfxtp_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mem_ff_0_D_0\.sky130_fd_sc_hd__dfxtp_1_1_)
  (DELAY
   (ABSOLUTE
    (IOPATH CLK Q (0.537:0.537:0.537) (0.500:0.500:0.500))
   )
  )
  (TIMINGCHECK
    (HOLD (posedge D) (posedge CLK) (0.037:0.037:0.037))
    (HOLD (negedge D) (posedge CLK) (0.096:0.096:0.096))
    (SETUP (posedge D) (posedge CLK) (-0.022:-0.022:-0.022))
    (SETUP (negedge D) (posedge CLK) (-0.047:-0.047:-0.047))
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.116:0.117:0.117) (0.277:0.278:0.278))
    (IOPATH A1 X (0.117:0.117:0.117) (0.277:0.277:0.277))
    (IOPATH S X (0.184:0.184:0.184) (0.311:0.311:0.311))
    (IOPATH S X (0.128:0.128:0.128) (0.296:0.296:0.296))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.171:0.171:0.172) (0.343:0.343:0.343))
    (IOPATH S X (0.249:0.249:0.249) (0.378:0.378:0.378))
    (IOPATH S X (0.195:0.195:0.195) (0.360:0.360:0.360))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.123:0.123:0.123) (0.277:0.277:0.277))
    (IOPATH A1 X (0.150:0.150:0.150) (0.295:0.295:0.295))
    (IOPATH S X (0.187:0.187:0.187) (0.315:0.315:0.315))
    (IOPATH S X (0.131:0.131:0.131) (0.301:0.301:0.301))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_fabric_out_1\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.202:0.202:0.203) (0.366:0.366:0.366))
    (IOPATH S X (0.273:0.273:0.273) (0.393:0.393:0.393))
    (IOPATH S X (0.216:0.216:0.216) (0.378:0.378:0.378))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l1_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.130:0.130:0.130) (0.273:0.273:0.273))
    (IOPATH A1 X (0.119:0.120:0.120) (0.288:0.288:0.288))
    (IOPATH S X (0.182:0.182:0.182) (0.309:0.309:0.309))
    (IOPATH S X (0.126:0.126:0.126) (0.295:0.295:0.295))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__mux2_1")
  (INSTANCE ltile_clb_mode__0\.ltile_fle_7\.ltile_phy_fabric_0\.mux_ff_0_D_0\.mux_l2_in_0_)
  (DELAY
   (ABSOLUTE
    (IOPATH A0 X (0.000:0.000:0.000))
    (IOPATH A1 X (0.113:0.113:0.113) (0.285:0.285:0.285))
    (IOPATH S X (0.190:0.190:0.190) (0.319:0.319:0.319))
    (IOPATH S X (0.137:0.137:0.137) (0.302:0.302:0.302))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output38)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.233:0.233) (0.193:0.193:0.193))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output39)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output40)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.200:0.200:0.200) (0.173:0.173:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output41)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output42)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.204:0.204:0.204) (0.175:0.175:0.175))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output43)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.216:0.216:0.216) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE output44)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.340:0.340:0.340) (0.222:0.222:0.222))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE output45)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.331:0.331:0.331) (0.217:0.217:0.217))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE output46)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.320:0.320:0.320) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE output47)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.324:0.324:0.324) (0.214:0.214:0.214))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output48)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.216:0.216:0.216) (0.198:0.198:0.198))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output49)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.201:0.201:0.201) (0.173:0.173:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output50)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.242:0.243:0.243) (0.219:0.219:0.219))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output51)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.199:0.199:0.199) (0.173:0.173:0.173))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output52)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.221:0.221:0.222) (0.201:0.201:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output53)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.204:0.204:0.204) (0.175:0.175:0.175))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output54)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.234:0.234:0.234) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output55)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.202:0.202:0.202) (0.174:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output56)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.236:0.236:0.236) (0.213:0.213:0.213))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output57)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.215:0.215:0.215) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output58)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.220:0.220:0.221) (0.200:0.201:0.201))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output59)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.210:0.210:0.210) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output60)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.233:0.234:0.234) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output61)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.211:0.211:0.211) (0.179:0.179:0.179))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output62)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.222:0.222:0.222) (0.201:0.202:0.202))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output63)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.210:0.210:0.210) (0.178:0.178:0.178))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output64)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.226:0.226:0.226) (0.204:0.204:0.204))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output65)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output66)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.226:0.227:0.227) (0.204:0.205:0.205))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output67)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output68)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.235:0.235) (0.211:0.212:0.212))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output69)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.195:0.195) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output70)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.234:0.234:0.234) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output71)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.195:0.195) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output72)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.235:0.235:0.235) (0.211:0.211:0.212))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output73)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.195:0.195) (0.170:0.170:0.170))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output74)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.237:0.237:0.238) (0.214:0.214:0.214))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output75)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output76)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.236:0.236:0.236) (0.211:0.211:0.211))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output77)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.171:0.171:0.171))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output78)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.227:0.227:0.227) (0.204:0.204:0.204))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_2")
  (INSTANCE output79)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.195:0.195) (0.170:0.170:0.170))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_E_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.132:0.132:0.132) (0.139:0.139:0.139))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_8")
  (INSTANCE prog_clk_0_FTB00)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.767:0.767:0.767) (0.357:0.357:0.357))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_N_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.137:0.137:0.137) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_S_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.126:0.126:0.126) (0.133:0.133:0.133))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__buf_4")
  (INSTANCE prog_clk_0_W_FTB01)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.141:0.141:0.141) (0.145:0.145:0.145))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater100)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.171:0.171:0.171) (0.151:0.151:0.151))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater101)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.150:0.150:0.150) (0.133:0.133:0.133))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater102)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.165:0.165:0.165) (0.146:0.146:0.146))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater103)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.145:0.145:0.145) (0.129:0.129:0.129))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater80)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.152:0.152:0.152))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater81)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.185:0.185:0.185) (0.174:0.174:0.174))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater82)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.178:0.178:0.178) (0.151:0.151:0.151))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater83)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.187:0.187:0.187) (0.176:0.176:0.176))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater84)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.161:0.161:0.161) (0.146:0.146:0.146))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater85)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.172:0.172:0.172) (0.145:0.145:0.145))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater86)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.152:0.152:0.152))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater87)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.182:0.182:0.182))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater88)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.186:0.186:0.186) (0.157:0.157:0.157))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater89)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.197:0.197:0.197) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater90)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.152:0.152:0.152))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater91)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.195:0.195:0.195) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater92)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.176:0.176:0.176) (0.149:0.149:0.149))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater93)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.196:0.196:0.196) (0.181:0.181:0.181))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater94)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.157:0.157:0.157) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_2")
  (INSTANCE repeater95)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.160:0.160:0.160) (0.137:0.137:0.137))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE repeater96)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.155:0.155:0.155) (0.120:0.120:0.120))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE repeater97)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.170:0.170:0.170) (0.133:0.133:0.133))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__clkbuf_1")
  (INSTANCE repeater98)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.180:0.180:0.180) (0.143:0.143:0.143))
   )
  )
 )
 (CELL
  (CELLTYPE "sky130_fd_sc_hd__dlymetal6s2s_1")
  (INSTANCE repeater99)
  (DELAY
   (ABSOLUTE
    (IOPATH A X (0.176:0.176:0.176) (0.172:0.172:0.172))
   )
  )
 )
)
