CACHE_FLUSH_AND_INV_EVENT,VAR_0
CACHE_FLUSH_AND_INV_EVENT_TS,VAR_1
CP_INT_STATUS,VAR_2
DATA_SEL,FUNC_0
EVENT_INDEX,FUNC_1
EVENT_TYPE,FUNC_2
INT_SEL,FUNC_3
PACKET0,FUNC_4
PACKET3,FUNC_5
PACKET3_EVENT_WRITE,VAR_3
PACKET3_EVENT_WRITE_EOP,VAR_4
PACKET3_SET_CONFIG_REG,VAR_5
PACKET3_SET_CONFIG_REG_OFFSET,VAR_6
PACKET3_SH_ACTION_ENA,VAR_7
PACKET3_SURFACE_SYNC,VAR_8
PACKET3_TC_ACTION_ENA,VAR_9
PACKET3_VC_ACTION_ENA,VAR_10
RB_INT_STAT,VAR_11
WAIT_3D_IDLECLEAN_bit,VAR_12
WAIT_3D_IDLE_bit,VAR_13
WAIT_UNTIL,VAR_14
radeon_ring_write,FUNC_6
upper_32_bits,FUNC_7
r600_fence_ring_emit,FUNC_8
rdev,VAR_15
fence,VAR_16
ring,VAR_17
addr,VAR_18
