

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_76_6'
================================================================
* Date:           Thu Jun 20 21:02:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      227|      227|  1.032 us|  1.032 us|  227|  227|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_6  |      225|      225|        26|          8|          1|    26|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      310|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     3525|     2340|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2108|    -|
|Register             |        -|     -|     1232|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     4757|     4854|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U190  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U191  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U192  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U193  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U194  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U195  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U196  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U197  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U198  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U199  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U200  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U201  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U202  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U203  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U210  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_5ns_4_13_1_U181  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U182  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U183  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U184  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U185  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U186  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U187  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U188  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U189  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U204  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U205  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U206  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U207  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U208  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U209  |urem_9ns_5ns_4_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|  15| 3525| 2340|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_1615_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln76_fu_1751_p2               |         +|   0|  0|  16|           9|           5|
    |add_ln79_fu_2559_p2               |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1008_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1063_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1118_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1173_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1228_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1282_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1592_state26     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred841_state26      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred898_state26      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred953_state26      |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_1609_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln79_1_fu_1677_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln79_2_fu_1694_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln79_3_fu_1711_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln79_4_fu_1728_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln79_5_fu_1745_p2            |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln79_fu_2578_p2              |      icmp|   0|  0|  16|           9|           8|
    |grp_fu_1627_p0                    |        or|   0|  0|   9|           9|           1|
    |grp_fu_1639_p0                    |        or|   0|  0|   9|           9|           2|
    |grp_fu_1660_p0                    |        or|   0|  0|   9|           9|           4|
    |grp_fu_2487_p0                    |        or|   0|  0|   9|           9|           2|
    |grp_fu_2499_p0                    |        or|   0|  0|   9|           9|           3|
    |grp_fu_2511_p0                    |        or|   0|  0|   9|           9|           3|
    |grp_fu_2523_p0                    |        or|   0|  0|   9|           9|           3|
    |grp_fu_2535_p0                    |        or|   0|  0|   9|           9|           3|
    |grp_fu_2547_p0                    |        or|   0|  0|   9|           9|           4|
    |or_ln79_10_fu_1666_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln79_11_fu_1683_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln79_12_fu_1700_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln79_13_fu_1717_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln79_14_fu_1734_p2             |        or|   0|  0|   9|           9|           4|
    |or_ln79_9_fu_2554_p2              |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 310|         227|         122|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar119_load   |   9|          2|    5|         10|
    |gmem2_blk_n_R                     |   9|          2|    1|          2|
    |i_2_fu_200                        |   9|          2|    9|         18|
    |indvar119_fu_204                  |   9|          2|    5|         10|
    |v2_1_address0                     |  49|          9|    6|         54|
    |v2_1_address1                     |  49|          9|    6|         54|
    |v2_1_d0                           |  49|          9|   32|        288|
    |v2_1_d1                           |  49|          9|   32|        288|
    |v2_2_address0                     |  49|          9|    6|         54|
    |v2_2_address1                     |  49|          9|    6|         54|
    |v2_2_d0                           |  49|          9|   32|        288|
    |v2_2_d1                           |  49|          9|   32|        288|
    |v2_3_address0                     |  49|          9|    6|         54|
    |v2_3_address1                     |  49|          9|    6|         54|
    |v2_3_d0                           |  49|          9|   32|        288|
    |v2_3_d1                           |  49|          9|   32|        288|
    |v2_4_address0                     |  49|          9|    6|         54|
    |v2_4_address1                     |  49|          9|    6|         54|
    |v2_4_d0                           |  49|          9|   32|        288|
    |v2_4_d1                           |  49|          9|   32|        288|
    |v2_5_address0                     |  49|          9|    6|         54|
    |v2_5_address1                     |  49|          9|    6|         54|
    |v2_5_d0                           |  49|          9|   32|        288|
    |v2_5_d1                           |  49|          9|   32|        288|
    |v2_6_address0                     |  49|          9|    6|         54|
    |v2_6_address1                     |  49|          9|    6|         54|
    |v2_6_d0                           |  49|          9|   32|        288|
    |v2_6_d1                           |  49|          9|   32|        288|
    |v2_7_address0                     |  49|          9|    6|         54|
    |v2_7_address1                     |  49|          9|    6|         54|
    |v2_7_d0                           |  49|          9|   32|        288|
    |v2_7_d1                           |  49|          9|   32|        288|
    |v2_8_address0                     |  49|          9|    6|         54|
    |v2_8_address1                     |  49|          9|    6|         54|
    |v2_8_d0                           |  49|          9|   32|        288|
    |v2_8_d1                           |  49|          9|   32|        288|
    |v2_9_address0                     |  49|          9|    6|         54|
    |v2_9_address1                     |  49|          9|    6|         54|
    |v2_9_d0                           |  49|          9|   32|        288|
    |v2_9_d1                           |  49|          9|   32|        288|
    |v2_address0                       |  49|          9|    6|         54|
    |v2_address1                       |  49|          9|    6|         54|
    |v2_d0                             |  49|          9|   32|        288|
    |v2_d1                             |  49|          9|   32|        288|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |2108|        391|  796|       6919|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   8|   0|    8|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_predicate_pred1008_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1063_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1118_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1173_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1228_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1282_state26         |   1|   0|    1|          0|
    |ap_predicate_pred1592_state26         |   1|   0|    1|          0|
    |ap_predicate_pred841_state26          |   1|   0|    1|          0|
    |ap_predicate_pred898_state26          |   1|   0|    1|          0|
    |ap_predicate_pred953_state26          |   1|   0|    1|          0|
    |bitcast_ln80_11_reg_3062              |  32|   0|   32|          0|
    |bitcast_ln80_12_reg_3080              |  32|   0|   32|          0|
    |bitcast_ln80_13_reg_3098              |  32|   0|   32|          0|
    |bitcast_ln80_14_reg_3116              |  32|   0|   32|          0|
    |i_2_fu_200                            |   9|   0|    9|          0|
    |i_reg_2745                            |   9|   0|    9|          0|
    |icmp_ln76_reg_2765                    |   1|   0|    1|          0|
    |icmp_ln79_1_reg_2793                  |   1|   0|    1|          0|
    |icmp_ln79_1_reg_2793_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln79_2_reg_2803                  |   1|   0|    1|          0|
    |icmp_ln79_2_reg_2803_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln79_3_reg_2813                  |   1|   0|    1|          0|
    |icmp_ln79_3_reg_2813_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln79_4_reg_2823                  |   1|   0|    1|          0|
    |icmp_ln79_4_reg_2823_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln79_5_reg_2833                  |   1|   0|    1|          0|
    |indvar119_fu_204                      |   5|   0|    5|          0|
    |or_ln79_10_reg_2787                   |   6|   0|    9|          3|
    |or_ln79_11_reg_2797                   |   7|   0|    9|          2|
    |or_ln79_12_reg_2807                   |   6|   0|    9|          3|
    |or_ln79_13_reg_2817                   |   6|   0|    9|          3|
    |or_ln79_14_reg_2827                   |   5|   0|    9|          4|
    |or_ln79_14_reg_2827_pp0_iter1_reg     |   5|   0|    9|          4|
    |or_ln79_1_reg_2775                    |   8|   0|    9|          1|
    |or_ln79_1_reg_2775_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln79_2_reg_3018                    |   7|   0|    9|          2|
    |or_ln79_3_reg_3024                    |   8|   0|    9|          1|
    |or_ln79_3_reg_3024_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln79_4_reg_3030                    |   7|   0|    9|          2|
    |or_ln79_5_reg_3036                    |   7|   0|    9|          2|
    |or_ln79_5_reg_3036_pp0_iter1_reg      |   7|   0|    9|          2|
    |or_ln79_6_reg_3042                    |   6|   0|    9|          3|
    |or_ln79_7_reg_3048                    |   8|   0|    9|          1|
    |or_ln79_7_reg_3048_pp0_iter1_reg      |   8|   0|    9|          1|
    |or_ln79_8_reg_2781                    |   7|   0|    9|          2|
    |or_ln79_reg_2769                      |   8|   0|    9|          1|
    |tmp_29_reg_2837                       |   6|   0|    6|          0|
    |tmp_30_reg_2922                       |   6|   0|    6|          0|
    |tmp_31_reg_2927                       |   6|   0|    6|          0|
    |tmp_32_reg_2932                       |   6|   0|    6|          0|
    |tmp_33_reg_2937                       |   6|   0|    6|          0|
    |tmp_34_reg_2942                       |   6|   0|    6|          0|
    |tmp_35_reg_2947                       |   6|   0|    6|          0|
    |tmp_36_reg_2958                       |   6|   0|    6|          0|
    |tmp_37_reg_2963                       |   6|   0|    6|          0|
    |tmp_38_reg_2974                       |   6|   0|    6|          0|
    |tmp_39_reg_2979                       |   6|   0|    6|          0|
    |tmp_40_reg_2990                       |   6|   0|    6|          0|
    |tmp_41_reg_2995                       |   6|   0|    6|          0|
    |tmp_42_reg_3134                       |   6|   0|    6|          0|
    |tmp_reg_3006                          |   6|   0|    6|          0|
    |trunc_ln77_10_reg_2897                |  32|   0|   32|          0|
    |trunc_ln77_11_reg_2902                |  32|   0|   32|          0|
    |trunc_ln77_12_reg_2907                |  32|   0|   32|          0|
    |trunc_ln77_12_reg_2907_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln77_13_reg_2912                |  32|   0|   32|          0|
    |trunc_ln77_13_reg_2912_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln77_14_reg_2917                |  32|   0|   32|          0|
    |trunc_ln77_14_reg_2917_pp0_iter2_reg  |  32|   0|   32|          0|
    |trunc_ln77_1_reg_2847                 |  32|   0|   32|          0|
    |trunc_ln77_2_reg_2852                 |  32|   0|   32|          0|
    |trunc_ln77_3_reg_2857                 |  32|   0|   32|          0|
    |trunc_ln77_4_reg_2862                 |  32|   0|   32|          0|
    |trunc_ln77_5_reg_2867                 |  32|   0|   32|          0|
    |trunc_ln77_6_reg_2872                 |  32|   0|   32|          0|
    |trunc_ln77_7_reg_2877                 |  32|   0|   32|          0|
    |trunc_ln77_8_reg_2882                 |  32|   0|   32|          0|
    |trunc_ln77_9_reg_2887                 |  32|   0|   32|          0|
    |trunc_ln77_reg_2842                   |  32|   0|   32|          0|
    |trunc_ln77_s_reg_2892                 |  32|   0|   32|          0|
    |trunc_ln79_1_reg_3076                 |   4|   0|    4|          0|
    |trunc_ln79_2_reg_3094                 |   4|   0|    4|          0|
    |trunc_ln79_3_reg_3112                 |   4|   0|    4|          0|
    |trunc_ln79_4_reg_3130                 |   4|   0|    4|          0|
    |trunc_ln79_reg_3058                   |   4|   0|    4|          0|
    |trunc_ln80_reg_3011                   |   4|   0|    4|          0|
    |i_reg_2745                            |  64|  32|    9|          0|
    |icmp_ln76_reg_2765                    |  64|  32|    1|          0|
    |icmp_ln79_5_reg_2833                  |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1232|  96| 1090|         39|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_76_6|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  512|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  512|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                gmem2|       pointer|
|v2_address0           |  out|    6|   ap_memory|                                   v2|         array|
|v2_ce0                |  out|    1|   ap_memory|                                   v2|         array|
|v2_we0                |  out|    1|   ap_memory|                                   v2|         array|
|v2_d0                 |  out|   32|   ap_memory|                                   v2|         array|
|v2_address1           |  out|    6|   ap_memory|                                   v2|         array|
|v2_ce1                |  out|    1|   ap_memory|                                   v2|         array|
|v2_we1                |  out|    1|   ap_memory|                                   v2|         array|
|v2_d1                 |  out|   32|   ap_memory|                                   v2|         array|
|v2_1_address0         |  out|    6|   ap_memory|                                 v2_1|         array|
|v2_1_ce0              |  out|    1|   ap_memory|                                 v2_1|         array|
|v2_1_we0              |  out|    1|   ap_memory|                                 v2_1|         array|
|v2_1_d0               |  out|   32|   ap_memory|                                 v2_1|         array|
|v2_1_address1         |  out|    6|   ap_memory|                                 v2_1|         array|
|v2_1_ce1              |  out|    1|   ap_memory|                                 v2_1|         array|
|v2_1_we1              |  out|    1|   ap_memory|                                 v2_1|         array|
|v2_1_d1               |  out|   32|   ap_memory|                                 v2_1|         array|
|v2_2_address0         |  out|    6|   ap_memory|                                 v2_2|         array|
|v2_2_ce0              |  out|    1|   ap_memory|                                 v2_2|         array|
|v2_2_we0              |  out|    1|   ap_memory|                                 v2_2|         array|
|v2_2_d0               |  out|   32|   ap_memory|                                 v2_2|         array|
|v2_2_address1         |  out|    6|   ap_memory|                                 v2_2|         array|
|v2_2_ce1              |  out|    1|   ap_memory|                                 v2_2|         array|
|v2_2_we1              |  out|    1|   ap_memory|                                 v2_2|         array|
|v2_2_d1               |  out|   32|   ap_memory|                                 v2_2|         array|
|v2_3_address0         |  out|    6|   ap_memory|                                 v2_3|         array|
|v2_3_ce0              |  out|    1|   ap_memory|                                 v2_3|         array|
|v2_3_we0              |  out|    1|   ap_memory|                                 v2_3|         array|
|v2_3_d0               |  out|   32|   ap_memory|                                 v2_3|         array|
|v2_3_address1         |  out|    6|   ap_memory|                                 v2_3|         array|
|v2_3_ce1              |  out|    1|   ap_memory|                                 v2_3|         array|
|v2_3_we1              |  out|    1|   ap_memory|                                 v2_3|         array|
|v2_3_d1               |  out|   32|   ap_memory|                                 v2_3|         array|
|v2_4_address0         |  out|    6|   ap_memory|                                 v2_4|         array|
|v2_4_ce0              |  out|    1|   ap_memory|                                 v2_4|         array|
|v2_4_we0              |  out|    1|   ap_memory|                                 v2_4|         array|
|v2_4_d0               |  out|   32|   ap_memory|                                 v2_4|         array|
|v2_4_address1         |  out|    6|   ap_memory|                                 v2_4|         array|
|v2_4_ce1              |  out|    1|   ap_memory|                                 v2_4|         array|
|v2_4_we1              |  out|    1|   ap_memory|                                 v2_4|         array|
|v2_4_d1               |  out|   32|   ap_memory|                                 v2_4|         array|
|v2_5_address0         |  out|    6|   ap_memory|                                 v2_5|         array|
|v2_5_ce0              |  out|    1|   ap_memory|                                 v2_5|         array|
|v2_5_we0              |  out|    1|   ap_memory|                                 v2_5|         array|
|v2_5_d0               |  out|   32|   ap_memory|                                 v2_5|         array|
|v2_5_address1         |  out|    6|   ap_memory|                                 v2_5|         array|
|v2_5_ce1              |  out|    1|   ap_memory|                                 v2_5|         array|
|v2_5_we1              |  out|    1|   ap_memory|                                 v2_5|         array|
|v2_5_d1               |  out|   32|   ap_memory|                                 v2_5|         array|
|v2_6_address0         |  out|    6|   ap_memory|                                 v2_6|         array|
|v2_6_ce0              |  out|    1|   ap_memory|                                 v2_6|         array|
|v2_6_we0              |  out|    1|   ap_memory|                                 v2_6|         array|
|v2_6_d0               |  out|   32|   ap_memory|                                 v2_6|         array|
|v2_6_address1         |  out|    6|   ap_memory|                                 v2_6|         array|
|v2_6_ce1              |  out|    1|   ap_memory|                                 v2_6|         array|
|v2_6_we1              |  out|    1|   ap_memory|                                 v2_6|         array|
|v2_6_d1               |  out|   32|   ap_memory|                                 v2_6|         array|
|v2_7_address0         |  out|    6|   ap_memory|                                 v2_7|         array|
|v2_7_ce0              |  out|    1|   ap_memory|                                 v2_7|         array|
|v2_7_we0              |  out|    1|   ap_memory|                                 v2_7|         array|
|v2_7_d0               |  out|   32|   ap_memory|                                 v2_7|         array|
|v2_7_address1         |  out|    6|   ap_memory|                                 v2_7|         array|
|v2_7_ce1              |  out|    1|   ap_memory|                                 v2_7|         array|
|v2_7_we1              |  out|    1|   ap_memory|                                 v2_7|         array|
|v2_7_d1               |  out|   32|   ap_memory|                                 v2_7|         array|
|v2_8_address0         |  out|    6|   ap_memory|                                 v2_8|         array|
|v2_8_ce0              |  out|    1|   ap_memory|                                 v2_8|         array|
|v2_8_we0              |  out|    1|   ap_memory|                                 v2_8|         array|
|v2_8_d0               |  out|   32|   ap_memory|                                 v2_8|         array|
|v2_8_address1         |  out|    6|   ap_memory|                                 v2_8|         array|
|v2_8_ce1              |  out|    1|   ap_memory|                                 v2_8|         array|
|v2_8_we1              |  out|    1|   ap_memory|                                 v2_8|         array|
|v2_8_d1               |  out|   32|   ap_memory|                                 v2_8|         array|
|v2_9_address0         |  out|    6|   ap_memory|                                 v2_9|         array|
|v2_9_ce0              |  out|    1|   ap_memory|                                 v2_9|         array|
|v2_9_we0              |  out|    1|   ap_memory|                                 v2_9|         array|
|v2_9_d0               |  out|   32|   ap_memory|                                 v2_9|         array|
|v2_9_address1         |  out|    6|   ap_memory|                                 v2_9|         array|
|v2_9_ce1              |  out|    1|   ap_memory|                                 v2_9|         array|
|v2_9_we1              |  out|    1|   ap_memory|                                 v2_9|         array|
|v2_9_d1               |  out|   32|   ap_memory|                                 v2_9|         array|
|sext_ln76             |   in|   58|     ap_none|                            sext_ln76|        scalar|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

