
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
Options:	
Date:		Wed May 25 00:14:26 2022
Host:		srv-eda-04 (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (3095 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 16.15 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net {vssc vsso}
<CMD> set init_io_file top.save.io
<CMD> set init_lef_file {gsclib045_tech.lef gsclib045_macro.lef giolib045.lef}
<CMD> set init_mmmc_file genus_invs_des/genus.mmode.tcl
<CMD> set init_pwr_net {vddc vddo}
<CMD> set init_top_cell top
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_setup_pba {!!map {type {!!str header} title {!!str {Setup (PBA) Timing}}}}}} {!!map {setup_tns_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram} title {!!str {Setup (PBA) TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram.views} title {!!str {Setup (PBA) TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.cputime} title {!!str CPU}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
#% Begin Load MMMC data ... (date=05/25 00:14:50, mem=533.0M)
#% End Load MMMC data ... (date=05/25 00:14:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=533.1M, current mem=533.1M)
_default_rc_corner_

Loading LEF file gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file giolib045.lef ...
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Wed May 25 00:14:50 2022
viaInitial ends at Wed May 25 00:14:50 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from genus_invs_des/genus.mmode.tcl
Reading default_library_set timing library '/local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /local/3/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=12.4M, fe_cpu=0.19min, fe_real=0.42min, fe_mem=764.0M) ***
#% Begin Load netlist data ... (date=05/25 00:14:51, mem=550.6M)
*** Begin netlist parsing (mem=764.0M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 764.023M, initial mem = 256.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=764.0M) ***
#% End Load netlist data ... (date=05/25 00:14:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=558.0M, current mem=558.0M)
Set top cell to top.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 602 modules.
** info: there are 18 stdCell insts.
** info: there are 23 Pad insts.

*** Memory Usage v#1 (Current mem = 807.449M, initial mem = 256.684M) ***
Reading IO assignment file "top.save.io" ...
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: _default_view_
    RC-Corner Name        : _default_rc_corner_
    RC-Corner Index       : 0
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus._default_constraint_mode_.sdc' ...
Current (total cpu=0:00:12.1, real=0:00:25.0, peak res=722.4M, current mem=722.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 10).

**WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File genus_invs_des/genus._default_constraint_mode_.sdc, Line 13).

top
INFO (CTE): Reading of timing constraints file genus_invs_des/genus._default_constraint_mode_.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=723.3M, current mem=723.3M)
Current (total cpu=0:00:12.1, real=0:00:25.0, peak res=723.3M, current mem=723.3M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data ... (date=05/25 00:14:52, mem=745.4M)
#% End Load MMMC data ... (date=05/25 00:14:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSSIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDDIOR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADDO; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADDI; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
WARNING   IMPSYC-2             5  Timing information is not defined for ce...
WARNING   TCLCMD-1041          1  current_design should use the top cell a...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 97 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.7 30 30 30 30
Adjusting Core to Bottom to: 30.1800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.00099 30.0 30.18 30.0 30.87
Adjusting Core to Bottom to: 30.3700.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1.31290119572 0.000751 30.0 30.37 30.0 32.39
Adjusting Core to Bottom to: 30.5600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000751 30.0 30.56 30.0 33.91
Adjusting Core to Bottom to: 30.7500.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000658 30.0 30.75 30.0 35.43
Adjusting Core to Bottom to: 30.9400.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.00062 30.0 30.94 30.0 36.95
Adjusting Core to Bottom to: 31.1300.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000604 30.0 31.13 30.0 38.47
Adjusting Core to Bottom to: 31.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000599 30.0 31.32 30.0 39.99
Adjusting Core to Bottom to: 31.5100.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000599 30.0 31.51 30.0 41.51
Adjusting Core to Bottom to: 31.7000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1.0 0.000599 30.0 31.7 30.0 41.61
Adjusting Core to Bottom to: 31.8900.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99652301665 0.000599 30.0 32 30.0 42
Adjusting Core to Bottom to: 32.2700.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000599 30.0 32.27 30.0 42.46
Adjusting Core to Bottom to: 32.4600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000599 30.0 32.46 30.0 42.56
Adjusting Core to Bottom to: 32.6500.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000599 30.0 32.65 30.0 42.56
Adjusting Core to Bottom to: 32.8400.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99652301665 0.000599 30.0 32.84 30.0 42.56
Adjusting Core to Bottom to: 33.0300.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox -15.40850 25.13000 955.87350 923.53450
<CMD> zoomBox 53.38500 87.32700 878.97500 850.97100
<CMD> zoomBox 111.86000 140.19450 813.61150 789.29200
<CMD> zoomBox 53.06500 81.23900 878.65500 844.88300
<CMD> zoomBox -16.10600 11.87950 955.17650 910.28450
<CMD> zoomBox -193.22250 -165.71950 1151.11400 1077.74850
<CMD> zoomBox -305.85600 -278.65950 1275.71650 1184.24400
<CMD> saveDesign top
#% Begin save design ... (date=05/25 00:18:42, mem=768.6M)
% Begin Save ccopt configuration ... (date=05/25 00:18:42, mem=770.7M)
% End Save ccopt configuration ... (date=05/25 00:18:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=771.4M, current mem=771.4M)
% Begin Save netlist data ... (date=05/25 00:18:42, mem=771.4M)
Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/25 00:18:42, total cpu=0:00:00.0, real=0:00:01.0, peak res=771.8M, current mem=771.8M)
Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/25 00:18:43, mem=772.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=772.4M, current mem=772.4M)
% Begin Save clock tree data ... (date=05/25 00:18:43, mem=773.2M)
% End Save clock tree data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.2M, current mem=773.2M)
Saving preference file top.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/25 00:18:43, mem=772.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=772.9M, current mem=772.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/25 00:18:43, mem=773.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=773.2M, current mem=773.2M)
% Begin Save routing data ... (date=05/25 00:18:43, mem=773.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1004.1M) ***
% End Save routing data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.4M, current mem=773.4M)
Saving property file top.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1007.1M) ***
% Begin Save power constraints data ... (date=05/25 00:18:43, mem=774.1M)
% End Save power constraints data ... (date=05/25 00:18:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=774.2M, current mem=774.2M)
_default_rc_corner_
Generated self-contained design top.dat.tmp
#% End save design ... (date=05/25 00:18:44, total cpu=0:00:01.2, real=0:00:02.0, peak res=777.6M, current mem=777.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign top
#% Begin save design ... (date=05/25 00:18:46, mem=777.6M)
% Begin Save ccopt configuration ... (date=05/25 00:18:46, mem=777.6M)
% End Save ccopt configuration ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.6M, current mem=777.6M)
% Begin Save netlist data ... (date=05/25 00:18:46, mem=777.6M)
Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=781.6M, current mem=777.6M)
Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/25 00:18:46, mem=777.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.6M, current mem=777.6M)
% Begin Save clock tree data ... (date=05/25 00:18:46, mem=777.6M)
% End Save clock tree data ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.6M, current mem=777.6M)
Saving preference file top.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/25 00:18:46, mem=777.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/25 00:18:46, mem=777.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/25 00:18:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
% Begin Save routing data ... (date=05/25 00:18:46, mem=777.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1024.3M) ***
% End Save routing data ... (date=05/25 00:18:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=777.7M, current mem=777.7M)
Saving property file top.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1027.3M) ***
% Begin Save power constraints data ... (date=05/25 00:18:47, mem=777.7M)
% End Save power constraints data ... (date=05/25 00:18:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
_default_rc_corner_
Generated self-contained design top.dat.tmp
#% End save design ... (date=05/25 00:18:48, total cpu=0:00:01.1, real=0:00:02.0, peak res=781.6M, current mem=777.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addIoFiller -cell padIORIGINFEED10 -prefix FILLER -side n
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED10 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side n
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side n -row 1
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side e -row 1
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side e -row 1
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side e -row 1 -fillAnyGap
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> saveDesign top
#% Begin save design ... (date=05/25 00:25:08, mem=779.7M)
% Begin Save ccopt configuration ... (date=05/25 00:25:08, mem=779.7M)
% End Save ccopt configuration ... (date=05/25 00:25:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
% Begin Save netlist data ... (date=05/25 00:25:08, mem=779.7M)
Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/25 00:25:09, mem=779.7M)
Saving AAE Data ...
% End Save AAE data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
% Begin Save clock tree data ... (date=05/25 00:25:09, mem=779.7M)
% End Save clock tree data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
Saving preference file top.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/25 00:25:09, mem=779.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/25 00:25:09, mem=779.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
% Begin Save routing data ... (date=05/25 00:25:09, mem=779.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1029.7M) ***
% End Save routing data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
Saving property file top.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1032.7M) ***
% Begin Save power constraints data ... (date=05/25 00:25:09, mem=779.7M)
% End Save power constraints data ... (date=05/25 00:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=779.7M, current mem=779.7M)
_default_rc_corner_
Generated self-contained design top.dat.tmp
#% End save design ... (date=05/25 00:25:10, total cpu=0:00:01.2, real=0:00:02.0, peak res=779.8M, current mem=779.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -187.08450 -170.01600 1157.25200 1073.45200
<CMD> zoomBox -86.12950 -77.66900 1056.55700 979.27900
<CMD> zoomBox 1.45700 7.92150 972.74050 906.32750
<CMD> zoomBox 75.90550 80.67350 901.49650 844.31850
<CMD> zoomBox 139.18650 142.51250 840.93900 791.61100
<CMD> zoomBox 17.50600 -5.70550 988.78950 892.70050
<CMD> zoomBox -58.10700 -100.38750 1084.58000 956.56100
<CMD> zoomBox -146.54150 -212.03900 1197.79650 1031.43000
<CMD> pan -19.13050 -41.15000
<CMD> zoomBox -232.57700 -340.52950 1348.99750 1122.37600
<CMD> zoomBox -312.01150 -518.17250 1548.66500 1202.89300
<CMD> zoomBox -218.49650 -341.61300 1363.07900 1121.29300
<CMD> zoomBox -139.00900 -191.53750 1205.33050 1051.93300
<CMD> zoomBox -63.09650 -72.32100 1079.59200 984.62900
<CMD> zoomBox 1.42900 29.01300 972.71450 927.42050
<CMD> zoomBox 56.27600 115.14700 881.86850 878.79350
<CMD> zoomBox 102.89600 188.36100 804.64950 837.46050
<CMD> zoomBox 161.72350 233.84350 758.21400 785.57800
<CMD> zoomBox 210.91650 272.38750 717.93350 741.36200
<CMD> pan 13.11800 17.52550
<CMD> zoomBox 179.58650 182.60550 776.07750 734.34050
<CMD> zoomBox 128.24800 128.40800 830.00250 777.50800
<CMD> zoomBox -2.16000 -10.36850 969.12700 888.04050
<CMD> zoomBox -62.25100 -118.57700 1080.43950 938.37500
<CMD> pan -23.65200 42.71800
<CMD> zoomBox -24.03850 66.05700 947.24900 964.46650
<CMD> zoomBox -95.21650 -24.85550 1047.47450 1032.09650
<CMD> pan -11.82600 5.31800
<CMD> pan -8.86950 52.62200
<CMD> addIoFiller -cell padIORIGINFEED1 -prefix FILLER -side e
**ERROR: (IMPFP-3352):	Cell padIORIGINFEED1 not found.

Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap]
                   [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>]
                   [-from <coord>] [-prefix <string>]
                   [-side <top|bottom|left|right>] [-to <coord>]
                   [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]

-help                             # Prints out the command usage
-cell {name list}                 # name list of IO filler cell
                                  # (list, required)
-deriveConnectivity               # derive connectivity for io Filler
                                  # (bool, optional)
-fillAnyGap                       # fill smaller gap by overlapping filler cell
                                  # (bool, optional)
-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>
                                  # orientation of new filler instances (string, optional)
-from <coord>                     # staring offset from edge for adding fillers
                                  # (float, optional)
-logic                            # this option will omit physical only
                                  # attribute of IO filler instances which
                                  # newly added. (bool, optional)
-prefix <string>                  # prefix for new filler instances
                                  # (string, optional)
-row <num>                        # row number in multiple io row design
                                  # (int, optional, min=0, max=1)
-side <top|bottom|left|right>     # which side of io (string, optional)
-to <coord>                       # ending offset from edge for adding fillers
                                  # (float, optional)
-useSmallIoHeight                 # match site before adding filler
                                  # (bool, optional)


**ERROR: (IMPSYC-194):	Incorrect usage for command 'addIoFiller'.

**ERROR: (IMPSYT-6578):	<CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side e
Added 18 of filler cell 'padIORINGFEED10' on right side.
<CMD> zoomBox 22.00900 47.13550 993.29650 945.54500
<CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side n
Added 12 of filler cell 'padIORINGFEED10' on top side.
<CMD> selectInst FILLER_N_3
<CMD> deselectAll
<CMD> selectInst FILLER_N_0
<CMD> deselectAll
<CMD> pan -20.10450 126.90400
<CMD> zoomBox -87.90000 53.56550 1054.79150 1110.51800
<CMD> zoomBox 23.19100 163.32600 994.47850 1061.73550
<CMD> zoomBox 108.75950 261.71150 934.35400 1025.35950
<CMD> zoomBox 187.74100 342.13450 889.49650 991.23550
<CMD> zoomBox 250.51750 410.49400 847.01000 962.23050
<CMD> zoomBox 305.49800 468.36850 812.51700 937.34450
<CMD> zoomBox 425.64900 594.59300 737.02250 882.60350
<CMD> zoomBox 478.19450 638.07550 703.16200 846.16300
<CMD> zoomBox 498.49400 655.05700 689.71650 831.93150
<CMD> zoomBox 515.74850 669.49150 678.28750 819.83500
<CMD> zoomBox 530.76150 681.66600 668.92000 809.45800
<CMD> zoomBox 543.52300 692.01450 660.95750 800.63750
<CMD> zoomBox 554.37000 700.78750 654.18950 793.11750
<CMD> zoomBox 563.58950 708.24500 648.43650 786.72550
<CMD> zoomBox 554.40800 700.49650 654.22800 792.82700
<CMD> zoomBox 530.89800 680.65700 669.05800 808.45050
<CMD> zoomBox 498.35900 653.19750 689.58400 830.07450
<CMD> zoomBox 453.32200 615.19150 717.99350 860.00400
<CMD> zoomBox 434.34950 583.22800 745.72750 871.24250
<CMD> zoomBox 385.45950 501.53850 816.43250 900.17450
<CMD> zoomBox 354.36900 449.58950 861.39600 918.57300
<CMD> zoomBox 317.79150 388.47300 914.29400 940.21850
<CMD> zoomBox 224.13350 231.98100 1049.74250 995.64250
<CMD> pan -80.10450 5.71150
<CMD> zoomBox 218.04500 317.15850 919.81300 966.27100
<CMD> zoomBox 284.63550 390.14950 881.13850 941.89550
<CMD> zoomBox 417.53800 548.35200 783.86550 887.19300
<CMD> zoomBox 444.83450 582.04650 756.21300 870.06150
<CMD> zoomBox 509.95350 652.37200 701.17900 829.24950
<CMD> zoomBox 538.64250 683.00000 676.80350 810.79450
<CMD> zoomBox 549.87600 694.90350 667.31300 803.52900
<CMD> zoomBox 538.77650 685.49300 676.93800 813.28800
<CMD> zoomBox 510.42450 661.32850 701.65150 838.20750
<CMD> zoomBox 446.22750 606.44100 757.60950 894.45950
<CMD> zoomBox 382.32900 551.67100 813.30800 950.31250
<CMD> zoomBox 341.69400 516.84100 848.72800 985.83100
<CMD> zoomBox 246.46350 409.26550 948.24100 1058.38700
<CMD> zoomBox 31.05850 165.02200 1173.78650 1222.00850
<CMD> addIoFiller -cell padIORINGFEED5 -prefix FILLER -side n
Added 6 of filler cell 'padIORINGFEED5' on top side.
<CMD> zoomBox 90.26400 284.54250 1061.58350 1182.98150
<CMD> zoomBox 138.70450 376.71100 964.32600 1140.38400
<CMD> zoomBox 180.03850 453.13150 881.81700 1102.25400
<CMD> zoomBox 239.46000 553.29100 746.49550 1022.28250
<CMD> zoomBox 266.41850 590.28550 697.39900 988.92850
<CMD> zoomBox 290.58750 620.97800 656.92150 959.82500
<CMD> zoomBox 311.27350 646.64050 622.65750 934.66050
<CMD> addIoFiller -cell padIORINGFEED1 -prefix FILLER -side n
Added 18 of filler cell 'padIORINGFEED1' on top side.
<CMD> zoomBox 329.09850 679.93400 593.77500 924.75100
<CMD> zoomBox 290.17100 607.60300 656.50550 946.45050
<CMD> zoomBox 236.29250 507.49050 743.33000 976.48400
<CMD> zoomBox 202.02950 443.82650 798.54450 995.58350
<CMD> zoomBox 115.18650 283.93450 940.81300 1047.61250
<CMD> zoomBox 59.96000 182.34100 1031.28600 1080.78600
<CMD> zoomBox -5.01200 62.81900 1137.72450 1119.81350
<CMD> pan -4.43500 -1.64950
<CMD> zoomBox 296.31100 233.24550 998.09450 882.37250
<CMD> zoomBox 431.34750 339.56150 938.38650 808.55600
<CMD> zoomBox 482.21550 380.59000 913.19850 779.23550
<CMD> zoomBox 524.36550 415.21350 890.70150 754.06250
<CMD> zoomBox 559.62450 444.57200 871.01050 732.59400
<CMD> zoomBox 588.50700 469.46650 853.18550 714.28550
<CMD> zoomBox 633.83000 508.61300 825.06050 685.49500
<CMD> zoomBox 633.83000 508.61250 825.06050 685.49450
<CMD> zoomBox 588.50700 469.46550 853.18600 714.28500
<CMD> zoomBox 525.77600 415.28250 892.11350 754.13300
<CMD> zoomBox 438.95050 340.28900 945.99200 809.28600
<CMD> zoomBox 318.77750 236.49200 1020.56450 885.62250
<CMD> zoomBox 242.35550 170.48400 1067.98750 934.16700
<CMD> zoomBox 88.92700 15.00500 1231.67100 1072.00600
<CMD> pan -156.70250 -122.70700
<CMD> addIoFiller -cell padIORINGFEED10 -prefix FILLER -side s
Added 12 of filler cell 'padIORINGFEED10' on bottom side.
<CMD> zoomBox 86.09600 10.93550 911.72850 774.61900
<CMD> pan 5.34050 -69.82000
<CMD> zoomBox 22.82750 -5.02300 994.16000 893.42800
<CMD> zoomBox -52.56700 -60.01650 1090.17700 996.98450
<CMD> zoomBox -141.26650 -124.97600 1203.13850 1118.55500
<CMD> addIoFiller -cell padIORINGFEED5 -prefix FILLER -side s
Added 6 of filler cell 'padIORINGFEED5' on bottom side.
<CMD> zoomBox 24.27500 -77.67900 995.60800 820.77250
<CMD> zoomBox 88.92600 -59.20750 914.55900 704.47650
<CMD> zoomBox 276.36250 36.91150 783.40500 505.90950
<CMD> zoomBox 321.72050 58.55750 752.70700 457.20600
<CMD> zoomBox 360.27450 76.95650 726.61350 415.80800
<CMD> addIoFiller -cell padIORINGFEED1 -prefix FILLER -side s
Added 18 of filler cell 'padIORINGFEED1' on bottom side.
<CMD> zoomBox 394.75200 93.59100 706.14000 381.61500
<CMD> zoomBox 321.10500 56.14900 752.09200 454.79800
<CMD> zoomBox 274.27050 32.33800 781.31400 501.33700
<CMD> zoomBox 154.34850 -28.63050 856.13900 620.50300
<CMD> zoomBox -11.63350 -113.01650 959.70300 785.43850
<CMD> zoomBox -117.18650 -166.68000 1025.56250 890.32600
<CMD> zoomBox -204.32150 -249.64050 1140.08950 993.89600
<CMD> pan 0.00000 39.90250
<CMD> zoomBox -204.32150 -383.86700 1377.33850 1079.11750
<CMD> zoomBox -894.71750 -889.85100 1680.75250 1492.37550
<CMD> zoomBox -1581.90700 -1392.76600 1982.75750 1904.43350
<CMD> zoomBox -2533.03500 -2088.84300 2400.75750 2474.75550
<CMD> zoomBox -2058.16600 -1712.58550 2135.55800 2166.47350
<CMD> zoomBox -1678.94050 -1389.51200 1885.72500 1907.68850
<CMD> zoomBox -1079.08100 -881.47850 1496.39050 1500.74950
<CMD> zoomBox -632.51300 -514.42400 1228.26500 1206.73550
<CMD> zoomBox -458.11050 -371.07450 1123.55150 1091.91150
<CMD> saveDesign top
#% Begin save design ... (date=05/25 00:37:28, mem=783.5M)
% Begin Save ccopt configuration ... (date=05/25 00:37:28, mem=783.5M)
% End Save ccopt configuration ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.5M, current mem=783.5M)
% Begin Save netlist data ... (date=05/25 00:37:28, mem=783.5M)
Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.5M, current mem=783.5M)
Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/25 00:37:28, mem=783.7M)
Saving AAE Data ...
% End Save AAE data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
% Begin Save clock tree data ... (date=05/25 00:37:28, mem=783.7M)
% End Save clock tree data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
Saving preference file top.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/25 00:37:28, mem=783.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/25 00:37:28, mem=783.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
% Begin Save routing data ... (date=05/25 00:37:28, mem=783.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1030.2M) ***
% End Save routing data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
Saving property file top.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1033.2M) ***
% Begin Save power constraints data ... (date=05/25 00:37:28, mem=783.7M)
% End Save power constraints data ... (date=05/25 00:37:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
_default_rc_corner_
Generated self-contained design top.dat.tmp
#% End save design ... (date=05/25 00:37:30, total cpu=0:00:01.2, real=0:00:02.0, peak res=783.7M, current mem=783.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -312.32350 -242.78250 1032.08950 1000.75600
<CMD> pan 69.56850 109.54250
<CMD> zoomBox -242.75500 -422.22900 1338.90750 1040.75750
<CMD> pan 0.00000 -83.30550
<CMD> zoomBox -131.95700 -198.99600 1212.45650 1044.54300
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
net ignore based on current view = 0
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
Warning: pg term VSS of inst pad_clk0 is not connect to global special net.
Warning: pg term VDD of inst pad_clk0 is not connect to global special net.
Warning: pg term VSS of inst pad_clk1 is not connect to global special net.
Warning: pg term VDD of inst pad_clk1 is not connect to global special net.
Warning: pg term VSS of inst pad_clk2 is not connect to global special net.
Warning: pg term VDD of inst pad_clk2 is not connect to global special net.
Warning: pg term VSS of inst pad_control0 is not connect to global special net.
Warning: pg term VDD of inst pad_control0 is not connect to global special net.
Warning: pg term VSS of inst pad_control1 is not connect to global special net.
Warning: pg term VDD of inst pad_control1 is not connect to global special net.
Warning: pg term VSS of inst pad_control2 is not connect to global special net.
Warning: pg term VDD of inst pad_control2 is not connect to global special net.
Warning: pg term VSS of inst pad_input0 is not connect to global special net.
Warning: pg term VDD of inst pad_input0 is not connect to global special net.
Warning: pg term VSS of inst pad_input1 is not connect to global special net.
Warning: pg term VDD of inst pad_input1 is not connect to global special net.
Warning: pg term VSS of inst pad_input2 is not connect to global special net.
Warning: pg term VDD of inst pad_input2 is not connect to global special net.
Warning: pg term VSS of inst pad_input3 is not connect to global special net.
Warning: pg term VDD of inst pad_input3 is not connect to global special net.
Warning: pg term VSS of inst pad_input4 is not connect to global special net.
Warning: pg term VDD of inst pad_input4 is not connect to global special net.
Warning: pg term VSS of inst pad_input5 is not connect to global special net.
Warning: pg term VDD of inst pad_input5 is not connect to global special net.
Warning: pg term VSS of inst pad_input6 is not connect to global special net.
Warning: pg term VDD of inst pad_input6 is not connect to global special net.
Warning: pg term VSS of inst pad_input7 is not connect to global special net.
Warning: pg term VDD of inst pad_input7 is not connect to global special net.
Warning: pg term VSS of inst pad_output0 is not connect to global special net.
Warning: pg term VDD of inst pad_output0 is not connect to global special net.
Warning: pg term VSS of inst pad_output1 is not connect to global special net.
Warning: pg term VDD of inst pad_output1 is not connect to global special net.
Warning: pg term VSS of inst pad_output2 is not connect to global special net.
Warning: pg term VDD of inst pad_output2 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd1 is not connect to global special net.
Warning: pg term VSS of inst pad_vdd2 is not connect to global special net.
Warning: pg term VDD of inst pad_vss1 is not connect to global special net.
Warning: pg term VDD of inst pad_vss2 is not connect to global special net.
Warning: pg term VSS of inst pad_vddior is not connect to global special net.
Warning: pg term VDD of inst pad_vddior is not connect to global special net.
Warning: pg term VSS of inst pad_vssior is not connect to global special net.
Warning: pg term VDD of inst pad_vssior is not connect to global special net.
<CMD> zoomBox 46.13400 -32.00500 1017.47300 866.45200
<CMD> zoomBox 114.74350 33.21150 940.38150 796.90000
<CMD> zoomBox 172.10050 89.12650 873.89250 738.26150
<CMD> zoomBox 220.44500 137.60700 816.96850 689.37200
<CMD> zoomBox 259.33800 180.32050 766.38350 649.32100
<CMD> pan -20.33450 -12.11150
<CMD> zoomBox 203.35100 199.65100 799.87500 751.41650
<CMD> zoomBox 161.27050 143.68000 863.06350 792.81600
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
<CMD> globalNetConnect VDDC -type pgpin -pin VDD -instanceBasename *
**ERROR: (IMPDB-1216):	The global net 'VDDC' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VSSC -type pgpin -pin VSS -instanceBasename *
**ERROR: (IMPDB-1216):	The global net 'VSSC' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VDDIOR -type pgpin -pin VDDO -instanceBasename *
**ERROR: (IMPDB-1216):	The global net 'VDDIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VSSIOR -type pgpin -pin VSSO -instanceBasename *
**ERROR: (IMPDB-1216):	The global net 'VSSIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
<CMD> globalNetConnect vddc -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vssc -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vddior -type pgpin -pin vddo -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'vddior' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect vddior -type pgpin -pin vddo -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'vddior' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect vssior -type pgpin -pin vsso -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'vssior' specified in the global net connection(GNC) rule doesn't exist in the design.
Warning: pg term VSSIOR of inst PAD_Corner1 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner1 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner2 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner2 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner3 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner3 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner4 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner4 is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
<CMD> globalNetConnect vddc -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vssc -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vddior -type pgpin -pin vddo -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'vddior' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VDDIOR -type pgpin -pin vddo -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'VDDIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VSSIOR -type pgpin -pin vsso -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'VSSIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
<CMD> globalNetConnect vddc -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vssc -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDDIOR -type pgpin -pin vddo -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'VDDIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
<CMD> globalNetConnect VSSIOR -type pgpin -pin vsso -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1216):	The global net 'VSSIOR' specified in the global net connection(GNC) rule doesn't exist in the design.
Warning: pg term VSSIOR of inst PAD_Corner1 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner1 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner2 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner2 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner3 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner3 is not connect to global special net.
Warning: pg term VSSIOR of inst PAD_Corner4 is not connect to global special net.
Warning: pg term VDDIOR of inst PAD_Corner4 is not connect to global special net.
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 23 instances.
<CMD> globalNetConnect vddc -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vssc -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vsso -type pgpin -pin VSSIOR -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vddo -type pgpin -pin VDDIOR -instanceBasename * -hierarchicalInstance {}
<CMD> saveDesign top
#% Begin save design ... (date=05/25 00:55:15, mem=785.4M)
% Begin Save ccopt configuration ... (date=05/25 00:55:15, mem=785.4M)
% End Save ccopt configuration ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.4M, current mem=785.4M)
% Begin Save netlist data ... (date=05/25 00:55:15, mem=785.4M)
Writing Binary DB to top.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.4M, current mem=785.4M)
Saving congestion map file top.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/25 00:55:15, mem=785.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.4M, current mem=785.4M)
% Begin Save clock tree data ... (date=05/25 00:55:15, mem=785.4M)
% End Save clock tree data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.4M, current mem=785.4M)
Saving preference file top.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/25 00:55:15, mem=785.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.4M, current mem=785.4M)
Saving PG file top.dat.tmp/top.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1030.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/25 00:55:15, mem=785.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.5M, current mem=785.5M)
% Begin Save routing data ... (date=05/25 00:55:15, mem=785.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1030.5M) ***
% End Save routing data ... (date=05/25 00:55:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.5M, current mem=785.5M)
Saving property file top.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1033.5M) ***
% Begin Save power constraints data ... (date=05/25 00:55:16, mem=785.5M)
% End Save power constraints data ... (date=05/25 00:55:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=785.5M, current mem=785.5M)
_default_rc_corner_
Generated self-contained design top.dat.tmp
#% End save design ... (date=05/25 00:55:17, total cpu=0:00:01.2, real=0:00:02.0, peak res=785.6M, current mem=785.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vddc vssc} -type core_rings -follow core -layer {top Metal3 bottom Metal3 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1042.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal2 |        4       |       NA       |
|  Via2  |        8       |        0       |
| Metal3 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox 244.61400 192.43350 841.13800 744.19900
<CMD> zoomBox 374.81450 268.66900 805.80400 667.32050
<CMD> zoomBox 424.99450 298.44250 791.33550 637.29600
<CMD> zoomBox 500.08800 345.26100 764.76950 590.08300
<CMD> zoomBox 527.97700 364.36700 752.95650 572.46600
<CMD> zoomBox 553.42850 380.65050 744.66150 557.53500
<CMD> zoomBox 593.52000 406.25700 731.68650 534.05650
<CMD> zoomBox 609.17750 416.25750 726.61900 524.88700
<CMD> zoomBox 622.48650 424.75750 722.31200 517.09300
<CMD> zoomBox 643.16400 436.58300 715.28850 503.29600
<CMD> zoomBox 658.10350 445.12700 710.21400 493.32750
<CMD> selectWire 686.3750 257.1400 694.3750 698.9550 2 vddc
<CMD> zoomBox 645.38250 432.63250 717.50800 499.34650
<CMD> zoomBox 637.33000 424.67900 722.18450 503.16650
<CMD> zoomBox 616.71250 404.31450 734.15850 512.94850
<CMD> zoomBox 588.17550 376.12800 750.73150 526.48700
<CMD> zoomBox 548.67900 337.11550 773.67050 545.22550
<CMD> zoomBox 494.12400 283.11950 805.53150 571.16150
<CMD> zoomBox 418.61550 208.38450 849.63000 607.05900
<CMD> zoomBox 370.59750 160.85800 877.67350 629.88700
<CMD> pan -53.79050 -193.99600
<CMD> undo
<CMD> zoomBox 316.80650 93.83150 913.36700 645.63050
<CMD> zoomBox -71.64300 -194.49350 1071.18000 862.58100
<CMD> zoomBox -382.81900 -426.17150 1198.94350 1036.90750
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vddc vssc} -type core_rings -follow core -layer {top Metal3 bottom Metal3 left Metal2 right Metal2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1042.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal2 |        4       |       NA       |
|  Via2  |        8       |        0       |
| Metal3 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -239.78500 -278.84050 1104.71300 964.77650
<CMD> zoomBox -0.29350 -47.16300 971.10650 851.35050
<CMD> zoomBox 91.59400 43.12750 917.28400 806.86400
<CMD> pan 401.76750 379.07650
<CMD> zoomBox 161.98250 139.29150 863.81900 788.46750
<CMD> pan -10.89500 -33.58600
<CMD> zoomBox 363.61400 271.96250 794.62950 670.63800
<CMD> zoomBox 457.53550 335.24700 768.94400 623.29000
<CMD> zoomBox 494.21550 359.96250 758.91300 604.79900
<CMD> zoomBox 525.39350 380.97050 750.38650 589.08150
<CMD> zoomBox 551.72050 398.82700 742.96450 575.72150
<CMD> zoomBox 574.09800 414.00500 736.65550 564.36550
<CMD> zoomBox 609.20200 437.87300 726.65000 546.50850
<CMD> zoomBox 593.43600 426.82550 731.61050 554.63250
<CMD> zoomBox 527.39350 380.47050 752.38850 588.58350
<CMD> zoomBox 370.67550 270.39400 801.69600 669.07400
<CMD> zoomBox 244.74800 181.73050 841.31650 733.53700
<CMD> zoomBox 195.99100 117.58350 897.83650 766.76800
<CMD> pan -45.39750 -71.14400
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.988463414634 0.7 30.0 33.03 30.0 42.56
Adjusting Core to Bottom to: 33.2200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.989117647059 0.7 30.0 33.22 30.0 43.22
Adjusting Core to Bottom to: 33.4100.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.984926470588 0.7 30.0 33.41 30.0 44.74
Adjusting Core to Bottom to: 33.6000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.980735294118 0.7 30.0 33.6 30.0 46.26
Adjusting Core to Bottom to: 33.7900.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.000612 30.0 33.79 30.0 47.78
Adjusting Core to Bottom to: 33.9800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.984926470588 0.000607 30.0 33.98 30.0 47.88
Adjusting Core to Bottom to: 34.1700.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> selectInst FILLER_N_10
<CMD> zoomBox -32.09600 82.59900 942.25850 983.84550
<CMD> zoomBox 24.81450 193.77350 853.01650 959.83350
<CMD> deselectAll
<CMD> selectInst FILLER_N_22
<CMD> zoomBox -272.06900 -55.39500 1076.52000 1192.00600
<CMD> zoomBox -407.84150 -169.00050 1178.73400 1298.53050
<CMD> pan -20.52500 134.16400
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Wed May 25 01:01:58 2022
  Total CPU time:     0:02:16
  Total real time:    0:47:34
  Peak memory (main): 805.73MB


*** Memory Usage v#1 (Current mem = 1052.078M, initial mem = 256.684M) ***
*** Message Summary: 200 warning(s), 40 error(s)

--- Ending "Innovus" (totcpu=0:02:13, real=0:47:32, mem=1052.1M) ---
