Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 03:00:45 2021
| Host         : DESKTOP-2IQELU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mod_mul_with_oled_timing_summary_routed.rpt -rpx mod_mul_with_oled_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_mul_with_oled
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.303        0.000                      0                 1844        0.017        0.000                      0                 1844       49.500        0.000                       0                   878  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                92.303        0.000                      0                 1844        0.017        0.000                      0                 1844       49.500        0.000                       0                   878  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       92.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.303ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 3.257ns (45.406%)  route 3.916ns (54.594%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 105.050 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.674    12.677    fixed/z[15]_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  fixed/z_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.567   105.050    fixed/clk_IBUF_BUFG
    SLICE_X24Y40         FDRE                                         r  fixed/z_reg[14]/C
                         clock pessimism              0.394   105.444    
                         clock uncertainty           -0.035   105.409    
    SLICE_X24Y40         FDRE (Setup_fdre_C_R)       -0.429   104.980    fixed/z_reg[14]
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -12.677    
  -------------------------------------------------------------------
                         slack                                 92.303    

Slack (MET) :             92.373ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 3.257ns (45.819%)  route 3.851ns (54.181%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.609    12.613    fixed/z[15]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.573   105.056    fixed/clk_IBUF_BUFG
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[3]/C
                         clock pessimism              0.394   105.450    
                         clock uncertainty           -0.035   105.415    
    SLICE_X23Y40         FDRE (Setup_fdre_C_R)       -0.429   104.986    fixed/z_reg[3]
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                 92.373    

Slack (MET) :             92.373ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 3.257ns (45.819%)  route 3.851ns (54.181%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.609    12.613    fixed/z[15]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.573   105.056    fixed/clk_IBUF_BUFG
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[4]/C
                         clock pessimism              0.394   105.450    
                         clock uncertainty           -0.035   105.415    
    SLICE_X23Y40         FDRE (Setup_fdre_C_R)       -0.429   104.986    fixed/z_reg[4]
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                 92.373    

Slack (MET) :             92.373ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 3.257ns (45.819%)  route 3.851ns (54.181%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 105.056 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.609    12.613    fixed/z[15]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.573   105.056    fixed/clk_IBUF_BUFG
    SLICE_X23Y40         FDRE                                         r  fixed/z_reg[8]/C
                         clock pessimism              0.394   105.450    
                         clock uncertainty           -0.035   105.415    
    SLICE_X23Y40         FDRE (Setup_fdre_C_R)       -0.429   104.986    fixed/z_reg[8]
  -------------------------------------------------------------------
                         required time                        104.986    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                 92.373    

Slack (MET) :             92.426ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.257ns (46.209%)  route 3.791ns (53.791%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.549    12.553    fixed/z[15]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.566   105.049    fixed/clk_IBUF_BUFG
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[15]/C
                         clock pessimism              0.394   105.443    
                         clock uncertainty           -0.035   105.408    
    SLICE_X24Y38         FDRE (Setup_fdre_C_R)       -0.429   104.979    fixed/z_reg[15]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 92.426    

Slack (MET) :             92.426ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.257ns (46.209%)  route 3.791ns (53.791%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.549    12.553    fixed/z[15]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.566   105.049    fixed/clk_IBUF_BUFG
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[1]/C
                         clock pessimism              0.394   105.443    
                         clock uncertainty           -0.035   105.408    
    SLICE_X24Y38         FDRE (Setup_fdre_C_R)       -0.429   104.979    fixed/z_reg[1]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 92.426    

Slack (MET) :             92.426ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 3.257ns (46.209%)  route 3.791ns (53.791%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.549    12.553    fixed/z[15]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.566   105.049    fixed/clk_IBUF_BUFG
    SLICE_X24Y38         FDRE                                         r  fixed/z_reg[2]/C
                         clock pessimism              0.394   105.443    
                         clock uncertainty           -0.035   105.408    
    SLICE_X24Y38         FDRE (Setup_fdre_C_R)       -0.429   104.979    fixed/z_reg[2]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                 92.426    

Slack (MET) :             92.429ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 3.257ns (46.237%)  route 3.787ns (53.763%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 105.048 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.545    12.549    fixed/z[15]_i_1_n_0
    SLICE_X24Y37         FDRE                                         r  fixed/z_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.565   105.048    fixed/clk_IBUF_BUFG
    SLICE_X24Y37         FDRE                                         r  fixed/z_reg[10]/C
                         clock pessimism              0.394   105.442    
                         clock uncertainty           -0.035   105.407    
    SLICE_X24Y37         FDRE (Setup_fdre_C_R)       -0.429   104.978    fixed/z_reg[10]
  -------------------------------------------------------------------
                         required time                        104.978    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                 92.429    

Slack (MET) :             92.429ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 3.257ns (46.237%)  route 3.787ns (53.763%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 105.048 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.545    12.549    fixed/z[15]_i_1_n_0
    SLICE_X24Y37         FDRE                                         r  fixed/z_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.565   105.048    fixed/clk_IBUF_BUFG
    SLICE_X24Y37         FDRE                                         r  fixed/z_reg[6]/C
                         clock pessimism              0.394   105.442    
                         clock uncertainty           -0.035   105.407    
    SLICE_X24Y37         FDRE (Setup_fdre_C_R)       -0.429   104.978    fixed/z_reg[6]
  -------------------------------------------------------------------
                         required time                        104.978    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                 92.429    

Slack (MET) :             92.431ns  (required time - arrival time)
  Source:                 fixed/z_reg_8_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK rise@100.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 3.257ns (46.238%)  route 3.787ns (53.762%))
  Logic Levels:           18  (CARRY4=15 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    5.504ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.742     5.504    fixed/clk_IBUF_BUFG
    SLICE_X28Y39         FDRE                                         r  fixed/z_reg_8_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.456     5.960 f  fixed/z_reg_8_reg[18]/Q
                         net (fo=4, routed)           1.508     7.468    fixed/z_reg_8_reg_n_0_[18]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     7.592 r  fixed/state_reg1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.592    fixed/state_reg1_carry__1_i_7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.142 r  fixed/state_reg1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.142    fixed/state_reg1_carry__1_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.256 r  fixed/state_reg1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.256    fixed/state_reg1_carry__2_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.370 r  fixed/state_reg1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.370    fixed/state_reg1_carry__3_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.484 r  fixed/state_reg1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.484    fixed/state_reg1_carry__4_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  fixed/state_reg1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.599    fixed/state_reg1_carry__5_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.713 r  fixed/state_reg1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.713    fixed/state_reg1_carry__6_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.827 r  fixed/state_reg1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.827    fixed/state_reg1_carry__7_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.941 r  fixed/state_reg1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.941    fixed/state_reg1_carry__8_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.055 r  fixed/state_reg1_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.055    fixed/state_reg1_carry__9_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  fixed/state_reg1_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.169    fixed/state_reg1_carry__10_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  fixed/state_reg1_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.283    fixed/state_reg1_carry__11_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  fixed/state_reg1_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.397    fixed/state_reg1_carry__12_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  fixed/state_reg1_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.511    fixed/state_reg1_carry__13_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  fixed/state_reg1_carry__14/CO[3]
                         net (fo=5, routed)           0.000     9.625    fixed/state_reg1_carry__14_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.847 r  fixed/state_reg1_carry__15/O[0]
                         net (fo=1, routed)           1.260    11.106    fixed/state_reg1_carry__15_n_7
    SLICE_X25Y43         LUT6 (Prop_lut6_I5_O)        0.299    11.405 r  fixed/z[15]_i_2/O
                         net (fo=18, routed)          0.475    11.880    fixed/z[15]_i_2_n_0
    SLICE_X24Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.004 r  fixed/z[15]_i_1/O
                         net (fo=16, routed)          0.545    12.548    fixed/z[15]_i_1_n_0
    SLICE_X25Y38         FDRE                                         r  fixed/z_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         1.566   105.049    fixed/clk_IBUF_BUFG
    SLICE_X25Y38         FDRE                                         r  fixed/z_reg[0]/C
                         clock pessimism              0.394   105.443    
                         clock uncertainty           -0.035   105.408    
    SLICE_X25Y38         FDRE (Setup_fdre_C_R)       -0.429   104.979    fixed/z_reg[0]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 92.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fixed/z_reg_0_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_2_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.561%)  route 0.188ns (53.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.563     1.510    fixed/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fixed/z_reg_0_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  fixed/z_reg_0_reg[54]/Q
                         net (fo=6, routed)           0.188     1.862    fixed/z_reg_0[54]
    SLICE_X33Y50         FDRE                                         r  fixed/z_reg_2_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.828     2.022    fixed/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  fixed/z_reg_2_reg[58]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.070     1.845    fixed/z_reg_2_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fixed/z_reg_5_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_7_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.313ns (73.693%)  route 0.112ns (26.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.590     1.537    fixed/clk_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  fixed/z_reg_5_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  fixed/z_reg_5_reg[55]/Q
                         net (fo=3, routed)           0.111     1.789    fixed/z_reg_5[55]
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.908 r  fixed/z_reg_70_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.909    fixed/z_reg_70_carry__12_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.962 r  fixed/z_reg_70_carry__13/O[0]
                         net (fo=1, routed)           0.000     1.962    fixed/z_reg_70_carry__13_n_7
    SLICE_X26Y50         FDRE                                         r  fixed/z_reg_7_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.846     2.040    fixed/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  fixed/z_reg_7_reg[58]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    fixed/z_reg_7_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fixed/z_reg_8_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_9_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.313ns (71.443%)  route 0.125ns (28.557%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.589     1.536    fixed/clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  fixed/z_reg_8_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fixed/z_reg_8_reg[55]/Q
                         net (fo=4, routed)           0.124     1.801    fixed/z_reg_8_reg_n_0_[55]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.920 r  fixed/z_reg_90_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.921    fixed/z_reg_90_carry__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.974 r  fixed/z_reg_90_carry__13/O[0]
                         net (fo=1, routed)           0.000     1.974    fixed/z_reg_90[57]
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.847     2.041    fixed/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[57]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    fixed/z_reg_9_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fixed/z_reg_8_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_9_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.326ns (72.266%)  route 0.125ns (27.734%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.589     1.536    fixed/clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  fixed/z_reg_8_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fixed/z_reg_8_reg[55]/Q
                         net (fo=4, routed)           0.124     1.801    fixed/z_reg_8_reg_n_0_[55]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.920 r  fixed/z_reg_90_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.921    fixed/z_reg_90_carry__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  fixed/z_reg_90_carry__13/O[2]
                         net (fo=1, routed)           0.000     1.987    fixed/z_reg_90[59]
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.847     2.041    fixed/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[59]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    fixed/z_reg_9_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fixed/z_reg_0_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_2_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.321%)  route 0.233ns (58.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.563     1.510    fixed/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  fixed/z_reg_0_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  fixed/z_reg_0_reg[53]/Q
                         net (fo=6, routed)           0.233     1.907    fixed/z_reg_0[53]
    SLICE_X33Y50         FDRE                                         r  fixed/z_reg_2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.828     2.022    fixed/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  fixed/z_reg_2_reg[57]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.066     1.841    fixed/z_reg_2_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fixed/z_reg_5_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_7_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.349ns (75.748%)  route 0.112ns (24.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.590     1.537    fixed/clk_IBUF_BUFG
    SLICE_X25Y49         FDRE                                         r  fixed/z_reg_5_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  fixed/z_reg_5_reg[55]/Q
                         net (fo=3, routed)           0.111     1.789    fixed/z_reg_5[55]
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.908 r  fixed/z_reg_70_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.909    fixed/z_reg_70_carry__12_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.998 r  fixed/z_reg_70_carry__13/O[1]
                         net (fo=1, routed)           0.000     1.998    fixed/z_reg_70_carry__13_n_6
    SLICE_X26Y50         FDRE                                         r  fixed/z_reg_7_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.846     2.040    fixed/clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  fixed/z_reg_7_reg[127]/C
                         clock pessimism             -0.247     1.793    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.927    fixed/z_reg_7_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fixed/z_reg_8_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_9_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.349ns (73.611%)  route 0.125ns (26.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.589     1.536    fixed/clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  fixed/z_reg_8_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fixed/z_reg_8_reg[55]/Q
                         net (fo=4, routed)           0.124     1.801    fixed/z_reg_8_reg_n_0_[55]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.920 r  fixed/z_reg_90_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.921    fixed/z_reg_90_carry__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.010 r  fixed/z_reg_90_carry__13/O[1]
                         net (fo=1, routed)           0.000     2.010    fixed/z_reg_90[58]
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.847     2.041    fixed/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[58]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    fixed/z_reg_9_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fixed/z_reg_0_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_8_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.249ns (53.122%)  route 0.220ns (46.878%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.576     1.523    fixed/clk_IBUF_BUFG
    SLICE_X27Y50         FDRE                                         r  fixed/z_reg_0_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  fixed/z_reg_0_reg[59]/Q
                         net (fo=5, routed)           0.220     1.884    fixed/z_reg_0[59]
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.929 r  fixed/z_reg_8[59]_i_2/O
                         net (fo=1, routed)           0.000     1.929    fixed/z_reg_8[59]_i_2_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.992 r  fixed/z_reg_8_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.992    fixed/z_reg_80[59]
    SLICE_X28Y49         FDRE                                         r  fixed/z_reg_8_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.857     2.051    fixed/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  fixed/z_reg_8_reg[59]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.105     1.909    fixed/z_reg_8_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fixed/z_reg_0_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_3_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.249ns (52.999%)  route 0.221ns (47.001%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.576     1.523    fixed/clk_IBUF_BUFG
    SLICE_X27Y50         FDRE                                         r  fixed/z_reg_0_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  fixed/z_reg_0_reg[59]/Q
                         net (fo=5, routed)           0.221     1.885    fixed/z_reg_0[59]
    SLICE_X31Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  fixed/z_reg_30__0_carry__12_i_5/O
                         net (fo=1, routed)           0.000     1.930    fixed/z_reg_30__0_carry__12_i_5_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.993 r  fixed/z_reg_30__0_carry__12/O[3]
                         net (fo=1, routed)           0.000     1.993    fixed/z_reg_30__0_carry__12_n_4
    SLICE_X31Y49         FDRE                                         r  fixed/z_reg_3_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.857     2.051    fixed/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  fixed/z_reg_3_reg[59]/C
                         clock pessimism             -0.247     1.804    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105     1.909    fixed/z_reg_3_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fixed/z_reg_8_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fixed/z_reg_9_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.351ns (73.722%)  route 0.125ns (26.278%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.589     1.536    fixed/clk_IBUF_BUFG
    SLICE_X28Y48         FDRE                                         r  fixed/z_reg_8_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  fixed/z_reg_8_reg[55]/Q
                         net (fo=4, routed)           0.124     1.801    fixed/z_reg_8_reg_n_0_[55]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     1.920 r  fixed/z_reg_90_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.921    fixed/z_reg_90_carry__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.012 r  fixed/z_reg_90_carry__13/O[3]
                         net (fo=1, routed)           0.000     2.012    fixed/z_reg_90[60]
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=877, routed)         0.847     2.041    fixed/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  fixed/z_reg_9_reg[60]/C
                         clock pessimism             -0.247     1.794    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.928    fixed/z_reg_9_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y14   Drive_OLED_Screen/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y37   Drive_OLED_Screen/after_char_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y37   Drive_OLED_Screen/after_page_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X18Y37   Drive_OLED_Screen/after_page_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X17Y37   Drive_OLED_Screen/after_page_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y37   Drive_OLED_Screen/current_screen_reg[0,4][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X22Y37   Drive_OLED_Screen/current_screen_reg[0,4][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y37   Drive_OLED_Screen/after_char_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y37   Drive_OLED_Screen/after_page_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X18Y37   Drive_OLED_Screen/after_page_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y37   Drive_OLED_Screen/after_page_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y38   Drive_OLED_Screen/current_screen_reg[0,5][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y38   Drive_OLED_Screen/current_screen_reg[0,5][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y39   Initialize/delay_comp/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y39   Initialize/delay_comp/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y39   Initialize/delay_comp/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X17Y44   Initialize/temp_sdata_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y37   Drive_OLED_Screen/current_screen_reg[0,4][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X22Y37   Drive_OLED_Screen/current_screen_reg[0,4][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y37   Drive_OLED_Screen/current_screen_reg[0,4][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39   Drive_OLED_Screen/current_screen_reg[0,5][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39   Drive_OLED_Screen/current_screen_reg[0,5][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39   Drive_OLED_Screen/current_screen_reg[0,5][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X20Y39   Drive_OLED_Screen/current_screen_reg[0,5][6]/C



