$date
	Thu May 15 01:07:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu_4bit $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ sel [2:0] $end
$scope module alu $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 (
b0 '
b11 &
b101 %
b0 $
b11 #
b101 "
b1 !
$end
#10
b111 !
b111 (
b1 $
b1 '
#20
b1000 !
b1000 (
b10 $
b10 '
#30
b10 !
b10 (
b11 $
b11 '
#40
b110 !
b110 (
b100 $
b100 '
#50
