Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 20:50:54 2020
| Host         : DESKTOP-L2LUOAH running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 1          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 7          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal      | 6          |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 8          |
| TIMING-7  | Warning  | No common node between related clocks           | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 10         |
| TIMING-20 | Warning  | Non-clocked latch                               | 1          |
| TIMING-24 | Warning  | Overridden Max delay datapath only              | 3          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pwm_signal_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FIFO_wr_en_reg/CLR, FSM_sequential_FIFO_state_reg/CLR, cc_state_reg[0]/CLR, cc_state_reg[1]/CLR, cc_state_reg[2]/CLR, cc_state_reg[3]/CLR, d_FIFO_we1_reg/CLR, d_FIFO_we2_reg/CLR, d_reg_we1_reg/CLR, d_reg_we2_reg/CLR, mem_read1_reg/CLR, mem_read2_reg/CLR, pwm_cnt_reg[0]/CLR, pwm_cnt_reg[1]/CLR, pwm_cnt_reg[2]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X0Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X1Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X1Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X3Y51 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X2Y53 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X0Y46 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X0Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_rx and mii_rx_clk_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_rx] -to [get_clocks mii_rx_clk_i]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_tx_mac and mii_tx_clk_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_tx_mac] -to [get_clocks mii_tx_clk_i]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks mii_rx_clk_i and clk_rx are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_rx_clk_i] -to [get_clocks clk_rx]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks mii_rx_clk_i and s_sysclk_x2_in are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_rx_clk_i] -to [get_clocks s_sysclk_x2_in]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks mii_tx_clk_i and clk_tx_mac are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_tx_clk_i] -to [get_clocks clk_tx_mac]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks mii_tx_clk_i and s_sysclk_x2_in are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_tx_clk_i] -to [get_clocks s_sysclk_x2_in]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks s_sysclk_x2_in and mii_rx_clk_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks s_sysclk_x2_in] -to [get_clocks mii_rx_clk_i]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks s_sysclk_x2_in and mii_tx_clk_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks s_sysclk_x2_in] -to [get_clocks mii_tx_clk_i]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks mii_rx_clk_i and s_sysclk_x2_in are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_rx_clk_i] -to [get_clocks s_sysclk_x2_in]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks mii_tx_clk_i and s_sysclk_x2_in are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mii_tx_clk_i] -to [get_clocks s_sysclk_x2_in]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks s_sysclk_x2_in and mii_rx_clk_i are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks s_sysclk_x2_in] -to [get_clocks mii_rx_clk_i]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks s_sysclk_x2_in and mii_tx_clk_i are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks s_sysclk_x2_in] -to [get_clocks mii_tx_clk_i]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mii_rx_dv_i relative to clock(s) clk_rx, mii_rx_clk_i
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mii_rxd_i[0] relative to clock(s) clk_rx, mii_rx_clk_i
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on mii_rxd_i[1] relative to clock(s) clk_rx, mii_rx_clk_i
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on mii_rxd_i[2] relative to clock(s) clk_rx, mii_rx_clk_i
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on mii_rxd_i[3] relative to clock(s) clk_rx, mii_rx_clk_i
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on mii_tx_en_o relative to clock(s) clk_tx_mac, mii_tx_clk_i
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on mii_txd_o[0] relative to clock(s) clk_tx_mac, mii_tx_clk_i
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on mii_txd_o[1] relative to clock(s) clk_tx_mac, mii_tx_clk_i
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on mii_txd_o[2] relative to clock(s) clk_tx_mac, mii_tx_clk_i
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on mii_txd_o[3] relative to clock(s) clk_tx_mac, mii_tx_clk_i
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ALPIDE_reader/pin_in_reg cannot be properly analyzed as its control pin ALPIDE_reader/pin_in_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 11 in the Timing Constraints window in Vivado IDE) between clocks clk_rx and clk_tx_mac overrides a set_max_delay -datapath_only (position 3). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 11 in the Timing Constraints window in Vivado IDE) between clocks clk_rx and clk_tx_mac overrides a set_max_delay -datapath_only (position 4). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 11 in the Timing Constraints window in Vivado IDE) between clocks clk_rx and clk_tx_mac overrides a set_max_delay -datapath_only (position 5). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>


