Timing Analyzer report for ANSITerm1
Sat Jul 03 18:10:37 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 14. Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 15. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 16. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 18. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 20. Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 21. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 30. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 31. Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 32. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 33. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 34. Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 35. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 36. Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 37. Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 46. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 47. Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 48. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 49. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 50. Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 51. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 52. Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 53. Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 54. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  12.9%      ;
;     Processor 4            ;  11.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; i_CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                            ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 66.03 MHz  ; 66.03 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 194.36 MHz ; 194.36 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 826.45 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -14.145 ; -2995.059     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.584  ; -203.344      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.210  ; -0.969        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.089 ; 0.000         ;
; i_CLOCK_50                                                                                                            ; 0.432 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.515 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.155 ; -35.826       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.545 ; -3.267        ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.538 ; 0.000         ;
; i_CLOCK_50                                   ; 1.136 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -774.730      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.145 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 15.504     ;
; -14.143 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 15.502     ;
; -14.125 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.486     ;
; -14.123 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 15.484     ;
; -14.121 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.484     ;
; -14.119 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.482     ;
; -14.092 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.310      ; 15.450     ;
; -14.085 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.449     ;
; -14.083 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.447     ;
; -14.072 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.432     ;
; -14.071 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.310      ; 15.429     ;
; -14.068 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.430     ;
; -14.051 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.411     ;
; -14.047 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.409     ;
; -14.040 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 14.850     ;
; -14.032 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.395     ;
; -14.011 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.374     ;
; -13.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 14.790     ;
; -13.977 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 14.789     ;
; -13.961 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.310      ; 15.319     ;
; -13.949 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.188     ; 14.762     ;
; -13.943 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.310      ; 15.301     ;
; -13.941 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.301     ;
; -13.937 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.299     ;
; -13.923 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.283     ;
; -13.919 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.281     ;
; -13.901 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.264     ;
; -13.883 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 15.246     ;
; -13.813 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.173     ;
; -13.793 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.155     ;
; -13.789 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.153     ;
; -13.753 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 15.118     ;
; -13.666 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 15.026     ;
; -13.646 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 15.008     ;
; -13.642 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.006     ;
; -13.616 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 14.416     ;
; -13.609 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.202     ; 14.408     ;
; -13.606 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.971     ;
; -13.533 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 14.343     ;
; -13.532 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 14.342     ;
; -13.466 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 14.826     ;
; -13.461 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.183     ; 14.326     ;
; -13.446 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.808     ;
; -13.442 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.806     ;
; -13.441 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.181     ; 14.308     ;
; -13.437 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.179     ; 14.306     ;
; -13.432 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.796     ;
; -13.406 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.771     ;
; -13.402 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.761     ;
; -13.401 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.178     ; 14.271     ;
; -13.373 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.737     ;
; -13.370 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 14.170     ;
; -13.345 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.706     ;
; -13.343 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.702     ;
; -13.310 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.309      ; 14.667     ;
; -13.304 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.309      ; 14.661     ;
; -13.286 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.647     ;
; -13.280 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.304      ; 14.632     ;
; -13.276 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.640     ;
; -13.274 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.304      ; 14.626     ;
; -13.246 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.605     ;
; -13.223 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.306      ; 14.577     ;
; -13.220 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.309      ; 14.577     ;
; -13.219 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 14.579     ;
; -13.217 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.306      ; 14.571     ;
; -13.214 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 14.026     ;
; -13.214 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.577     ;
; -13.213 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 14.013     ;
; -13.212 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.202     ; 14.011     ;
; -13.209 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.574     ; 13.636     ;
; -13.206 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.570     ;
; -13.203 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.312      ; 14.563     ;
; -13.199 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.561     ;
; -13.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.202     ; 13.996     ;
; -13.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.202     ; 13.996     ;
; -13.195 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.559     ;
; -13.190 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.304      ; 14.542     ;
; -13.189 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.550     ;
; -13.186 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.550     ;
; -13.183 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.314      ; 14.545     ;
; -13.179 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.543     ;
; -13.176 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.535     ;
; -13.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 13.983     ;
; -13.171 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.537     ;
; -13.163 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.526     ;
; -13.159 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.524     ;
; -13.156 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.311      ; 14.515     ;
; -13.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.188     ; 13.958     ;
; -13.143 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.508     ;
; -13.141 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.502     ;
; -13.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 13.952     ;
; -13.137 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 13.947     ;
; -13.133 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.306      ; 14.487     ;
; -13.119 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.480     ;
; -13.113 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 13.925     ;
; -13.112 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 13.912     ;
; -13.108 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.574     ; 13.535     ;
; -13.106 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.318      ; 14.472     ;
; -13.099 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.463     ;
; -13.099 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.313      ; 14.460     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -6.584 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 8.272      ;
; -6.581 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 8.269      ;
; -6.402 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 8.091      ;
; -6.311 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 8.000      ;
; -6.236 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 7.924      ;
; -6.236 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 7.924      ;
; -6.227 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 7.915      ;
; -6.227 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.197      ; 7.915      ;
; -6.174 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 7.863      ;
; -6.174 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 9.129      ;
; -6.159 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.463      ; 9.113      ;
; -6.157 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 7.846      ;
; -6.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 8.128      ;
; -6.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 9.011      ;
; -6.005 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 7.694      ;
; -5.985 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.940      ;
; -5.976 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.931      ;
; -5.874 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.463      ; 8.828      ;
; -5.858 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.813      ;
; -5.819 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.774      ;
; -5.814 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 7.810      ;
; -5.814 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 7.810      ;
; -5.814 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 7.810      ;
; -5.708 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.198      ; 7.397      ;
; -5.707 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.771      ; 8.969      ;
; -5.619 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 7.615      ;
; -5.600 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.555      ;
; -5.559 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.464      ; 8.514      ;
; -5.518 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.515      ;
; -5.341 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.338      ;
; -5.306 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.569      ;
; -5.273 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.270      ;
; -5.256 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.253      ;
; -5.235 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.498      ;
; -5.231 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.228      ;
; -5.230 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.506      ; 7.227      ;
; -5.161 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.424      ;
; -5.161 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.424      ;
; -5.107 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.370      ;
; -5.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.505      ; 7.096      ;
; -4.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.186      ;
; -4.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.186      ;
; -4.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.772      ; 8.186      ;
; -4.836 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.771      ; 8.098      ;
; -4.408 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.463      ; 7.362      ;
; -4.145 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.752      ;
; -4.135 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 4.742      ;
; -4.051 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.763      ; 6.805      ;
; -4.051 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.763      ; 6.805      ;
; -4.042 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.392     ; 4.651      ;
; -3.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.771      ; 7.257      ;
; -3.991 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.392     ; 4.600      ;
; -3.963 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.765      ; 6.719      ;
; -3.963 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.765      ; 6.719      ;
; -3.923 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.531      ;
; -3.898 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.602      ; 5.991      ;
; -3.898 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.602      ; 5.991      ;
; -3.853 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.756      ; 6.600      ;
; -3.851 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.756      ; 6.598      ;
; -3.848 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.756      ; 6.595      ;
; -3.848 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.603      ; 5.942      ;
; -3.846 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.756      ; 6.593      ;
; -3.788 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.603      ; 5.882      ;
; -3.771 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.084      ; 6.893      ;
; -3.753 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.361      ;
; -3.747 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.869      ; 7.107      ;
; -3.735 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.657      ;
; -3.723 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.478      ;
; -3.723 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.478      ;
; -3.723 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.478      ;
; -3.723 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.478      ;
; -3.718 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.326      ;
; -3.717 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.325      ;
; -3.687 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.869      ; 7.047      ;
; -3.681 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.611      ;
; -3.678 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.433      ;
; -3.659 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.414      ;
; -3.656 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.764      ; 6.411      ;
; -3.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.071      ; 6.712      ;
; -3.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.071      ; 6.712      ;
; -3.600 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.064      ; 6.655      ;
; -3.599 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.064      ; 6.654      ;
; -3.596 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.064      ; 6.651      ;
; -3.594 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.064      ; 6.649      ;
; -3.550 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.073      ; 6.614      ;
; -3.550 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.073      ; 6.614      ;
; -3.540 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.463      ;
; -3.539 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.462      ;
; -3.536 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.459      ;
; -3.534 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.457      ;
; -3.514 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.437      ;
; -3.513 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.436      ;
; -3.510 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.433      ;
; -3.508 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.431      ;
; -3.481 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.869      ; 6.841      ;
; -3.455 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.385      ;
; -3.441 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.072      ; 6.504      ;
; -3.441 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.072      ; 6.504      ;
; -3.441 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.072      ; 6.504      ;
; -3.441 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.072      ; 6.504      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.210 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.134      ;
; -0.206 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.130      ;
; -0.195 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.119      ;
; -0.181 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.105      ;
; -0.177 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.713      ; 1.381      ;
; 0.003  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.921      ;
; 0.004  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.920      ;
; 0.014  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.910      ;
; 0.015  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.909      ;
; 0.025  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.899      ;
; 0.026  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.898      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                              ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.089 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.097      ;
; 0.294 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.299      ;
; 0.300 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.308      ;
; 0.300 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.308      ;
; 0.300 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.308      ;
; 0.300 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.308      ;
; 0.335 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.341      ;
; 0.344 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.350      ;
; 0.371 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.377      ;
; 0.375 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.380      ;
; 0.392 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.397      ;
; 0.411 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.419      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.496      ; 3.172      ;
; 0.451 ; bufferedUART:UART|rxBuffer~17              ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.527      ; 3.220      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.496      ; 3.192      ;
; 0.456 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|rxBuffer~13               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[2]         ; bufferedUART:UART|rxReadPointer[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[3]         ; bufferedUART:UART|rxReadPointer[3]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[0]         ; bufferedUART:UART|rxReadPointer[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[4]         ; bufferedUART:UART|rxReadPointer[4]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[5]         ; bufferedUART:UART|rxReadPointer[5]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxReadPointer[1]         ; bufferedUART:UART|rxReadPointer[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.464 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.470      ;
; 0.466 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.472      ;
; 0.486 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.494      ;
; 0.486 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.494      ;
; 0.486 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.494      ;
; 0.486 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.494      ;
; 0.501 ; bufferedUART:UART|rxBuffer~14              ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.527      ; 3.270      ;
; 0.503 ; bufferedUART:UART|rxBuffer~16              ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.526      ; 3.271      ;
; 0.516 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.521      ;
; 0.518 ; bufferedUART:UART|rxBuffer~20              ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.526      ; 3.286      ;
; 0.556 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.564      ;
; 0.601 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.529      ; 3.372      ;
; 0.601 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.529      ; 3.372      ;
; 0.612 ; bufferedUART:UART|rxBuffer~18              ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.526      ; 3.380      ;
; 0.667 ; bufferedUART:UART|rxBuffer~21              ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.527      ; 3.436      ;
; 0.678 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.684      ;
; 0.687 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.330      ;
; 0.697 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.340      ;
; 0.719 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.902      ; 2.363      ;
; 0.735 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.507      ;
; 0.735 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.507      ;
; 0.735 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.507      ;
; 0.735 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.507      ;
; 0.759 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.904      ; 2.405      ;
; 0.777 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.904      ; 2.423      ;
; 0.788 ; bufferedUART:UART|rxBuffer~15              ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.527      ; 3.557      ;
; 0.788 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.796      ;
; 0.820 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.463      ;
; 0.827 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.600      ;
; 0.828 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.834      ;
; 0.839 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.845      ;
; 0.840 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.613      ;
; 0.844 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.850      ;
; 0.848 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.529      ; 3.619      ;
; 0.862 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.867      ;
; 0.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.879      ;
; 0.879 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.887      ;
; 0.893 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[4]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.183      ;
; 0.893 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[6]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.183      ;
; 0.894 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[5]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.184      ;
; 0.897 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.903      ; 2.542      ;
; 0.899 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.902      ; 2.543      ;
; 0.900 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.906      ;
; 0.915 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.688      ;
; 0.915 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.688      ;
; 0.918 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.924      ;
; 0.933 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 3.941      ;
; 0.960 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 3.965      ;
; 0.964 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.737      ;
; 0.971 ; bufferedUART:UART|controlReg[7]            ; bufferedUART:UART|dataOut[7]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.820      ; 1.523      ;
; 0.979 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.531      ; 3.752      ;
; 0.989 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 3.995      ;
; 0.998 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.004      ;
; 1.031 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[2]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.078      ; 1.321      ;
; 1.048 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.902      ; 2.692      ;
; 1.051 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.057      ;
; 1.054 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.060      ;
; 1.057 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.902      ; 2.701      ;
; 1.064 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.707      ;
; 1.083 ; bufferedUART:UART|rxBuffer~19              ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.096      ; 3.421      ;
; 1.104 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.263      ; 4.109      ;
; 1.128 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 4.136      ;
; 1.136 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.904      ; 2.782      ;
; 1.137 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.529      ; 3.908      ;
; 1.149 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.155      ;
; 1.150 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.902      ; 2.794      ;
; 1.152 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.158      ;
; 1.154 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.904      ; 2.800      ;
; 1.158 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.930      ;
; 1.159 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.802      ;
; 1.159 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.802      ;
; 1.161 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.933      ;
; 1.161 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.804      ;
; 1.161 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.901      ; 2.804      ;
; 1.172 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.178      ;
; 1.173 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.266      ; 4.181      ;
; 1.180 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.264      ; 4.186      ;
; 1.183 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.955      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.102      ; 0.746      ;
; 0.442 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.475      ; 1.171      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.461 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.475      ; 1.190      ;
; 0.466 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.758      ;
; 0.471 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.483      ; 1.208      ;
; 0.485 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 0.795      ;
; 0.485 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.483      ; 1.222      ;
; 0.501 ; IOP16:IOP16|w_PC_out[0]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.486      ; 1.241      ;
; 0.502 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.475      ; 1.231      ;
; 0.505 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[0]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.237      ;
; 0.507 ; IOP16:IOP16|w_PC_out[1]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.473      ; 1.234      ;
; 0.520 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.252      ;
; 0.524 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.483      ; 1.261      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.819      ;
; 0.529 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.820      ;
; 0.539 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[7]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.483      ; 1.276      ;
; 0.542 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.475      ; 1.271      ;
; 0.556 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.478      ; 1.288      ;
; 0.557 ; IOP16:IOP16|w_PC_out[3]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.473      ; 1.284      ;
; 0.643 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.934      ;
; 0.644 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.936      ;
; 0.647 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.938      ;
; 0.664 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.975      ;
; 0.673 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.984      ;
; 0.694 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.985      ;
; 0.695 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.987      ;
; 0.701 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.993      ;
; 0.712 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.003      ;
; 0.713 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.005      ;
; 0.715 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.007      ;
; 0.716 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.007      ;
; 0.718 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.010      ;
; 0.720 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.011      ;
; 0.721 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.012      ;
; 0.726 ; ANSIDisplayVGA:ANSIDisplay|param3[3]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[3]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; ANSIDisplayVGA:ANSIDisplay|param3[5]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[5]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; IOP16:IOP16|w_PC_out[8]                                                                                                        ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.018      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.515 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.804      ;
; 0.517 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.806      ;
; 0.530 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.989      ; 1.261      ;
; 0.531 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.820      ;
; 0.532 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.821      ;
; 0.539 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.828      ;
; 0.539 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.828      ;
; 0.696 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.985      ;
; 0.712 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.001      ;
; 0.734 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.023      ;
; 0.737 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.026      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.155 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.078      ;
; -1.155 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.078      ;
; -1.155 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.078      ;
; -1.155 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.078      ;
; -1.155 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.078      ;
; -1.084 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.007      ;
; -1.084 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 2.007      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.920 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.842      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.864 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.786      ;
; -0.781 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.702      ;
; -0.781 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.702      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.668 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.667 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 1.589      ;
; -0.613 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.393      ; 2.007      ;
; -0.613 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.393      ; 2.007      ;
; -0.613 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.393      ; 2.007      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.172      ; 3.708      ;
; -0.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.172      ; 3.708      ;
; -0.545 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.172      ; 3.708      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.164      ; 3.563      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.164      ; 3.563      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.164      ; 3.563      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.164      ; 3.563      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.538 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.522      ; 3.302      ;
; 0.538 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.522      ; 3.302      ;
; 0.538 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.522      ; 3.302      ;
; 0.538 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.522      ; 3.302      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.472      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.472      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.530      ; 3.472      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.136 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.571      ; 1.919      ;
; 1.136 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.571      ; 1.919      ;
; 1.136 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.571      ; 1.919      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.153 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.444      ;
; 1.320 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.612      ;
; 1.320 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.612      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.391 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.683      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.428 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.719      ;
; 1.627 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.919      ;
; 1.627 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.919      ;
; 1.691 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.983      ;
; 1.691 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.983      ;
; 1.691 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.983      ;
; 1.691 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.983      ;
; 1.691 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.983      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 71.15 MHz  ; 71.15 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 212.13 MHz ; 212.13 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 905.8 MHz  ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -13.055 ; -2768.238     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.129  ; -185.593      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.236  ; -0.601        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.103 ; 0.000         ;
; i_CLOCK_50                                                                                                            ; 0.383 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.486 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.006 ; -28.801       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.408 ; -2.320        ;
+----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.321 ; 0.000         ;
; i_CLOCK_50                                   ; 1.000 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -774.772      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -65.620       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.055 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 13.863     ;
; -12.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 13.798     ;
; -12.988 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 13.797     ;
; -12.968 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.278     ;
; -12.964 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 13.775     ;
; -12.952 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.265     ;
; -12.946 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.275      ; 14.260     ;
; -12.924 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 14.241     ;
; -12.884 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 14.194     ;
; -12.868 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.181     ;
; -12.862 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.275      ; 14.176     ;
; -12.855 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 14.164     ;
; -12.840 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 14.157     ;
; -12.839 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.151     ;
; -12.833 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.146     ;
; -12.832 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 14.141     ;
; -12.816 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.128     ;
; -12.811 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.127     ;
; -12.810 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.123     ;
; -12.801 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 14.110     ;
; -12.794 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 14.103     ;
; -12.788 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.104     ;
; -12.785 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.097     ;
; -12.779 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.092     ;
; -12.778 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.090     ;
; -12.772 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.085     ;
; -12.757 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.073     ;
; -12.750 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 14.066     ;
; -12.657 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 13.465     ;
; -12.656 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 13.464     ;
; -12.646 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 13.447     ;
; -12.637 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.200     ; 13.439     ;
; -12.596 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.909     ;
; -12.580 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.896     ;
; -12.574 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.891     ;
; -12.552 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.872     ;
; -12.484 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.200     ; 13.286     ;
; -12.456 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.769     ;
; -12.440 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.756     ;
; -12.434 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.751     ;
; -12.412 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.732     ;
; -12.367 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.534     ; 12.835     ;
; -12.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 13.165     ;
; -12.348 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 13.149     ;
; -12.336 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 13.137     ;
; -12.336 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 13.137     ;
; -12.335 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.200     ; 13.137     ;
; -12.312 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 13.120     ;
; -12.290 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 13.101     ;
; -12.284 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.534     ; 12.752     ;
; -12.275 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.192     ; 13.085     ;
; -12.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 13.070     ;
; -12.254 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 13.063     ;
; -12.241 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.538     ; 12.705     ;
; -12.236 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.556     ;
; -12.219 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.539     ;
; -12.217 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.189     ; 13.067     ;
; -12.215 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.528     ;
; -12.211 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.524     ;
; -12.201 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.186     ; 13.054     ;
; -12.199 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.515     ;
; -12.195 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.185     ; 13.049     ;
; -12.194 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.507     ;
; -12.193 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.510     ;
; -12.180 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 12.991     ;
; -12.179 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 12.988     ;
; -12.173 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.182     ; 13.030     ;
; -12.171 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.192     ; 12.981     ;
; -12.171 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.491     ;
; -12.170 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.200     ; 12.972     ;
; -12.157 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.473     ;
; -12.156 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.538     ; 12.620     ;
; -12.151 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.467     ;
; -12.150 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 12.961     ;
; -12.140 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.456     ;
; -12.136 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.534     ; 12.604     ;
; -12.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 12.935     ;
; -12.126 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 13.435     ;
; -12.125 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.441     ;
; -12.100 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.270      ; 13.409     ;
; -12.097 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.417     ;
; -12.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 12.896     ;
; -12.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.193     ; 12.902     ;
; -12.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.201     ; 12.893     ;
; -12.092 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.538     ; 12.556     ;
; -12.089 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 12.897     ;
; -12.089 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.194     ; 12.897     ;
; -12.078 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.395     ;
; -12.072 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 13.384     ;
; -12.072 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.385     ;
; -12.067 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.191     ; 12.878     ;
; -12.065 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.385     ;
; -12.061 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.378     ;
; -12.054 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.281      ; 13.374     ;
; -12.052 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.365     ;
; -12.046 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 13.358     ;
; -12.040 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.353     ;
; -12.038 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.538     ; 12.502     ;
; -12.037 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.353     ;
; -12.036 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.352     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -6.129 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.739      ;
; -6.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.693      ;
; -5.864 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.474      ;
; -5.851 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.119      ; 7.462      ;
; -5.787 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.397      ;
; -5.787 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.397      ;
; -5.787 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.397      ;
; -5.784 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.394      ;
; -5.784 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.553      ;
; -5.751 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.276      ; 8.519      ;
; -5.745 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 7.601      ;
; -5.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.352      ;
; -5.684 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.294      ;
; -5.650 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.419      ;
; -5.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.380      ;
; -5.573 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.342      ;
; -5.541 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 7.151      ;
; -5.526 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.276      ; 8.294      ;
; -5.459 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.228      ;
; -5.413 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 8.427      ;
; -5.398 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.167      ;
; -5.344 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 7.200      ;
; -5.344 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 7.200      ;
; -5.344 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 7.200      ;
; -5.247 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.118      ; 6.857      ;
; -5.239 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 8.008      ;
; -5.223 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 7.079      ;
; -5.151 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 7.920      ;
; -5.135 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.991      ;
; -4.979 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.835      ;
; -4.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.942      ;
; -4.909 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.765      ;
; -4.886 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.742      ;
; -4.869 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.884      ;
; -4.858 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.714      ;
; -4.834 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.365      ; 6.691      ;
; -4.813 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.828      ;
; -4.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.790      ;
; -4.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.790      ;
; -4.656 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.364      ; 6.512      ;
; -4.551 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.566      ;
; -4.533 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.548      ;
; -4.533 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 7.548      ;
; -4.474 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.522      ; 7.488      ;
; -4.107 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.277      ; 6.876      ;
; -3.740 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.472      ; 5.704      ;
; -3.740 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.472      ; 5.704      ;
; -3.714 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.343     ; 4.373      ;
; -3.708 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.472      ; 5.672      ;
; -3.705 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.343     ; 4.364      ;
; -3.674 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.631      ; 6.797      ;
; -3.673 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.471      ; 5.636      ;
; -3.664 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.523      ; 6.679      ;
; -3.639 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.630      ; 6.761      ;
; -3.618 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 4.276      ;
; -3.578 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.315      ;
; -3.578 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.745      ; 6.315      ;
; -3.570 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.344     ; 4.228      ;
; -3.505 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.744      ; 6.241      ;
; -3.505 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.744      ; 6.241      ;
; -3.502 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.159      ;
; -3.427 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.060     ; 4.369      ;
; -3.415 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.631      ; 6.538      ;
; -3.378 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.312      ;
; -3.345 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.002      ;
; -3.343 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.631      ; 6.466      ;
; -3.342 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.735      ; 6.069      ;
; -3.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.735      ; 6.067      ;
; -3.337 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.735      ; 6.064      ;
; -3.334 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.735      ; 6.061      ;
; -3.331 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.263      ;
; -3.330 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.262      ;
; -3.327 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.259      ;
; -3.325 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.257      ;
; -3.324 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.026      ; 6.379      ;
; -3.308 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 3.965      ;
; -3.307 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 3.964      ;
; -3.306 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.631      ; 6.429      ;
; -3.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 6.039      ;
; -3.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 6.039      ;
; -3.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 6.039      ;
; -3.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 6.039      ;
; -3.283 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.472      ; 5.247      ;
; -3.279 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.211      ;
; -3.278 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.210      ;
; -3.275 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.207      ;
; -3.273 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.205      ;
; -3.210 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.060     ; 4.152      ;
; -3.198 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.981      ; 6.171      ;
; -3.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.981      ; 6.170      ;
; -3.194 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.981      ; 6.167      ;
; -3.192 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.981      ; 6.165      ;
; -3.189 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.991      ; 6.172      ;
; -3.189 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.991      ; 6.172      ;
; -3.188 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 5.923      ;
; -3.187 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.119      ;
; -3.186 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.118      ;
; -3.183 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.115      ;
; -3.181 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.113      ;
; -3.170 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.743      ; 5.905      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.236 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.585      ; 1.313      ;
; -0.104 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.039      ;
; -0.102 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.037      ;
; -0.080 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.015      ;
; -0.079 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.014      ;
; 0.105  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.830      ;
; 0.106  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.829      ;
; 0.115  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.820      ;
; 0.116  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.819      ;
; 0.125  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.810      ;
; 0.125  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.810      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                               ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.103 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.813      ;
; 0.218 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.402      ; 2.845      ;
; 0.230 ; bufferedUART:UART|rxBuffer~17              ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.430      ; 2.885      ;
; 0.235 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.945      ;
; 0.236 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.402      ; 2.863      ;
; 0.280 ; bufferedUART:UART|rxBuffer~16              ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.429      ; 2.934      ;
; 0.280 ; bufferedUART:UART|rxBuffer~14              ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.430      ; 2.935      ;
; 0.281 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.991      ;
; 0.281 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.991      ;
; 0.281 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.991      ;
; 0.281 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 2.991      ;
; 0.285 ; bufferedUART:UART|rxBuffer~20              ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.429      ; 2.939      ;
; 0.289 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.000      ;
; 0.294 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.006      ;
; 0.322 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.033      ;
; 0.335 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.046      ;
; 0.337 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.049      ;
; 0.370 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.989      ; 3.084      ;
; 0.380 ; bufferedUART:UART|rxBuffer~18              ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.429      ; 3.034      ;
; 0.384 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.436      ; 3.045      ;
; 0.384 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.436      ; 3.045      ;
; 0.385 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.098      ;
; 0.401 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.113      ;
; 0.404 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|rxBuffer~13               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[2]         ; bufferedUART:UART|rxReadPointer[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[3]         ; bufferedUART:UART|rxReadPointer[3]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[0]         ; bufferedUART:UART|rxReadPointer[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[4]         ; bufferedUART:UART|rxReadPointer[4]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[5]         ; bufferedUART:UART|rxReadPointer[5]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxReadPointer[1]         ; bufferedUART:UART|rxReadPointer[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.424 ; bufferedUART:UART|rxBuffer~21              ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.083      ;
; 0.439 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 3.149      ;
; 0.439 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 3.149      ;
; 0.439 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 3.149      ;
; 0.439 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 3.149      ;
; 0.453 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.164      ;
; 0.495 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.989      ; 3.209      ;
; 0.506 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.164      ;
; 0.506 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[6]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.164      ;
; 0.506 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[4]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.164      ;
; 0.506 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[2]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.164      ;
; 0.534 ; bufferedUART:UART|rxBuffer~15              ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.435      ; 3.194      ;
; 0.585 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.244      ;
; 0.587 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[1]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.436      ; 3.248      ;
; 0.594 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.253      ;
; 0.601 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.313      ;
; 0.613 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.746      ; 2.084      ;
; 0.625 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.745      ; 2.095      ;
; 0.656 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.745      ; 2.126      ;
; 0.670 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.329      ;
; 0.670 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[3]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.329      ;
; 0.689 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.747      ; 2.161      ;
; 0.704 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.748      ; 2.177      ;
; 0.708 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.367      ;
; 0.709 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.989      ; 3.423      ;
; 0.725 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.438      ;
; 0.727 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.440      ;
; 0.732 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.443      ;
; 0.735 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.744      ; 2.204      ;
; 0.748 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[0]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.434      ; 3.407      ;
; 0.758 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.985      ; 3.468      ;
; 0.759 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.472      ;
; 0.765 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.478      ;
; 0.798 ; bufferedUART:UART|controlReg[7]            ; bufferedUART:UART|dataOut[7]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.866      ; 1.379      ;
; 0.802 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.515      ;
; 0.803 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.747      ; 2.275      ;
; 0.808 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.521      ;
; 0.810 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.746      ; 2.281      ;
; 0.812 ; bufferedUART:UART|rxBuffer~19              ; bufferedUART:UART|dataOut[5]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.033      ; 3.070      ;
; 0.831 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[4]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 1.096      ;
; 0.831 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[6]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 1.096      ;
; 0.833 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[5]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 1.098      ;
; 0.834 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.989      ; 3.548      ;
; 0.848 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.506      ;
; 0.849 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[7]                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.436      ; 3.510      ;
; 0.852 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.510      ;
; 0.856 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.568      ;
; 0.858 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.569      ;
; 0.874 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.532      ;
; 0.878 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.591      ;
; 0.903 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.561      ;
; 0.907 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.565      ;
; 0.908 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.566      ;
; 0.911 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.623      ;
; 0.912 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.570      ;
; 0.921 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.632      ;
; 0.922 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[2]                ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 1.187      ;
; 0.928 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[4]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.586      ;
; 0.929 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.587      ;
; 0.932 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[5]          ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.590      ;
; 0.934 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.592      ;
; 0.939 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.744      ; 2.408      ;
; 0.944 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.745      ; 2.414      ;
; 0.952 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.746      ; 2.423      ;
; 0.954 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxBuffer~13               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.612      ;
; 0.973 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.684      ;
; 0.998 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.989      ; 3.712      ;
; 1.011 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.988      ; 3.724      ;
; 1.021 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.987      ; 3.733      ;
; 1.027 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.986      ; 3.738      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.684      ;
; 0.420 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 1.069      ;
; 0.438 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 1.087      ;
; 0.444 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.098      ;
; 0.456 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.739      ;
; 0.458 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.112      ;
; 0.478 ; IOP16:IOP16|w_PC_out[0]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.427      ; 1.135      ;
; 0.479 ; IOP16:IOP16|w_PC_out[1]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 1.126      ;
; 0.480 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 1.129      ;
; 0.482 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[0]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 1.129      ;
; 0.488 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.754      ;
; 0.492 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 1.139      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.148      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.507 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[7]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.424      ; 1.161      ;
; 0.512 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.419      ; 1.161      ;
; 0.527 ; IOP16:IOP16|w_PC_out[3]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 1.174      ;
; 0.530 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.417      ; 1.177      ;
; 0.588 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.872      ;
; 0.600 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.866      ;
; 0.602 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.869      ;
; 0.623 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.888      ;
; 0.630 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.914      ;
; 0.631 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.897      ;
; 0.634 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.900      ;
; 0.647 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[2]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.913      ;
; 0.649 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.915      ;
; 0.652 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.918      ;
; 0.653 ; IOP16:IOP16|w_PC_out[8]                                                                                                        ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.920      ;
; 0.656 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.921      ;
; 0.659 ; ANSIDisplayVGA:ANSIDisplay|horizCount[10]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|hSync                                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.925      ;
; 0.662 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.928      ;
; 0.664 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.930      ;
; 0.667 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.933      ;
; 0.668 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.935      ;
; 0.669 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.935      ;
; 0.669 ; ANSIDisplayVGA:ANSIDisplay|param3[3]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[3]                                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.936      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.486 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.748      ;
; 0.486 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.748      ;
; 0.498 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.760      ;
; 0.499 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.761      ;
; 0.504 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.766      ;
; 0.505 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.767      ;
; 0.576 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.829      ; 1.130      ;
; 0.649 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.911      ;
; 0.660 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.922      ;
; 0.679 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.941      ;
; 0.682 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.944      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.006 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.939      ;
; -1.006 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.939      ;
; -1.006 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.939      ;
; -1.006 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.939      ;
; -1.006 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.939      ;
; -0.935 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.868      ;
; -0.935 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 1.868      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.730 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.662      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.692 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.624      ;
; -0.617 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.548      ;
; -0.617 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.548      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.509 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.508 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 1.440      ;
; -0.493 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.373      ; 1.868      ;
; -0.493 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.373      ; 1.868      ;
; -0.493 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.373      ; 1.868      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.103      ; 3.503      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.103      ; 3.503      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.103      ; 3.503      ;
; -0.274 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.095      ; 3.361      ;
; -0.274 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.095      ; 3.361      ;
; -0.274 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.095      ; 3.361      ;
; -0.274 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.095      ; 3.361      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.425      ; 2.971      ;
; 0.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.425      ; 2.971      ;
; 0.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.425      ; 2.971      ;
; 0.321 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.425      ; 2.971      ;
; 0.462 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.120      ;
; 0.462 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.120      ;
; 0.462 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.433      ; 3.120      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.000 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.532      ; 1.727      ;
; 1.000 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.532      ; 1.727      ;
; 1.000 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.532      ; 1.727      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.053 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.318      ;
; 1.214 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.480      ;
; 1.214 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.480      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.279 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.545      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.325 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 1.590      ;
; 1.461 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.727      ;
; 1.461 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.727      ;
; 1.524 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.790      ;
; 1.524 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.790      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -5.594 ; -1060.643     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -2.332 ; -65.288       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.347  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+
; i_CLOCK_50                                                                                                            ; 0.153 ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.188 ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.200 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; i_CLOCK_50                                   ; 0.019 ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.114 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.296 ; 0.000         ;
; i_CLOCK_50                                   ; 0.485 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.000 ; -628.910      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.594 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.738      ;
; -5.588 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.732      ;
; -5.583 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.726      ;
; -5.572 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.718      ;
; -5.572 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.715      ;
; -5.566 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.712      ;
; -5.561 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.706      ;
; -5.559 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.707      ;
; -5.553 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.701      ;
; -5.550 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.695      ;
; -5.548 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.695      ;
; -5.544 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.693      ;
; -5.538 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.687      ;
; -5.537 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.684      ;
; -5.533 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.681      ;
; -5.522 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.670      ;
; -5.518 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.661      ;
; -5.512 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.655      ;
; -5.496 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.641      ;
; -5.490 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.635      ;
; -5.483 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.630      ;
; -5.477 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.624      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.616      ;
; -5.462 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.610      ;
; -5.422 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.568      ;
; -5.400 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.548      ;
; -5.387 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.537      ;
; -5.372 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.523      ;
; -5.349 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.495      ;
; -5.327 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.475      ;
; -5.314 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.464      ;
; -5.312 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.116     ; 6.183      ;
; -5.299 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.450      ;
; -5.283 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.429      ;
; -5.264 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.061     ; 6.212      ;
; -5.261 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.409      ;
; -5.257 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.114     ; 6.130      ;
; -5.256 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.114     ; 6.129      ;
; -5.248 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.398      ;
; -5.242 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.059     ; 6.192      ;
; -5.238 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.112     ; 6.113      ;
; -5.233 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.384      ;
; -5.229 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 6.181      ;
; -5.216 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.365      ;
; -5.214 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.056     ; 6.167      ;
; -5.213 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.234     ; 5.966      ;
; -5.209 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.353      ;
; -5.205 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.354      ;
; -5.198 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.342      ;
; -5.184 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.330      ;
; -5.183 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.329      ;
; -5.179 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.323      ;
; -5.174 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.320      ;
; -5.172 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.311      ;
; -5.163 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.309      ;
; -5.162 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.310      ;
; -5.161 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.309      ;
; -5.159 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.303      ;
; -5.152 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.291      ;
; -5.150 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.299      ;
; -5.149 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.297      ;
; -5.149 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.299      ;
; -5.149 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.234     ; 5.902      ;
; -5.148 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.298      ;
; -5.143 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.287      ;
; -5.138 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.286      ;
; -5.137 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.278      ;
; -5.134 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.285      ;
; -5.133 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.142      ; 6.284      ;
; -5.130 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.279      ;
; -5.130 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 5.882      ;
; -5.123 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.267      ;
; -5.117 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.261      ;
; -5.117 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.258      ;
; -5.116 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 5.868      ;
; -5.112 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.255      ;
; -5.110 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.130      ; 6.249      ;
; -5.108 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.254      ;
; -5.098 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.119     ; 5.966      ;
; -5.098 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.247      ;
; -5.097 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.243      ;
; -5.093 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.234     ; 5.846      ;
; -5.092 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.134      ; 6.235      ;
; -5.091 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.135      ; 6.235      ;
; -5.088 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.234      ;
; -5.084 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.236      ;
; -5.083 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.231      ;
; -5.082 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.116     ; 5.953      ;
; -5.082 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.143      ; 6.234      ;
; -5.081 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.116     ; 5.952      ;
; -5.077 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.224      ;
; -5.075 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.223      ;
; -5.075 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.222      ;
; -5.075 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.132      ; 6.216      ;
; -5.070 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.119     ; 5.938      ;
; -5.065 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.235     ; 5.817      ;
; -5.063 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.211      ;
; -5.062 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.141      ; 6.212      ;
; -5.059 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.140      ; 6.208      ;
; -5.056 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.202      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.332 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.348      ;
; -2.307 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.323      ;
; -2.272 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 3.289      ;
; -2.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.285      ;
; -2.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.285      ;
; -2.269 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.285      ;
; -2.218 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 3.235      ;
; -2.209 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.539      ; 3.225      ;
; -2.185 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 3.319      ;
; -2.160 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.748      ;
; -2.159 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 3.176      ;
; -2.155 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 3.172      ;
; -2.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.739      ;
; -2.104 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 3.121      ;
; -2.074 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.662      ;
; -2.049 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.637      ;
; -2.047 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 3.181      ;
; -2.047 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 3.181      ;
; -2.047 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 3.181      ;
; -2.008 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.596      ;
; -2.005 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.228      ; 3.710      ;
; -1.986 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.574      ;
; -1.983 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 3.570      ;
; -1.982 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.540      ; 2.999      ;
; -1.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.566      ;
; -1.934 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 3.068      ;
; -1.903 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.491      ;
; -1.901 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 3.036      ;
; -1.862 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.111      ; 3.450      ;
; -1.843 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 2.978      ;
; -1.835 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 2.970      ;
; -1.811 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 2.946      ;
; -1.788 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 2.923      ;
; -1.771 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.477      ;
; -1.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.658      ; 2.895      ;
; -1.743 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.449      ;
; -1.715 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.421      ;
; -1.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.657      ; 2.839      ;
; -1.681 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.387      ;
; -1.681 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.387      ;
; -1.609 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.315      ;
; -1.591 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.297      ;
; -1.591 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.229      ; 3.297      ;
; -1.572 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.228      ; 3.277      ;
; -1.482 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.686      ;
; -1.481 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.685      ;
; -1.418 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.728      ; 2.623      ;
; -1.389 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.110      ; 2.976      ;
; -1.381 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.585      ;
; -1.333 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.299      ; 3.109      ;
; -1.296 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.298      ; 3.071      ;
; -1.285 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.489      ;
; -1.250 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.299      ; 3.026      ;
; -1.181 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.385      ;
; -1.178 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.228      ; 2.883      ;
; -1.151 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.298      ; 2.926      ;
; -1.140 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.299      ; 2.916      ;
; -1.137 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.721      ; 2.335      ;
; -1.107 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.311      ;
; -1.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.679      ; 2.749      ;
; -1.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.679      ; 2.749      ;
; -1.088 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.728      ; 2.293      ;
; -1.058 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.010      ;
; -1.057 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.009      ;
; -1.055 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.259      ;
; -1.054 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.006      ;
; -1.051 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.003      ;
; -1.041 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.993      ;
; -1.040 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.992      ;
; -1.037 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.989      ;
; -1.034 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.986      ;
; -1.030 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 1.983      ;
; -1.029 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.728      ; 2.234      ;
; -1.028 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.175     ; 1.840      ;
; -1.023 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.026     ; 1.984      ;
; -1.022 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.175     ; 1.834      ;
; -1.017 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.664      ;
; -1.016 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.663      ;
; -1.012 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.659      ;
; -1.010 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.670      ; 2.657      ;
; -1.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.661      ;
; -1.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.661      ;
; -0.999 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.298      ; 2.774      ;
; -0.989 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.941      ;
; -0.988 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.940      ;
; -0.985 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.937      ;
; -0.982 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.934      ;
; -0.974 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.726      ; 2.177      ;
; -0.971 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.115      ; 2.095      ;
; -0.964 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.721      ; 2.162      ;
; -0.963 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.167      ;
; -0.957 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.292      ; 2.726      ;
; -0.955 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.727      ; 2.159      ;
; -0.954 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.765      ;
; -0.954 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.115      ; 2.078      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.607      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.607      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.607      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.678      ; 2.607      ;
; -0.948 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.820      ; 2.767      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.347 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.463      ; 0.593      ;
; 0.479 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.471      ;
; 0.490 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.460      ;
; 0.493 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.457      ;
; 0.503 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.447      ;
; 0.557 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.393      ;
; 0.559 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.391      ;
; 0.563 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.387      ;
; 0.564 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.386      ;
; 0.567 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.383      ;
; 0.567 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.383      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.153 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.478      ;
; 0.162 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[5]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.487      ;
; 0.166 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[6]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.492      ;
; 0.176 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.502      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.507      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[0]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.506      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[7]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.221      ; 0.513      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; IOP16:IOP16|w_PC_out[1]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.514      ;
; 0.191 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.222      ; 0.517      ;
; 0.192 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.511      ;
; 0.194 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; IOP16:IOP16|w_PC_out[0]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 0.524      ;
; 0.195 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.326      ;
; 0.211 ; IOP16:IOP16|w_PC_out[3]                                                                                                        ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_dc34:auto_generated|ram_block1a0~porta_address_reg0                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.534      ;
; 0.216 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[7]                                                                                                        ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.537      ;
; 0.251 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|flipflops[0]                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.378      ;
; 0.254 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.373      ;
; 0.256 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.376      ;
; 0.260 ; bufferedUART:UART|txState.stopBit                                                                                              ; bufferedUART:UART|txState.idle                                                                                                                                           ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.387      ;
; 0.263 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                               ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.383      ;
; 0.269 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                                      ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.274 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; i_CLOCK_50  ; 0.000        ; 1.257      ; 1.750      ;
; 0.275 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|pixelCount[0]                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; IOP16:IOP16|w_PC_out[8]                                                                                                        ; IOP16:IOP16|w_rtnAddr[8]                                                                                                                                                 ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                                ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.396      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                             ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                                   ; i_CLOCK_50                                   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.398      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                              ;
+-------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.188 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[2]         ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[3]         ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[0]         ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[4]         ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[5]         ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxReadPointer[1]         ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.202 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.298      ;
; 0.247 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.005      ; 1.366      ;
; 0.250 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.346      ;
; 0.252 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.005      ; 1.371      ;
; 0.256 ; bufferedUART:UART|rxBuffer~17              ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.023      ; 1.393      ;
; 0.257 ; bufferedUART:UART|rxBuffer~20              ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.023      ; 1.394      ;
; 0.264 ; bufferedUART:UART|rxBuffer~14              ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.023      ; 1.401      ;
; 0.266 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.361      ;
; 0.275 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.371      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.376      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.376      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.376      ;
; 0.279 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.376      ;
; 0.280 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.376      ;
; 0.281 ; bufferedUART:UART|rxBuffer~16              ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.023      ; 1.418      ;
; 0.287 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.382      ;
; 0.288 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.429      ;
; 0.288 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.429      ;
; 0.306 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.402      ;
; 0.308 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.404      ;
; 0.320 ; bufferedUART:UART|rxBuffer~18              ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.023      ; 1.457      ;
; 0.321 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.418      ;
; 0.323 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.485      ; 1.422      ;
; 0.326 ; bufferedUART:UART|rxBuffer~21              ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.025      ; 1.465      ;
; 0.328 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.423      ;
; 0.343 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.484      ;
; 0.349 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.489      ;
; 0.349 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.489      ;
; 0.349 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.489      ;
; 0.349 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.489      ;
; 0.351 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.470      ;
; 0.351 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.470      ;
; 0.352 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.471      ;
; 0.355 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.496      ;
; 0.355 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.452      ;
; 0.355 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.452      ;
; 0.355 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.452      ;
; 0.355 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.452      ;
; 0.369 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.510      ;
; 0.378 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.485      ; 1.477      ;
; 0.384 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.525      ;
; 0.404 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.523      ;
; 0.405 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.501      ;
; 0.418 ; bufferedUART:UART|rxBuffer~15              ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.025      ; 1.557      ;
; 0.426 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.567      ;
; 0.443 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.583      ;
; 0.443 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.583      ;
; 0.445 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.586      ;
; 0.448 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.589      ;
; 0.451 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.592      ;
; 0.453 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.594      ;
; 0.459 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.554      ;
; 0.469 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.566      ;
; 0.473 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.570      ;
; 0.474 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.485      ; 1.573      ;
; 0.477 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.863      ; 0.954      ;
; 0.480 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.621      ;
; 0.483 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.624      ;
; 0.483 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.865      ; 0.962      ;
; 0.485 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.864      ; 0.963      ;
; 0.488 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.629      ;
; 0.490 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.587      ;
; 0.497 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.638      ;
; 0.498 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.595      ;
; 0.498 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.594      ;
; 0.499 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.595      ;
; 0.500 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.641      ;
; 0.500 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.595      ;
; 0.505 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.646      ;
; 0.509 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.628      ;
; 0.509 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.628      ;
; 0.511 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.652      ;
; 0.514 ; bufferedUART:UART|rxBuffer~19              ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.850      ; 1.478      ;
; 0.514 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.655      ;
; 0.519 ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.027      ; 1.660      ;
; 0.528 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.867      ; 1.009      ;
; 0.529 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.168      ; 1.831      ;
; 0.529 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.485      ; 1.628      ;
; 0.537 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.481      ; 1.632      ;
; 0.539 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.867      ; 1.020      ;
; 0.541 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.638      ;
; 0.542 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.864      ; 1.020      ;
; 0.543 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.484      ; 1.641      ;
; 0.548 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.483      ; 1.645      ;
; 0.555 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.651      ;
; 0.562 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.658      ;
; 0.564 ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.168      ; 1.866      ;
; 0.566 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.864      ; 1.044      ;
; 0.576 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.019      ; 1.709      ;
; 0.577 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.482      ; 1.673      ;
; 0.578 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.019      ; 1.711      ;
+-------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.200 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.321      ;
; 0.206 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.331      ;
; 0.272 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.397      ;
; 0.281 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.402      ;
; 0.284 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.405      ;
; 0.296 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.597      ; 0.507      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.019 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 0.934      ;
; 0.019 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 0.934      ;
; 0.019 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 0.934      ;
; 0.019 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 0.934      ;
; 0.019 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 0.934      ;
; 0.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.901      ;
; 0.051 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.901      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.128 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.823      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.159 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.793      ;
; 0.197 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.753      ;
; 0.197 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 0.753      ;
; 0.240 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 0.901      ;
; 0.240 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 0.901      ;
; 0.240 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.154      ; 0.901      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.252 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 0.699      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
; 0.254 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.698      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.114 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.871      ; 1.734      ;
; 0.114 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.871      ; 1.734      ;
; 0.114 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.871      ; 1.734      ;
; 0.196 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.863      ; 1.644      ;
; 0.196 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.863      ; 1.644      ;
; 0.196 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.863      ; 1.644      ;
; 0.196 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.863      ; 1.644      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.018      ; 1.428      ;
; 0.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.018      ; 1.428      ;
; 0.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.018      ; 1.428      ;
; 0.296 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.018      ; 1.428      ;
; 0.353 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.493      ;
; 0.353 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.493      ;
; 0.353 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.026      ; 1.493      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.801      ;
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.801      ;
; 0.485 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.801      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.625      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.626      ;
; 0.560 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.679      ;
; 0.560 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.679      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.706      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.725      ;
; 0.681 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.801      ;
; 0.681 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.801      ;
; 0.706 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.826      ;
; 0.706 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.826      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -14.145   ; 0.089 ; -1.155   ; 0.296   ; -3.201              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -6.584    ; 0.089 ; -0.545   ; 0.296   ; -3.201              ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.236    ; 0.200 ; N/A      ; N/A     ; -1.487              ;
;  i_CLOCK_50                                                                                                            ; -14.145   ; 0.153 ; -1.155   ; 0.485   ; -3.201              ;
; Design-wide TNS                                                                                                        ; -3199.372 ; 0.0   ; -39.093  ; 0.0     ; -856.749            ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -203.344  ; 0.000 ; -3.267   ; 0.000   ; -65.620             ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.969    ; 0.000 ; N/A      ; N/A     ; -16.357             ;
;  i_CLOCK_50                                                                                                            ; -2995.059 ; 0.000 ; -35.826  ; 0.000   ; -774.772            ;
+------------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; utxd1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; urts1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ucts1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; urxd1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20609105 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 270      ; 11500    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 615      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20609105 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 270      ; 11500    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 615      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                ; Clock                                                                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; Base ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Jul 03 18:10:33 2021
Info: Command: quartus_sta ANSITerm1 -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[1] IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.145           -2995.059 i_CLOCK_50 
    Info (332119):    -6.584            -203.344 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.210              -0.969 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.432               0.000 i_CLOCK_50 
    Info (332119):     0.515               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.155             -35.826 i_CLOCK_50 
    Info (332119):    -0.545              -3.267 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.538               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     1.136               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -774.730 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.055           -2768.238 i_CLOCK_50 
    Info (332119):    -6.129            -185.593 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.236              -0.601 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.103               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.383               0.000 i_CLOCK_50 
    Info (332119):     0.486               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.006             -28.801 i_CLOCK_50 
    Info (332119):    -0.408              -2.320 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     1.000               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -774.772 i_CLOCK_50 
    Info (332119):    -3.201             -65.620 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.594           -1060.643 i_CLOCK_50 
    Info (332119):    -2.332             -65.288 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.347               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 i_CLOCK_50 
    Info (332119):     0.188               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.200               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 i_CLOCK_50 
    Info (332119):     0.114               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.485               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -628.910 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -11.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Sat Jul 03 18:10:37 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


