<html><head>
<title>Si4467 rev A0 Registers</title>
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.0-beta1/dist/css/bootstrap.min.css" integrity="sha384-giJF6kkoqNQ00vy+HMDP7azOuL0xtbfIcaT9wjKHr8RbDVddVHyTfAAsrekwKmP1" crossorigin="anonymous">
<style type="text/css">    body { padding: 10px; font-size: 14; }    h1, h2, h3 { padding-top: 20px; }    h4 { padding-top: 10px; }    p { font-size: 14; }     code { font-size: 14; color: black }     table { min-width: 50%; border: 1px solid black; border-spacing: 1px; text-align: center; font-size: 14; }    td { border: 1px solid black; border-spacing: 0px; padding-left: 3px; padding-right: 3px; }    thead { text-align: center; background: #bbd5f0; }    dl { width: 100%; margin-top: 0; margin-bottom: 0; overflow: hidden; }    dt { width: 10%; float: left; text-aling: right }     dd { width: 90%; float: left; }     ul { margin-top: 0; margin-bottom: 0; }     </style>
</head>
<body>
<h1>Si4467 rev A0</h1>
<h2>Table of Contents</h2>
<ul>
<li><a href="#register-map">Register Maps</a></li>
<li><a href="#modules">Peripherals</a></li>
<li><a href="#registers">Registers</a></li>
</ul>
<hr />
<h2><a name="register-map">Register Maps</a></h2>
<ul>
<li><a href="#map-SFR">SFR</a></li>
<li><a href="#map-ACFG">ACFG</a></li>
<li><a href="#map-XREG">XREG</a></li>
</ul>
<hr />
<h3><a name="map-SFR">SFR</a></h3>
<table>
<thead><tr>
<td></td>
<td><code>0</code></td>
<td><code>1</code></td>
<td><code>2</code></td>
<td><code>3</code></td>
<td><code>4</code></td>
<td><code>5</code></td>
<td><code>6</code></td>
<td><code>7</code></td>
</tr></thead>
<tbody>
<tr><td style="hpadding: 4px"><code>80</code></td>
<td></td>
<td><a href="#reg-SP"><code>SP</code></a></td>
<td><a href="#reg-DPL"><code>DPL</code></a></td>
<td><a href="#reg-DPH"><code>DPH</code></a></td>
<td><a href="#reg-SFR_PAGE"><code>SFR_PAGE</code></a></td>
<td><a href="#reg-MCU_ERR"><code>MCU_ERR</code></a></td>
<td><a href="#reg-XPAGE"><code>XPAGE</code></a></td>
<td><a href="#reg-PCON"><code>PCON</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>88</code></td>
<td><a href="#reg-MULT_A3"><code>MULT_A3</code></a></td>
<td><a href="#reg-MULT_A2"><code>MULT_A2</code></a></td>
<td><a href="#reg-MULT_A1"><code>MULT_A1</code></a></td>
<td><a href="#reg-MULT_A0"><code>MULT_A0</code></a></td>
<td><a href="#reg-MULT_B1"><code>MULT_B1</code></a></td>
<td><a href="#reg-MULT_B0"><code>MULT_B0</code></a></td>
<td><a href="#reg-T0CFG"><code>T0CFG</code></a></td>
<td><a href="#reg-T0COUNT"><code>T0COUNT</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>90</code></td>
<td><a href="#reg-MULT_CTRL"><code>MULT_CTRL</code></a></td>
<td><a href="#reg-T1CFG"><code>T1CFG</code></a></td>
<td><a href="#reg-T1COUNT"><code>T1COUNT</code></a></td>
<td><a href="#reg-ACFG_CTRL"><code>ACFG_CTRL</code></a></td>
<td><a href="#reg-ACFG_ADDR"><code>ACFG_ADDR</code></a></td>
<td><a href="#reg-ACFG_DATA"><code>ACFG_DATA</code></a></td>
<td><a href="#reg-DIAG_DIS"><code>DIAG_DIS</code></a></td>
<td><a href="#reg-BIT_SWAP"><code>BIT_SWAP</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>98</code></td>
<td></td>
<td><a href="#reg-BPCTL"><code>BPCTL</code></a></td>
<td><a href="#reg-WPCTL"><code>WPCTL</code></a></td>
<td><a href="#reg-BPL0"><code>BPL0</code></a></td>
<td><a href="#reg-BPH0"><code>BPH0</code></a></td>
<td><a href="#reg-BPL1"><code>BPL1</code></a></td>
<td><a href="#reg-BPH1"><code>BPH1</code></a></td>
<td><a href="#reg-BPL2"><code>BPL2</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>A0</code></td>
<td></td>
<td><a href="#reg-BPH2"><code>BPH2</code></a></td>
<td><a href="#reg-PCL"><code>PCL</code></a></td>
<td><a href="#reg-PCH"><code>PCH</code></a></td>
<td><a href="#reg-DSRFLG"><code>DSRFLG</code></a></td>
<td><a href="#reg-DSRH"><code>DSRH</code></a></td>
<td><a href="#reg-DSROP"><code>DSROP</code></a></td>
<td><a href="#reg-PH_FIFO_ACC"><code>PH_FIFO_ACC</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>A8</code></td>
<td><a href="#reg-IE"><code>IE</code></a></td>
<td><a href="#reg-PH_FIFO_RST"><code>PH_FIFO_RST</code></a></td>
<td><a href="#reg-PH_CNTL_1"><code>PH_CNTL_1</code></a></td>
<td><a href="#reg-PH_CNTL_2"><code>PH_CNTL_2</code></a></td>
<td><a href="#reg-PH_CNTL_3"><code>PH_CNTL_3</code></a></td>
<td><a href="#reg-PH_INT_ENABLE_1"><code>PH_INT_ENABLE_1</code></a></td>
<td><a href="#reg-PH_INT_ENABLE_2"><code>PH_INT_ENABLE_2</code></a></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>B0</code></td>
<td></td>
<td><a href="#reg-NIRQ0"><code>NIRQ0</code></a></td>
<td><a href="#reg-NIRQ1"><code>NIRQ1</code></a></td>
<td><a href="#reg-NIRQ2"><code>NIRQ2</code></a></td>
<td><a href="#reg-NIRQ0_CLR"><code>NIRQ0_CLR</code></a></td>
<td><a href="#reg-NIRQ1_CLR"><code>NIRQ1_CLR</code></a></td>
<td><a href="#reg-NIRQ2_CLR"><code>NIRQ2_CLR</code></a></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>B8</code></td>
<td><a href="#reg-IP"><code>IP</code></a></td>
<td></td>
<td><a href="#reg-PH_INT_STATUS_1"><code>PH_INT_STATUS_1</code></a></td>
<td><a href="#reg-PH_INT_STATUS_2"><code>PH_INT_STATUS_2</code></a></td>
<td><a href="#reg-PH_STATUS_1"><code>PH_STATUS_1</code></a></td>
<td><a href="#reg-PH_STATUS_2"><code>PH_STATUS_2</code></a></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>C0</code></td>
<td><a href="#reg-PK_CTRL"><code>PK_CTRL</code></a></td>
<td><a href="#reg-PK_DIV"><code>PK_DIV</code></a></td>
<td><a href="#reg-PK_STATUS"><code>PK_STATUS</code></a></td>
<td><a href="#reg-PK_STOP"><code>PK_STOP</code></a></td>
<td><a href="#reg-PK_STATE"><code>PK_STATE</code></a></td>
<td><a href="#reg-NIRQ0_RD"><code>NIRQ0_RD</code></a></td>
<td><a href="#reg-NIRQ1_RD"><code>NIRQ1_RD</code></a></td>
<td><a href="#reg-NIRQ2_RD"><code>NIRQ2_RD</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>C8</code></td>
<td><a href="#reg-MODEM_STUS"><code>MODEM_STUS</code></a></td>
<td><a href="#reg-MODEMRPT_EN"><code>MODEMRPT_EN</code></a></td>
<td><a href="#reg-MODEMRPT_STUS"><code>MODEMRPT_STUS</code></a></td>
<td></td>
<td></td>
<td></td>
<td><a href="#reg-MCU_CFG"><code>MCU_CFG</code></a></td>
<td><a href="#reg-MODEM_CTRL"><code>MODEM_CTRL</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>D0</code></td>
<td><a href="#reg-PSW"><code>PSW</code></a></td>
<td><a href="#reg-FIELD_NUM"><code>FIELD_NUM</code></a></td>
<td><a href="#reg-FIELD_LENGTH_1"><code>FIELD_LENGTH_1</code></a></td>
<td><a href="#reg-FIELD_LENGTH_2"><code>FIELD_LENGTH_2</code></a></td>
<td><a href="#reg-FIELD_CONFIG"><code>FIELD_CONFIG</code></a></td>
<td><a href="#reg-FIELD_CRC_CONFIG"><code>FIELD_CRC_CONFIG</code></a></td>
<td><a href="#reg-IQ_CALAMP"><code>IQ_CALAMP</code></a></td>
<td><a href="#reg-IQ_CALPH"><code>IQ_CALPH</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>D8</code></td>
<td></td>
<td><a href="#reg-IRQ"><code>IRQ</code></a></td>
<td><a href="#reg-EIRQ1"><code>EIRQ1</code></a></td>
<td><a href="#reg-EIRQ2"><code>EIRQ2</code></a></td>
<td><a href="#reg-EIE1"><code>EIE1</code></a></td>
<td><a href="#reg-EIE2"><code>EIE2</code></a></td>
<td><a href="#reg-EIP1"><code>EIP1</code></a></td>
<td><a href="#reg-EIP2"><code>EIP2</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>E0</code></td>
<td><a href="#reg-A"><code>A</code></a></td>
<td><a href="#reg-TXDATARATE2"><code>TXDATARATE2</code></a></td>
<td><a href="#reg-TXDATARATE1"><code>TXDATARATE1</code></a></td>
<td><a href="#reg-TXDATARATE0"><code>TXDATARATE0</code></a></td>
<td><a href="#reg-FREQ_DEV2"><code>FREQ_DEV2</code></a></td>
<td><a href="#reg-FREQ_DEV1"><code>FREQ_DEV1</code></a></td>
<td><a href="#reg-FREQ_DEV0"><code>FREQ_DEV0</code></a></td>
<td><a href="#reg-FREQ_OFFSET1"><code>FREQ_OFFSET1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>E8</code></td>
<td><a href="#reg-FREQ_OFFSET0"><code>FREQ_OFFSET0</code></a></td>
<td><a href="#reg-FREQINTE"><code>FREQINTE</code></a></td>
<td><a href="#reg-FREQ_FRAC2"><code>FREQ_FRAC2</code></a></td>
<td><a href="#reg-FREQ_FRAC1"><code>FREQ_FRAC1</code></a></td>
<td><a href="#reg-FREQ_FRAC0"><code>FREQ_FRAC0</code></a></td>
<td><a href="#reg-PHASE_OUT"><code>PHASE_OUT</code></a></td>
<td><a href="#reg-GPIO_TST"><code>GPIO_TST</code></a></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>F0</code></td>
<td><a href="#reg-B"><code>B</code></a></td>
<td><a href="#reg-CIC_NDEC"><code>CIC_NDEC</code></a></td>
<td><a href="#reg-RXOSR1"><code>RXOSR1</code></a></td>
<td><a href="#reg-RXOSR0"><code>RXOSR0</code></a></td>
<td><a href="#reg-BCR_OFFSET2"><code>BCR_OFFSET2</code></a></td>
<td><a href="#reg-BCR_OFFSET1"><code>BCR_OFFSET1</code></a></td>
<td><a href="#reg-BCR_OFFSET0"><code>BCR_OFFSET0</code></a></td>
<td><a href="#reg-BCR_GAIN1"><code>BCR_GAIN1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>F8</code></td>
<td><a href="#reg-BCR_GAIN0"><code>BCR_GAIN0</code></a></td>
<td><a href="#reg-BCR_GEAR"><code>BCR_GEAR</code></a></td>
<td><a href="#reg-RSSI_VAL"><code>RSSI_VAL</code></a></td>
<td></td>
<td><a href="#reg-ANT_RSSI2"><code>ANT_RSSI2</code></a></td>
<td><a href="#reg-ANT_RSSI1"><code>ANT_RSSI1</code></a></td>
<td><a href="#reg-AGC_CTRL1"><code>AGC_CTRL1</code></a></td>
<td><a href="#reg-AGC_CTRL0"><code>AGC_CTRL0</code></a></td>
</tr>
</tbody></table>
<hr />
<h3><a name="map-ACFG">ACFG</a></h3>
<table>
<thead><tr>
<td></td>
<td><code>0</code></td>
<td><code>1</code></td>
<td><code>2</code></td>
<td><code>3</code></td>
</tr></thead>
<tbody>
<tr><td style="hpadding: 4px"><code>00</code></td>
<td><a href="#reg-XOSC_CALCODE"><code>XOSC_CALCODE</code></a></td>
<td><a href="#reg-XOSC_CFG"><code>XOSC_CFG</code></a></td>
<td><a href="#reg-XOSC_CAP"><code>XOSC_CAP</code></a></td>
<td><a href="#reg-VTR_SY_LOAD_ACONFIG0"><code>VTR_SY_LOAD_ACONFIG0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>04</code></td>
<td><a href="#reg-VTR_SY_LOAD_ACONFIG1"><code>VTR_SY_LOAD_ACONFIG1</code></a></td>
<td><a href="#reg-VTR_SY_LOAD_ACONFIG2"><code>VTR_SY_LOAD_ACONFIG2</code></a></td>
<td><a href="#reg-REG_FBDIV_LOAD_ACFG_ANAREG"><code>REG_FBDIV_LOAD_ACFG_ANAREG</code></a></td>
<td><a href="#reg-REG_CPLF_LOAD_ACFG_ANAREG"><code>REG_CPLF_LOAD_ACFG_ANAREG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>08</code></td>
<td><a href="#reg-REG_CLKGEN_LOAD_ACFG_ANAREG"><code>REG_CLKGEN_LOAD_ACFG_ANAREG</code></a></td>
<td><a href="#reg-FBDIV_LOAD_ACFG0"><code>FBDIV_LOAD_ACFG0</code></a></td>
<td><a href="#reg-PFDCP_CONFIG0"><code>PFDCP_CONFIG0</code></a></td>
<td><a href="#reg-PFDCP_CONFIG1"><code>PFDCP_CONFIG1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>0C</code></td>
<td><a href="#reg-LPFILT_LOAD_ACFG_LPFILT0"><code>LPFILT_LOAD_ACFG_LPFILT0</code></a></td>
<td><a href="#reg-LPFILT_LOAD_ACFG_LPFILT1"><code>LPFILT_LOAD_ACFG_LPFILT1</code></a></td>
<td><a href="#reg-LPFILT_LOAD_ACFG_LPFILT2"><code>LPFILT_LOAD_ACFG_LPFILT2</code></a></td>
<td><a href="#reg-LPFILT_LOAD_ACFG_LPFILT3"><code>LPFILT_LOAD_ACFG_LPFILT3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>10</code></td>
<td><a href="#reg-VCO_LOAD_ACFG0"><code>VCO_LOAD_ACFG0</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG1"><code>VCO_LOAD_ACFG1</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG2"><code>VCO_LOAD_ACFG2</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG3"><code>VCO_LOAD_ACFG3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>14</code></td>
<td><a href="#reg-VCO_LOAD_ACFG4"><code>VCO_LOAD_ACFG4</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG5"><code>VCO_LOAD_ACFG5</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG6"><code>VCO_LOAD_ACFG6</code></a></td>
<td><a href="#reg-VCO_LOAD_ACFG7"><code>VCO_LOAD_ACFG7</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>18</code></td>
<td><a href="#reg-CLKGEN_LOAD_ACFG0"><code>CLKGEN_LOAD_ACFG0</code></a></td>
<td><a href="#reg-CLKGEN_LOAD_ACFG1"><code>CLKGEN_LOAD_ACFG1</code></a></td>
<td><a href="#reg-CLKGEN_LOAD_ACFG2"><code>CLKGEN_LOAD_ACFG2</code></a></td>
<td><a href="#reg-VTR_RX_LOAD_ACONFIG0"><code>VTR_RX_LOAD_ACONFIG0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>1C</code></td>
<td><a href="#reg-VTR_RX_LOAD_ACONFIG1"><code>VTR_RX_LOAD_ACONFIG1</code></a></td>
<td><a href="#reg-VTR_RX_LOAD_ACONFIG2"><code>VTR_RX_LOAD_ACONFIG2</code></a></td>
<td><a href="#reg-REG_RXFE_LOAD_ACFG_ANAREG"><code>REG_RXFE_LOAD_ACFG_ANAREG</code></a></td>
<td><a href="#reg-REG_ADC_LOAD_ACFG_ANAREG"><code>REG_ADC_LOAD_ACFG_ANAREG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>20</code></td>
<td><a href="#reg-LNA_GAINCFG"><code>LNA_GAINCFG</code></a></td>
<td><a href="#reg-LNA_CONFIG"><code>LNA_CONFIG</code></a></td>
<td><a href="#reg-LNA_BIAS"><code>LNA_BIAS</code></a></td>
<td><a href="#reg-MIX_CNTRL"><code>MIX_CNTRL</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>24</code></td>
<td><a href="#reg-MIX_DCOC"><code>MIX_DCOC</code></a></td>
<td><a href="#reg-PGA_PGA_GAIN"><code>PGA_PGA_GAIN</code></a></td>
<td><a href="#reg-PGA_PGA_CONF1"><code>PGA_PGA_CONF1</code></a></td>
<td><a href="#reg-PGA_PGA_CONF2"><code>PGA_PGA_CONF2</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>28</code></td>
<td><a href="#reg-ADC_ADC_CTRL"><code>ADC_ADC_CTRL</code></a></td>
<td><a href="#reg-ADC_VTR_CAL"><code>ADC_VTR_CAL</code></a></td>
<td><a href="#reg-ADC_ADC_CAL"><code>ADC_ADC_CAL</code></a></td>
<td><a href="#reg-RFPKD_CAL_CTRL"><code>RFPKD_CAL_CTRL</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>2C</code></td>
<td><a href="#reg-RFPKD_OCAL0"><code>RFPKD_OCAL0</code></a></td>
<td><a href="#reg-RFPKD_OCAL1"><code>RFPKD_OCAL1</code></a></td>
<td><a href="#reg-RFPKD_OCAL2"><code>RFPKD_OCAL2</code></a></td>
<td><a href="#reg-RFPKD_OCAL3"><code>RFPKD_OCAL3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>30</code></td>
<td><a href="#reg-RFPKD_THRESHOLDS"><code>RFPKD_THRESHOLDS</code></a></td>
<td><a href="#reg-IFPKD_CONTROL"><code>IFPKD_CONTROL</code></a></td>
<td><a href="#reg-IFPKD_THRESHOLDS"><code>IFPKD_THRESHOLDS</code></a></td>
<td><a href="#reg-TXRAMP_LOAD_ACFG"><code>TXRAMP_LOAD_ACFG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>34</code></td>
<td><a href="#reg-VTR_TX_LOAD_ACONFIG0"><code>VTR_TX_LOAD_ACONFIG0</code></a></td>
<td><a href="#reg-VTR_TX_LOAD_ACONFIG1"><code>VTR_TX_LOAD_ACONFIG1</code></a></td>
<td><a href="#reg-VTR_TX_LOAD_ACONFIG2"><code>VTR_TX_LOAD_ACONFIG2</code></a></td>
<td><a href="#reg-REG_TX1_LOAD_ACFG_TXREG"><code>REG_TX1_LOAD_ACFG_TXREG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>38</code></td>
<td><a href="#reg-REG_TX2_LOAD_ACFG_TXREG"><code>REG_TX2_LOAD_ACFG_TXREG</code></a></td>
<td><a href="#reg-PA_DDAC"><code>PA_DDAC</code></a></td>
<td><a href="#reg-PA_PDA"><code>PA_PDA</code></a></td>
<td><a href="#reg-PA_PDO"><code>PA_PDO</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>3C</code></td>
<td><a href="#reg-PA_RMSDET"><code>PA_RMSDET</code></a></td>
<td><a href="#reg-PA_APC_REF"><code>PA_APC_REF</code></a></td>
<td><a href="#reg-PA_ENABLES"><code>PA_ENABLES</code></a></td>
<td><a href="#reg-PA_APC_MODE"><code>PA_APC_MODE</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>40</code></td>
<td><a href="#reg-PA_OB"><code>PA_OB</code></a></td>
<td><a href="#reg-PA_ESD"><code>PA_ESD</code></a></td>
<td><a href="#reg-PA_SC"><code>PA_SC</code></a></td>
<td><a href="#reg-PA_OVCLAMP"><code>PA_OVCLAMP</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>44</code></td>
<td><a href="#reg-PA_CAPCODE"><code>PA_CAPCODE</code></a></td>
<td><a href="#reg-PA_RESCODE"><code>PA_RESCODE</code></a></td>
<td><a href="#reg-PA_TC"><code>PA_TC</code></a></td>
<td><a href="#reg-REFCAL_LOAD_ACONFIG_REFCA"><code>REFCAL_LOAD_ACONFIG_REFCA</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>48</code></td>
<td><a href="#reg-CPOTP_CP_CONTROL"><code>CPOTP_CP_CONTROL</code></a></td>
<td><a href="#reg-LBD_LOAD_ACONFIG0"><code>LBD_LOAD_ACONFIG0</code></a></td>
<td><a href="#reg-LBD_LOAD_ACONFIG1"><code>LBD_LOAD_ACONFIG1</code></a></td>
<td><a href="#reg-AUXADC_CON0"><code>AUXADC_CON0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>4C</code></td>
<td><a href="#reg-AUXADC_CON1"><code>AUXADC_CON1</code></a></td>
<td><a href="#reg-XO32K_LOAD_ACFG"><code>XO32K_LOAD_ACFG</code></a></td>
<td><a href="#reg-RC32K_LOAD_ACFG0"><code>RC32K_LOAD_ACFG0</code></a></td>
<td><a href="#reg-RC32K_LOAD_ACFG1"><code>RC32K_LOAD_ACFG1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50</code></td>
<td><a href="#reg-RC32K_LOAD_ACFG2"><code>RC32K_LOAD_ACFG2</code></a></td>
<td><a href="#reg-BG_DIG_LOAD_ACFG_BG"><code>BG_DIG_LOAD_ACFG_BG</code></a></td>
<td><a href="#reg-REG_RAM_LOAD_ACFG_RAMREG"><code>REG_RAM_LOAD_ACFG_RAMREG</code></a></td>
<td><a href="#reg-REG_DIG_LOAD_ACFG_DIGREG"><code>REG_DIG_LOAD_ACFG_DIGREG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>54</code></td>
<td><a href="#reg-BOSC_LOAD_ACFG0"><code>BOSC_LOAD_ACFG0</code></a></td>
<td><a href="#reg-CLKBUF_DIVIDER_SETTING"><code>CLKBUF_DIVIDER_SETTING</code></a></td>
<td><a href="#reg-CLKBUF_DRIVER_SETTING"><code>CLKBUF_DRIVER_SETTING</code></a></td>
<td><a href="#reg-CLKBUF_OFFSET_SETTING"><code>CLKBUF_OFFSET_SETTING</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>58</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>5C</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>60</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>64</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>68</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>6C</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>70</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>74</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>78</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>7C</code></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>80</code></td>
<td><a href="#reg-XOSC_LOAD_TESTA"><code>XOSC_LOAD_TESTA</code></a></td>
<td><a href="#reg-VTR_SY_LOAD_TESTA_VTR"><code>VTR_SY_LOAD_TESTA_VTR</code></a></td>
<td><a href="#reg-REG_FBDIV_LOAD_TESTA_ANAREG"><code>REG_FBDIV_LOAD_TESTA_ANAREG</code></a></td>
<td><a href="#reg-REG_CPLF_LOAD_TESTA_ANAREG"><code>REG_CPLF_LOAD_TESTA_ANAREG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>84</code></td>
<td><a href="#reg-REG_CLKGEN_LOAD_TESTA_ANAREG"><code>REG_CLKGEN_LOAD_TESTA_ANAREG</code></a></td>
<td></td>
<td><a href="#reg-PFDCP_TEST_CONFIG2"><code>PFDCP_TEST_CONFIG2</code></a></td>
<td><a href="#reg-PFDCP_TEST_CONFIG3"><code>PFDCP_TEST_CONFIG3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>88</code></td>
<td><a href="#reg-LPFILT_LOAD_TESTA_LPFILT"><code>LPFILT_LOAD_TESTA_LPFILT</code></a></td>
<td><a href="#reg-VCO_LOAD_TESTA_VCO"><code>VCO_LOAD_TESTA_VCO</code></a></td>
<td></td>
<td><a href="#reg-VTR_RX_LOAD_TESTA_VTR"><code>VTR_RX_LOAD_TESTA_VTR</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>8C</code></td>
<td><a href="#reg-REG_RXFE_LOAD_TESTA_ANAREG"><code>REG_RXFE_LOAD_TESTA_ANAREG</code></a></td>
<td><a href="#reg-REG_ADC_LOAD_TESTA_ANAREG"><code>REG_ADC_LOAD_TESTA_ANAREG</code></a></td>
<td><a href="#reg-LNA_TEST"><code>LNA_TEST</code></a></td>
<td><a href="#reg-MIX_TESTA"><code>MIX_TESTA</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>90</code></td>
<td><a href="#reg-PGA_PGA_TEST"><code>PGA_PGA_TEST</code></a></td>
<td><a href="#reg-PGA_PGA_TEST_DIFF"><code>PGA_PGA_TEST_DIFF</code></a></td>
<td><a href="#reg-ADC_VTR_TEST"><code>ADC_VTR_TEST</code></a></td>
<td><a href="#reg-ADC_ADC_TEST"><code>ADC_ADC_TEST</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>94</code></td>
<td><a href="#reg-RFPKD_TEST"><code>RFPKD_TEST</code></a></td>
<td></td>
<td></td>
<td><a href="#reg-RCAL_LOAD_TESTA_RCAL"><code>RCAL_LOAD_TESTA_RCAL</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>98</code></td>
<td><a href="#reg-VTR_TX_LOAD_TESTA_VTR"><code>VTR_TX_LOAD_TESTA_VTR</code></a></td>
<td><a href="#reg-REG_TX1_LOAD_TESTA_TXREG"><code>REG_TX1_LOAD_TESTA_TXREG</code></a></td>
<td><a href="#reg-REG_TX2_LOAD_TESTA_TXREG"><code>REG_TX2_LOAD_TESTA_TXREG</code></a></td>
<td><a href="#reg-PA_APC_DIAGA"><code>PA_APC_DIAGA</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>9C</code></td>
<td><a href="#reg-PA_BIAS_DIAGA"><code>PA_BIAS_DIAGA</code></a></td>
<td></td>
<td><a href="#reg-REFCAL_LOAD_TESTA_REFCAL"><code>REFCAL_LOAD_TESTA_REFCAL</code></a></td>
<td><a href="#reg-CPOTP_LOAD_TESTA_CP"><code>CPOTP_LOAD_TESTA_CP</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>A0</code></td>
<td><a href="#reg-LBD_LOAD_TESTA_ANAREG"><code>LBD_LOAD_TESTA_ANAREG</code></a></td>
<td><a href="#reg-AUXADC_TEST"><code>AUXADC_TEST</code></a></td>
<td><a href="#reg-XO32K_LOAD_TESTA"><code>XO32K_LOAD_TESTA</code></a></td>
<td><a href="#reg-RC32K_LOAD_TESTA"><code>RC32K_LOAD_TESTA</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>A4</code></td>
<td><a href="#reg-BG_DIG_LOAD_TESTA_BG"><code>BG_DIG_LOAD_TESTA_BG</code></a></td>
<td><a href="#reg-REG_RAM_LOAD_TESTA_RAMREG"><code>REG_RAM_LOAD_TESTA_RAMREG</code></a></td>
<td><a href="#reg-REG_DIG_LOAD_TESTA_DIGREG"><code>REG_DIG_LOAD_TESTA_DIGREG</code></a></td>
<td></td>
</tr>
</tbody></table>
<hr />
<h3><a name="map-XREG">XREG</a></h3>
<table>
<thead><tr>
<td></td>
<td><code>0</code></td>
<td><code>1</code></td>
<td><code>2</code></td>
<td><code>3</code></td>
<td><code>4</code></td>
<td><code>5</code></td>
<td><code>6</code></td>
<td><code>7</code></td>
</tr></thead>
<tbody>
<tr><td style="hpadding: 4px"><code>5000</code></td>
<td><a href="#reg-CLKGEN_CFG0"><code>CLKGEN_CFG0</code></a></td>
<td><a href="#reg-CLKGEN_CFG1"><code>CLKGEN_CFG1</code></a></td>
<td><a href="#reg-CLKGEN_SW_RST"><code>CLKGEN_SW_RST</code></a></td>
<td><a href="#reg-CLKGEN_OVR_EN0"><code>CLKGEN_OVR_EN0</code></a></td>
<td><a href="#reg-CLKGEN_OVR_VAL0"><code>CLKGEN_OVR_VAL0</code></a></td>
<td><a href="#reg-CLKGEN_OVR_EN1"><code>CLKGEN_OVR_EN1</code></a></td>
<td><a href="#reg-CLKGEN_OVR_VAL1"><code>CLKGEN_OVR_VAL1</code></a></td>
<td><a href="#reg-CLKGEN_SYS_RST"><code>CLKGEN_SYS_RST</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5008</code></td>
<td><a href="#reg-CLKGEN_RC_CAL"><code>CLKGEN_RC_CAL</code></a></td>
<td><a href="#reg-CLK_GEN_DIV"><code>CLK_GEN_DIV</code></a></td>
<td><a href="#reg-RX1CHFLTCOE13"><code>RX1CHFLTCOE13</code></a></td>
<td><a href="#reg-RX1CHFLTCOE12"><code>RX1CHFLTCOE12</code></a></td>
<td><a href="#reg-RX1CHFLTCOE11"><code>RX1CHFLTCOE11</code></a></td>
<td><a href="#reg-RX1CHFLTCOE10"><code>RX1CHFLTCOE10</code></a></td>
<td><a href="#reg-RX1CHFLTCOE9"><code>RX1CHFLTCOE9</code></a></td>
<td><a href="#reg-RX1CHFLTCOE8"><code>RX1CHFLTCOE8</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5010</code></td>
<td><a href="#reg-RX1CHFLTCOE7"><code>RX1CHFLTCOE7</code></a></td>
<td><a href="#reg-RX1CHFLTCOE6"><code>RX1CHFLTCOE6</code></a></td>
<td><a href="#reg-RX1CHFLTCOE5"><code>RX1CHFLTCOE5</code></a></td>
<td><a href="#reg-RX1CHFLTCOE4"><code>RX1CHFLTCOE4</code></a></td>
<td><a href="#reg-RX1CHFLTCOE3"><code>RX1CHFLTCOE3</code></a></td>
<td><a href="#reg-RX1CHFLTCOE2"><code>RX1CHFLTCOE2</code></a></td>
<td><a href="#reg-RX1CHFLTCOE1"><code>RX1CHFLTCOE1</code></a></td>
<td><a href="#reg-RX1CHFLTCOE0"><code>RX1CHFLTCOE0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5018</code></td>
<td><a href="#reg-RX1CHFLTCOEM0"><code>RX1CHFLTCOEM0</code></a></td>
<td><a href="#reg-RX1CHFLTCOEM1"><code>RX1CHFLTCOEM1</code></a></td>
<td><a href="#reg-RX1CHFLTCOEM2"><code>RX1CHFLTCOEM2</code></a></td>
<td><a href="#reg-RX1CHFLTCOEM3"><code>RX1CHFLTCOEM3</code></a></td>
<td><a href="#reg-RX2CHFLTCOE13"><code>RX2CHFLTCOE13</code></a></td>
<td><a href="#reg-RX2CHFLTCOE12"><code>RX2CHFLTCOE12</code></a></td>
<td><a href="#reg-RX2CHFLTCOE11"><code>RX2CHFLTCOE11</code></a></td>
<td><a href="#reg-RX2CHFLTCOE10"><code>RX2CHFLTCOE10</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5020</code></td>
<td><a href="#reg-RX2CHFLTCOE9"><code>RX2CHFLTCOE9</code></a></td>
<td><a href="#reg-RX2CHFLTCOE8"><code>RX2CHFLTCOE8</code></a></td>
<td><a href="#reg-RX2CHFLTCOE7"><code>RX2CHFLTCOE7</code></a></td>
<td><a href="#reg-RX2CHFLTCOE6"><code>RX2CHFLTCOE6</code></a></td>
<td><a href="#reg-RX2CHFLTCOE5"><code>RX2CHFLTCOE5</code></a></td>
<td><a href="#reg-RX2CHFLTCOE4"><code>RX2CHFLTCOE4</code></a></td>
<td><a href="#reg-RX2CHFLTCOE3"><code>RX2CHFLTCOE3</code></a></td>
<td><a href="#reg-RX2CHFLTCOE2"><code>RX2CHFLTCOE2</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5028</code></td>
<td><a href="#reg-RX2CHFLTCOE1"><code>RX2CHFLTCOE1</code></a></td>
<td><a href="#reg-RX2CHFLTCOE0"><code>RX2CHFLTCOE0</code></a></td>
<td><a href="#reg-RX2CHFLTCOEM0"><code>RX2CHFLTCOEM0</code></a></td>
<td><a href="#reg-RX2CHFLTCOEM1"><code>RX2CHFLTCOEM1</code></a></td>
<td><a href="#reg-RX2CHFLTCOEM2"><code>RX2CHFLTCOEM2</code></a></td>
<td><a href="#reg-RX2CHFLTCOEM3"><code>RX2CHFLTCOEM3</code></a></td>
<td><a href="#reg-AFC_GEAR"><code>AFC_GEAR</code></a></td>
<td><a href="#reg-AFC_TIMING"><code>AFC_TIMING</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5030</code></td>
<td><a href="#reg-AFC_GAIN1"><code>AFC_GAIN1</code></a></td>
<td><a href="#reg-AFC_GAIN0"><code>AFC_GAIN0</code></a></td>
<td><a href="#reg-AFC_LIMITER1"><code>AFC_LIMITER1</code></a></td>
<td><a href="#reg-AFC_LIMITER0"><code>AFC_LIMITER0</code></a></td>
<td><a href="#reg-AFC_READ1"><code>AFC_READ1</code></a></td>
<td><a href="#reg-AFC_READ0"><code>AFC_READ0</code></a></td>
<td><a href="#reg-OOK_CNT1"><code>OOK_CNT1</code></a></td>
<td><a href="#reg-SPIKE_THD"><code>SPIKE_THD</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5038</code></td>
<td><a href="#reg-OOK_PK"><code>OOK_PK</code></a></td>
<td><a href="#reg-OOK_BLOPK"><code>OOK_BLOPK</code></a></td>
<td><a href="#reg-ZEROIFOFFSET"><code>ZEROIFOFFSET</code></a></td>
<td><a href="#reg-RSSI_THRD"><code>RSSI_THRD</code></a></td>
<td><a href="#reg-PHC4GFSK1"><code>PHC4GFSK1</code></a></td>
<td><a href="#reg-PHC4GFSK0"><code>PHC4GFSK0</code></a></td>
<td><a href="#reg-THD4GFSK1"><code>THD4GFSK1</code></a></td>
<td><a href="#reg-THD4GFSK0"><code>THD4GFSK0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5040</code></td>
<td><a href="#reg-CODE4GFSK"><code>CODE4GFSK</code></a></td>
<td><a href="#reg-RAW_CTRL1"><code>RAW_CTRL1</code></a></td>
<td><a href="#reg-RAW_CTRL0"><code>RAW_CTRL0</code></a></td>
<td><a href="#reg-SCH_PRD"><code>SCH_PRD</code></a></td>
<td><a href="#reg-ANT_MODE"><code>ANT_MODE</code></a></td>
<td><a href="#reg-DC_CAL4"><code>DC_CAL4</code></a></td>
<td><a href="#reg-DC_CAL3"><code>DC_CAL3</code></a></td>
<td><a href="#reg-DC_CAL2"><code>DC_CAL2</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5048</code></td>
<td><a href="#reg-DC_CAL1"><code>DC_CAL1</code></a></td>
<td><a href="#reg-DC_CAL0"><code>DC_CAL0</code></a></td>
<td><a href="#reg-DC_EST3"><code>DC_EST3</code></a></td>
<td><a href="#reg-DC_EST2"><code>DC_EST2</code></a></td>
<td><a href="#reg-DC_EST1"><code>DC_EST1</code></a></td>
<td><a href="#reg-DC_EST0"><code>DC_EST0</code></a></td>
<td><a href="#reg-MDM_CTRL"><code>MDM_CTRL</code></a></td>
<td><a href="#reg-AGC_OVERRIDE3"><code>AGC_OVERRIDE3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5050</code></td>
<td><a href="#reg-AGC_OVERRIDE2"><code>AGC_OVERRIDE2</code></a></td>
<td><a href="#reg-AGC_OVERRIDE1"><code>AGC_OVERRIDE1</code></a></td>
<td><a href="#reg-AGC_OVERRIDE0"><code>AGC_OVERRIDE0</code></a></td>
<td><a href="#reg-LNA_PGA_MAX"><code>LNA_PGA_MAX</code></a></td>
<td><a href="#reg-RSSIJMPTHD"><code>RSSIJMPTHD</code></a></td>
<td><a href="#reg-RSSI_COMP"><code>RSSI_COMP</code></a></td>
<td><a href="#reg-PMDETTHD"><code>PMDETTHD</code></a></td>
<td><a href="#reg-INVPMDET_THD"><code>INVPMDET_THD</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5058</code></td>
<td><a href="#reg-TXFLTCOE8"><code>TXFLTCOE8</code></a></td>
<td><a href="#reg-TXFLTCOE7"><code>TXFLTCOE7</code></a></td>
<td><a href="#reg-TXFLTCOE6"><code>TXFLTCOE6</code></a></td>
<td><a href="#reg-TXFLTCOE5"><code>TXFLTCOE5</code></a></td>
<td><a href="#reg-TXFLTCOE4"><code>TXFLTCOE4</code></a></td>
<td><a href="#reg-TXFLTCOE3"><code>TXFLTCOE3</code></a></td>
<td><a href="#reg-TXFLTCOE2"><code>TXFLTCOE2</code></a></td>
<td><a href="#reg-TXFLTCOE1"><code>TXFLTCOE1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5060</code></td>
<td><a href="#reg-TXFLTCOE0"><code>TXFLTCOE0</code></a></td>
<td><a href="#reg-TXNCOMOD3"><code>TXNCOMOD3</code></a></td>
<td><a href="#reg-TXNCOMOD2"><code>TXNCOMOD2</code></a></td>
<td><a href="#reg-TXNCOMOD1"><code>TXNCOMOD1</code></a></td>
<td><a href="#reg-TXNCOMOD0"><code>TXNCOMOD0</code></a></td>
<td><a href="#reg-IF_FREQ2"><code>IF_FREQ2</code></a></td>
<td><a href="#reg-IF_FREQ1"><code>IF_FREQ1</code></a></td>
<td><a href="#reg-IF_FREQ0"><code>IF_FREQ0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5068</code></td>
<td><a href="#reg-DSM_CTRL"><code>DSM_CTRL</code></a></td>
<td><a href="#reg-DMA_RST"><code>DMA_RST</code></a></td>
<td><a href="#reg-DMA_WROFF_LSBS"><code>DMA_WROFF_LSBS</code></a></td>
<td><a href="#reg-DMA_RDOFF_LSBS"><code>DMA_RDOFF_LSBS</code></a></td>
<td><a href="#reg-DMA_WROFF_MSBS"><code>DMA_WROFF_MSBS</code></a></td>
<td><a href="#reg-DMA_CFG"><code>DMA_CFG</code></a></td>
<td><a href="#reg-DMA_RDOFF_MSBS"><code>DMA_RDOFF_MSBS</code></a></td>
<td><a href="#reg-DMARD_VALID"><code>DMARD_VALID</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5070</code></td>
<td><a href="#reg-CMD_BUFF0"><code>CMD_BUFF0</code></a></td>
<td><a href="#reg-CMD_BUFF1"><code>CMD_BUFF1</code></a></td>
<td><a href="#reg-CMD_BUFF2"><code>CMD_BUFF2</code></a></td>
<td><a href="#reg-CMD_BUFF3"><code>CMD_BUFF3</code></a></td>
<td><a href="#reg-CMD_BUFF4"><code>CMD_BUFF4</code></a></td>
<td><a href="#reg-CMD_BUFF5"><code>CMD_BUFF5</code></a></td>
<td><a href="#reg-CMD_BUFF6"><code>CMD_BUFF6</code></a></td>
<td><a href="#reg-CMD_BUFF7"><code>CMD_BUFF7</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5078</code></td>
<td><a href="#reg-CMD_BUFF8"><code>CMD_BUFF8</code></a></td>
<td><a href="#reg-CMD_BUFF9"><code>CMD_BUFF9</code></a></td>
<td><a href="#reg-CMD_BUFF10"><code>CMD_BUFF10</code></a></td>
<td><a href="#reg-CMD_BUFF11"><code>CMD_BUFF11</code></a></td>
<td><a href="#reg-CMD_BUFF12"><code>CMD_BUFF12</code></a></td>
<td><a href="#reg-CMD_BUFF13"><code>CMD_BUFF13</code></a></td>
<td><a href="#reg-CMD_BUFF14"><code>CMD_BUFF14</code></a></td>
<td><a href="#reg-CMD_BUFF15"><code>CMD_BUFF15</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5080</code></td>
<td><a href="#reg-FAST_RES_A"><code>FAST_RES_A</code></a></td>
<td><a href="#reg-FAST_RES_B"><code>FAST_RES_B</code></a></td>
<td><a href="#reg-FAST_RES_C"><code>FAST_RES_C</code></a></td>
<td><a href="#reg-FAST_RES_D"><code>FAST_RES_D</code></a></td>
<td><a href="#reg-CTS"><code>CTS</code></a></td>
<td><a href="#reg-SPI_STATUS"><code>SPI_STATUS</code></a></td>
<td><a href="#reg-CURR_OPCODE"><code>CURR_OPCODE</code></a></td>
<td><a href="#reg-DMAWR_WRPNT_LSB"><code>DMAWR_WRPNT_LSB</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5088</code></td>
<td><a href="#reg-DMARD_WRPNT_LSB"><code>DMARD_WRPNT_LSB</code></a></td>
<td><a href="#reg-DMA_WRPNT_MSBS"><code>DMA_WRPNT_MSBS</code></a></td>
<td><a href="#reg-DMAWR_BASE_LSB"><code>DMAWR_BASE_LSB</code></a></td>
<td><a href="#reg-DMARD_BASE_LSB"><code>DMARD_BASE_LSB</code></a></td>
<td><a href="#reg-DMA_BASE_MSBS"><code>DMA_BASE_MSBS</code></a></td>
<td><a href="#reg-DMAWR_LIMIT_LSB"><code>DMAWR_LIMIT_LSB</code></a></td>
<td><a href="#reg-DMARD_LIMIT_LSB"><code>DMARD_LIMIT_LSB</code></a></td>
<td><a href="#reg-DMARD_LIMIT_MSB"><code>DMARD_LIMIT_MSB</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5090</code></td>
<td></td>
<td><a href="#reg-SPI_CMD_STATUS"><code>SPI_CMD_STATUS</code></a></td>
<td><a href="#reg-DMAWR_LIMIT_MSB"><code>DMAWR_LIMIT_MSB</code></a></td>
<td><a href="#reg-VCO_CNT1"><code>VCO_CNT1</code></a></td>
<td><a href="#reg-VCO_CNT0"><code>VCO_CNT0</code></a></td>
<td><a href="#reg-W_SIZE"><code>W_SIZE</code></a></td>
<td><a href="#reg-VCO_CAP1"><code>VCO_CAP1</code></a></td>
<td><a href="#reg-VCO_CAP0"><code>VCO_CAP0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5098</code></td>
<td><a href="#reg-V_CFG"><code>V_CFG</code></a></td>
<td><a href="#reg-IO_SEL0"><code>IO_SEL0</code></a></td>
<td><a href="#reg-IO_SEL1"><code>IO_SEL1</code></a></td>
<td><a href="#reg-IO_SEL2"><code>IO_SEL2</code></a></td>
<td><a href="#reg-IO_SEL3"><code>IO_SEL3</code></a></td>
<td><a href="#reg-IO_SDO"><code>IO_SDO</code></a></td>
<td><a href="#reg-IO_NIRQ"><code>IO_NIRQ</code></a></td>
<td><a href="#reg-ANT_CFG"><code>ANT_CFG</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50A0</code></td>
<td><a href="#reg-DIR_TX_DATA_SEL"><code>DIR_TX_DATA_SEL</code></a></td>
<td><a href="#reg-IO_ASEL"><code>IO_ASEL</code></a></td>
<td><a href="#reg-HV_GPIO0_CTRL"><code>HV_GPIO0_CTRL</code></a></td>
<td><a href="#reg-HV_GPIO1_CTRL"><code>HV_GPIO1_CTRL</code></a></td>
<td><a href="#reg-HV_GPIO2_CTRL"><code>HV_GPIO2_CTRL</code></a></td>
<td><a href="#reg-HV_GPIO3_CTRL"><code>HV_GPIO3_CTRL</code></a></td>
<td><a href="#reg-HV_SDO_CTRL"><code>HV_SDO_CTRL</code></a></td>
<td><a href="#reg-HV_NIRQ_CTRL"><code>HV_NIRQ_CTRL</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50A8</code></td>
<td><a href="#reg-HV_IOIN_READ"><code>HV_IOIN_READ</code></a></td>
<td><a href="#reg-HV_IOOUT_READ"><code>HV_IOOUT_READ</code></a></td>
<td><a href="#reg-HV_MISC0_CTRL"><code>HV_MISC0_CTRL</code></a></td>
<td><a href="#reg-HV_MISC1_CTRL"><code>HV_MISC1_CTRL</code></a></td>
<td><a href="#reg-HV_MISC2_CTRL"><code>HV_MISC2_CTRL</code></a></td>
<td><a href="#reg-HV_SDO_IDLE"><code>HV_SDO_IDLE</code></a></td>
<td><a href="#reg-TEST_GPIO0"><code>TEST_GPIO0</code></a></td>
<td><a href="#reg-TEST_GPIO1"><code>TEST_GPIO1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50B0</code></td>
<td><a href="#reg-TEST_GPIO2"><code>TEST_GPIO2</code></a></td>
<td><a href="#reg-TEST_NIRQ"><code>TEST_NIRQ</code></a></td>
<td><a href="#reg-TEST_GPIO3"><code>TEST_GPIO3</code></a></td>
<td><a href="#reg-TEST_SDO"><code>TEST_SDO</code></a></td>
<td><a href="#reg-MOD_4FSK_PH_2FSK"><code>MOD_4FSK_PH_2FSK</code></a></td>
<td><a href="#reg-CRC1_POLYNOM_1"><code>CRC1_POLYNOM_1</code></a></td>
<td><a href="#reg-CRC1_POLYNOM_2"><code>CRC1_POLYNOM_2</code></a></td>
<td><a href="#reg-CRC1_SEED_1"><code>CRC1_SEED_1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50B8</code></td>
<td><a href="#reg-CRC1_SEED_2"><code>CRC1_SEED_2</code></a></td>
<td><a href="#reg-CRC1_RESULT_1"><code>CRC1_RESULT_1</code></a></td>
<td><a href="#reg-CRC1_RESULT_2"><code>CRC1_RESULT_2</code></a></td>
<td><a href="#reg-CRC2_POLYNOM_1"><code>CRC2_POLYNOM_1</code></a></td>
<td><a href="#reg-CRC2_POLYNOM_2"><code>CRC2_POLYNOM_2</code></a></td>
<td><a href="#reg-CRC2_POLYNOM_3"><code>CRC2_POLYNOM_3</code></a></td>
<td><a href="#reg-CRC2_POLYNOM_4"><code>CRC2_POLYNOM_4</code></a></td>
<td><a href="#reg-CRC2_SEED_1"><code>CRC2_SEED_1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50C0</code></td>
<td><a href="#reg-CRC2_SEED_2"><code>CRC2_SEED_2</code></a></td>
<td><a href="#reg-CRC2_SEED_3"><code>CRC2_SEED_3</code></a></td>
<td><a href="#reg-CRC2_SEED_4"><code>CRC2_SEED_4</code></a></td>
<td><a href="#reg-CRC2_RESULT_1"><code>CRC2_RESULT_1</code></a></td>
<td><a href="#reg-CRC2_RESULT_2"><code>CRC2_RESULT_2</code></a></td>
<td><a href="#reg-CRC2_RESULT_3"><code>CRC2_RESULT_3</code></a></td>
<td><a href="#reg-CRC2_RESULT_4"><code>CRC2_RESULT_4</code></a></td>
<td><a href="#reg-PN_POLYNOM_1"><code>PN_POLYNOM_1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50C8</code></td>
<td><a href="#reg-PN_POLYNOM_2"><code>PN_POLYNOM_2</code></a></td>
<td><a href="#reg-PN_SEED_1"><code>PN_SEED_1</code></a></td>
<td><a href="#reg-PN_SEED_2"><code>PN_SEED_2</code></a></td>
<td><a href="#reg-PN_BIT_NUM_TO_USE"><code>PN_BIT_NUM_TO_USE</code></a></td>
<td><a href="#reg-PREAM_LENGTH"><code>PREAM_LENGTH</code></a></td>
<td><a href="#reg-PREAM_CONFIG_1"><code>PREAM_CONFIG_1</code></a></td>
<td><a href="#reg-PREAM_CONFIG_2"><code>PREAM_CONFIG_2</code></a></td>
<td><a href="#reg-PREAM_WORD_1"><code>PREAM_WORD_1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50D0</code></td>
<td><a href="#reg-PREAM_WORD_2"><code>PREAM_WORD_2</code></a></td>
<td><a href="#reg-PREAM_WORD_3"><code>PREAM_WORD_3</code></a></td>
<td><a href="#reg-PREAM_WORD_4"><code>PREAM_WORD_4</code></a></td>
<td><a href="#reg-SYNC_CONFIG"><code>SYNC_CONFIG</code></a></td>
<td><a href="#reg-SYNC1_WORD_1"><code>SYNC1_WORD_1</code></a></td>
<td><a href="#reg-SYNC1_WORD_2"><code>SYNC1_WORD_2</code></a></td>
<td><a href="#reg-SYNC1_WORD_3"><code>SYNC1_WORD_3</code></a></td>
<td><a href="#reg-SYNC1_WORD_4"><code>SYNC1_WORD_4</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50D8</code></td>
<td><a href="#reg-PH_TEST"><code>PH_TEST</code></a></td>
<td><a href="#reg-SY_CTL1"><code>SY_CTL1</code></a></td>
<td><a href="#reg-SY_CTL2"><code>SY_CTL2</code></a></td>
<td><a href="#reg-TX_CTL"><code>TX_CTL</code></a></td>
<td><a href="#reg-RXFE_CTL"><code>RXFE_CTL</code></a></td>
<td><a href="#reg-BP_CTL1"><code>BP_CTL1</code></a></td>
<td><a href="#reg-BP_CTL2"><code>BP_CTL2</code></a></td>
<td><a href="#reg-ANA_MISC1"><code>ANA_MISC1</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50E0</code></td>
<td><a href="#reg-ANA_MISC2"><code>ANA_MISC2</code></a></td>
<td><a href="#reg-ANA_MISC3"><code>ANA_MISC3</code></a></td>
<td><a href="#reg-ANA_MISC4"><code>ANA_MISC4</code></a></td>
<td><a href="#reg-LV_SPARE1"><code>LV_SPARE1</code></a></td>
<td><a href="#reg-LV_SPARE2"><code>LV_SPARE2</code></a></td>
<td><a href="#reg-FREQ_CTN0"><code>FREQ_CTN0</code></a></td>
<td><a href="#reg-FREQ_CTN1"><code>FREQ_CTN1</code></a></td>
<td><a href="#reg-CNT_VAL0"><code>CNT_VAL0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50E8</code></td>
<td><a href="#reg-CNT_VAL1"><code>CNT_VAL1</code></a></td>
<td><a href="#reg-CNT_EN_STAT"><code>CNT_EN_STAT</code></a></td>
<td><a href="#reg-AUXADC"><code>AUXADC</code></a></td>
<td><a href="#reg-AUXDAT0"><code>AUXDAT0</code></a></td>
<td><a href="#reg-AUXDAT1"><code>AUXDAT1</code></a></td>
<td><a href="#reg-RAWSARDAT"><code>RAWSARDAT</code></a></td>
<td><a href="#reg-SEQ_CFG0"><code>SEQ_CFG0</code></a></td>
<td><a href="#reg-CNT_TH0"><code>CNT_TH0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50F0</code></td>
<td><a href="#reg-CNT_TH1"><code>CNT_TH1</code></a></td>
<td><a href="#reg-SEQ_CFG3"><code>SEQ_CFG3</code></a></td>
<td><a href="#reg-WUT_EN_CTRL"><code>WUT_EN_CTRL</code></a></td>
<td><a href="#reg-WUT_INT_CTRL"><code>WUT_INT_CTRL</code></a></td>
<td><a href="#reg-WUT_M_LSB"><code>WUT_M_LSB</code></a></td>
<td><a href="#reg-WUT_M_MSB"><code>WUT_M_MSB</code></a></td>
<td><a href="#reg-WUT_R"><code>WUT_R</code></a></td>
<td><a href="#reg-DIR_MODE_CFG0"><code>DIR_MODE_CFG0</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>50F8</code></td>
<td><a href="#reg-DIR_MODE_RDBK"><code>DIR_MODE_RDBK</code></a></td>
<td><a href="#reg-ARRIVAL_CTRL"><code>ARRIVAL_CTRL</code></a></td>
<td><a href="#reg-ARRIVAL_THD"><code>ARRIVAL_THD</code></a></td>
<td><a href="#reg-ONE_SHOT_AFC"><code>ONE_SHOT_AFC</code></a></td>
<td><a href="#reg-ARR_QUAL"><code>ARR_QUAL</code></a></td>
<td><a href="#reg-NIRQ0_MASK"><code>NIRQ0_MASK</code></a></td>
<td><a href="#reg-NIRQ1_MASK"><code>NIRQ1_MASK</code></a></td>
<td><a href="#reg-NIRQ2_MASK"><code>NIRQ2_MASK</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5100</code></td>
<td><a href="#reg-MCSTAT"><code>MCSTAT</code></a></td>
<td><a href="#reg-MCMD"><code>MCMD</code></a></td>
<td><a href="#reg-RADDRLO"><code>RADDRLO</code></a></td>
<td><a href="#reg-RADDRMD"><code>RADDRMD</code></a></td>
<td><a href="#reg-WADDRLO"><code>WADDRLO</code></a></td>
<td><a href="#reg-WADDRMD"><code>WADDRMD</code></a></td>
<td><a href="#reg-MMDATA"><code>MMDATA</code></a></td>
<td><a href="#reg-SBDATA"><code>SBDATA</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5108</code></td>
<td><a href="#reg-MSIZELO"><code>MSIZELO</code></a></td>
<td><a href="#reg-MSIZEHI"><code>MSIZEHI</code></a></td>
<td><a href="#reg-NVTIM0"><code>NVTIM0</code></a></td>
<td><a href="#reg-NVTIM1"><code>NVTIM1</code></a></td>
<td><a href="#reg-NVTIM2"><code>NVTIM2</code></a></td>
<td><a href="#reg-SYNC2_WORD_1"><code>SYNC2_WORD_1</code></a></td>
<td><a href="#reg-SYNC2_WORD_2"><code>SYNC2_WORD_2</code></a></td>
<td><a href="#reg-SYNC2_WORD_3"><code>SYNC2_WORD_3</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5110</code></td>
<td><a href="#reg-SYNC2_WORD_4"><code>SYNC2_WORD_4</code></a></td>
<td><a href="#reg-SYNC_LEN_CONFIG"><code>SYNC_LEN_CONFIG</code></a></td>
<td><a href="#reg-ARRIVAL_RSSI"><code>ARRIVAL_RSSI</code></a></td>
<td><a href="#reg-RSSI_MUTE"><code>RSSI_MUTE</code></a></td>
<td><a href="#reg-RSSI_THRD_BL"><code>RSSI_THRD_BL</code></a></td>
<td><a href="#reg-RESERVE_CTRL"><code>RESERVE_CTRL</code></a></td>
<td></td>
<td></td>
</tr>
<tr><td style="hpadding: 4px"><code>5118</code></td>
<td></td>
<td></td>
<td><a href="#reg-SEQ_CFG2"><code>SEQ_CFG2</code></a></td>
<td><a href="#reg-SEQ_CFG1"><code>SEQ_CFG1</code></a></td>
<td><a href="#reg-FIELD_CONFIG2"><code>FIELD_CONFIG2</code></a></td>
<td><a href="#reg-DUTY_CYCLING"><code>DUTY_CYCLING</code></a></td>
<td><a href="#reg-NDEC2_AGC"><code>NDEC2_AGC</code></a></td>
<td><a href="#reg-PK_DECAY"><code>PK_DECAY</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5120</code></td>
<td><a href="#reg-BPL3"><code>BPL3</code></a></td>
<td><a href="#reg-BPH3"><code>BPH3</code></a></td>
<td><a href="#reg-BPL4"><code>BPL4</code></a></td>
<td><a href="#reg-BPH4"><code>BPH4</code></a></td>
<td><a href="#reg-BPL5"><code>BPL5</code></a></td>
<td><a href="#reg-BPH5"><code>BPH5</code></a></td>
<td><a href="#reg-BPL6"><code>BPL6</code></a></td>
<td><a href="#reg-BPH6"><code>BPH6</code></a></td>
</tr>
<tr><td style="hpadding: 4px"><code>5128</code></td>
<td><a href="#reg-BPL7"><code>BPL7</code></a></td>
<td><a href="#reg-BPH7"><code>BPH7</code></a></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody></table>
<hr />
<h2><a name="modules">Peripherals</a></h2>
<ul>
<li><a href="#mod-ACFG">ACFG</a></li>
<li><a href="#mod-ADC">ADC</a></li>
<li><a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a></li>
<li><a href="#mod-AUXADC">AUXADC</a></li>
<li><a href="#mod-AUXADC_DIG">AUXADC_DIG</a></li>
<li><a href="#mod-BOSC">BOSC</a></li>
<li><a href="#mod-BREAKPOINTS">BREAKPOINTS</a></li>
<li><a href="#mod-CLK_GEN">CLK_GEN</a></li>
<li><a href="#mod-CLK_GEN_ACFG">CLK_GEN_ACFG</a></li>
<li><a href="#mod-CPOTP">CPOTP</a></li>
<li><a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a></li>
<li><a href="#mod-DIR_OFF_MODE">DIR_OFF_MODE</a></li>
<li><a href="#mod-FBDIV">FBDIV</a></li>
<li><a href="#mod-GPIO_CTRL">GPIO_CTRL</a></li>
<li><a href="#mod-INTERRUPTS">INTERRUPTS</a></li>
<li><a href="#mod-LBD">LBD</a></li>
<li><a href="#mod-LNA">LNA</a></li>
<li><a href="#mod-MCU_CORE">MCU_CORE</a></li>
<li><a href="#mod-MCU_TIMER">MCU_TIMER</a></li>
<li><a href="#mod-MEMCTL">MEMCTL</a></li>
<li><a href="#mod-MIXER">MIXER</a></li>
<li><a href="#mod-MODEM">MODEM</a></li>
<li><a href="#mod-MULT_SEQ">MULT_SEQ</a></li>
<li><a href="#mod-PA">PA</a></li>
<li><a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a></li>
<li><a href="#mod-PFDCP">PFDCP</a></li>
<li><a href="#mod-PGA">PGA</a></li>
<li><a href="#mod-PKDET">PKDET</a></li>
<li><a href="#mod-PK_TRACE">PK_TRACE</a></li>
<li><a href="#mod-RC32K">RC32K</a></li>
<li><a href="#mod-RCAL">RCAL</a></li>
<li><a href="#mod-RC_CAL">RC_CAL</a></li>
<li><a href="#mod-REFS">REFS</a></li>
<li><a href="#mod-REGS">REGS</a></li>
<li><a href="#mod-SEQUENCER">SEQUENCER</a></li>
<li><a href="#mod-SFR_REGS">SFR_REGS</a></li>
<li><a href="#mod-SPI">SPI</a></li>
<li><a href="#mod-SPI_DMA">SPI_DMA</a></li>
<li><a href="#mod-SY_LPF">SY_LPF</a></li>
<li><a href="#mod-SY_VCO">SY_VCO</a></li>
<li><a href="#mod-VCO_COUNT">VCO_COUNT</a></li>
<li><a href="#mod-WUT">WUT</a></li>
<li><a href="#mod-XO">XO</a></li>
<li><a href="#mod-XO32K">XO32K</a></li>
</ul>
<hr />
<h3><a name="mod-ACFG">ACFG</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-ACFG_ADDR"><code>ACFG_ADDR</code></a>
</li>
<li>
<a href="#reg-ACFG_CTRL"><code>ACFG_CTRL</code></a>
</li>
<li>
<a href="#reg-ACFG_DATA"><code>ACFG_DATA</code></a>
</li>
<li>
<a href="#reg-DIAG_DIS"><code>DIAG_DIS</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-ADC">ADC</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-ADC_ADC_CAL"><code>ADC_ADC_CAL</code></a>
</li>
<li>
<a href="#reg-ADC_ADC_CTRL"><code>ADC_ADC_CTRL</code></a>
</li>
<li>
<a href="#reg-ADC_ADC_TEST"><code>ADC_ADC_TEST</code></a>
</li>
<li>
<a href="#reg-ADC_VTR_CAL"><code>ADC_VTR_CAL</code></a>
</li>
<li>
<a href="#reg-ADC_VTR_TEST"><code>ADC_VTR_TEST</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-ANALOG_CTRL">ANALOG_CTRL</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-ANA_MISC1"><code>ANA_MISC1</code></a>
</li>
<li>
<a href="#reg-ANA_MISC2"><code>ANA_MISC2</code></a>
</li>
<li>
<a href="#reg-ANA_MISC3"><code>ANA_MISC3</code></a>
</li>
<li>
<a href="#reg-ANA_MISC4"><code>ANA_MISC4</code></a>
</li>
<li>
<a href="#reg-BP_CTL1"><code>BP_CTL1</code></a>
</li>
<li>
<a href="#reg-BP_CTL2"><code>BP_CTL2</code></a>
</li>
<li>
<a href="#reg-LV_SPARE1"><code>LV_SPARE1</code></a>
</li>
<li>
<a href="#reg-LV_SPARE2"><code>LV_SPARE2</code></a>
</li>
<li>
<a href="#reg-RXFE_CTL"><code>RXFE_CTL</code></a>
</li>
<li>
<a href="#reg-SY_CTL1"><code>SY_CTL1</code></a>
</li>
<li>
<a href="#reg-SY_CTL2"><code>SY_CTL2</code></a>
</li>
<li>
<a href="#reg-TX_CTL"><code>TX_CTL</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-AUXADC">AUXADC</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-AUXADC_CON0"><code>AUXADC_CON0</code></a>
</li>
<li>
<a href="#reg-AUXADC_CON1"><code>AUXADC_CON1</code></a>
</li>
<li>
<a href="#reg-AUXADC_TEST"><code>AUXADC_TEST</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-AUXADC_DIG">AUXADC_DIG</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-AUXADC"><code>AUXADC</code></a>
</li>
<li>
<a href="#reg-AUXDAT0"><code>AUXDAT0</code></a>
</li>
<li>
<a href="#reg-AUXDAT1"><code>AUXDAT1</code></a>
</li>
<li>
<a href="#reg-RAWSARDAT"><code>RAWSARDAT</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-BOSC">BOSC</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-BOSC_LOAD_ACFG0"><code>BOSC_LOAD_ACFG0</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-BREAKPOINTS">BREAKPOINTS</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-BPCTL"><code>BPCTL</code></a>
</li>
<li>
<a href="#reg-BPH0"><code>BPH0</code></a>
</li>
<li>
<a href="#reg-BPH1"><code>BPH1</code></a>
</li>
<li>
<a href="#reg-BPH2"><code>BPH2</code></a>
</li>
<li>
<a href="#reg-BPH3"><code>BPH3</code></a>
</li>
<li>
<a href="#reg-BPH4"><code>BPH4</code></a>
</li>
<li>
<a href="#reg-BPH5"><code>BPH5</code></a>
</li>
<li>
<a href="#reg-BPH6"><code>BPH6</code></a>
</li>
<li>
<a href="#reg-BPH7"><code>BPH7</code></a>
</li>
<li>
<a href="#reg-BPL0"><code>BPL0</code></a>
</li>
<li>
<a href="#reg-BPL1"><code>BPL1</code></a>
</li>
<li>
<a href="#reg-BPL2"><code>BPL2</code></a>
</li>
<li>
<a href="#reg-BPL3"><code>BPL3</code></a>
</li>
<li>
<a href="#reg-BPL4"><code>BPL4</code></a>
</li>
<li>
<a href="#reg-BPL5"><code>BPL5</code></a>
</li>
<li>
<a href="#reg-BPL6"><code>BPL6</code></a>
</li>
<li>
<a href="#reg-BPL7"><code>BPL7</code></a>
</li>
<li>
<a href="#reg-DSRFLG"><code>DSRFLG</code></a>
</li>
<li>
<a href="#reg-DSRH"><code>DSRH</code></a>
</li>
<li>
<a href="#reg-DSROP"><code>DSROP</code></a>
</li>
<li>
<a href="#reg-PCH"><code>PCH</code></a>
</li>
<li>
<a href="#reg-PCL"><code>PCL</code></a>
</li>
<li>
<a href="#reg-WPCTL"><code>WPCTL</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-CLK_GEN">CLK_GEN</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CLKGEN_CFG0"><code>CLKGEN_CFG0</code></a>
</li>
<li>
<a href="#reg-CLKGEN_CFG1"><code>CLKGEN_CFG1</code></a>
</li>
<li>
<a href="#reg-CLKGEN_OVR_EN0"><code>CLKGEN_OVR_EN0</code></a>
</li>
<li>
<a href="#reg-CLKGEN_OVR_EN1"><code>CLKGEN_OVR_EN1</code></a>
</li>
<li>
<a href="#reg-CLKGEN_OVR_VAL0"><code>CLKGEN_OVR_VAL0</code></a>
</li>
<li>
<a href="#reg-CLKGEN_OVR_VAL1"><code>CLKGEN_OVR_VAL1</code></a>
</li>
<li>
<a href="#reg-CLKGEN_RC_CAL"><code>CLKGEN_RC_CAL</code></a>
</li>
<li>
<a href="#reg-CLKGEN_SW_RST"><code>CLKGEN_SW_RST</code></a>
</li>
<li>
<a href="#reg-CLKGEN_SYS_RST"><code>CLKGEN_SYS_RST</code></a>
</li>
<li>
<a href="#reg-CLK_GEN_DIV"><code>CLK_GEN_DIV</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-CLK_GEN_ACFG">CLK_GEN_ACFG</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CLKGEN_LOAD_ACFG0"><code>CLKGEN_LOAD_ACFG0</code></a>
</li>
<li>
<a href="#reg-CLKGEN_LOAD_ACFG1"><code>CLKGEN_LOAD_ACFG1</code></a>
</li>
<li>
<a href="#reg-CLKGEN_LOAD_ACFG2"><code>CLKGEN_LOAD_ACFG2</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-CPOTP">CPOTP</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CPOTP_CP_CONTROL"><code>CPOTP_CP_CONTROL</code></a>
</li>
<li>
<a href="#reg-CPOTP_LOAD_TESTA_CP"><code>CPOTP_LOAD_TESTA_CP</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-DIG_TEST_MUX">DIG_TEST_MUX</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-GPIO_TST"><code>GPIO_TST</code></a>
</li>
<li>
<a href="#reg-TEST_GPIO0"><code>TEST_GPIO0</code></a>
</li>
<li>
<a href="#reg-TEST_GPIO1"><code>TEST_GPIO1</code></a>
</li>
<li>
<a href="#reg-TEST_GPIO2"><code>TEST_GPIO2</code></a>
</li>
<li>
<a href="#reg-TEST_GPIO3"><code>TEST_GPIO3</code></a>
</li>
<li>
<a href="#reg-TEST_NIRQ"><code>TEST_NIRQ</code></a>
</li>
<li>
<a href="#reg-TEST_SDO"><code>TEST_SDO</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-DIR_OFF_MODE">DIR_OFF_MODE</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-DIR_MODE_CFG0"><code>DIR_MODE_CFG0</code></a>
</li>
<li>
<a href="#reg-DIR_MODE_RDBK"><code>DIR_MODE_RDBK</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-FBDIV">FBDIV</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-FBDIV_LOAD_ACFG0"><code>FBDIV_LOAD_ACFG0</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-GPIO_CTRL">GPIO_CTRL</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-ANT_CFG"><code>ANT_CFG</code></a>
</li>
<li>
<a href="#reg-DIR_TX_DATA_SEL"><code>DIR_TX_DATA_SEL</code></a>
</li>
<li>
<a href="#reg-HV_GPIO0_CTRL"><code>HV_GPIO0_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_GPIO1_CTRL"><code>HV_GPIO1_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_GPIO2_CTRL"><code>HV_GPIO2_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_GPIO3_CTRL"><code>HV_GPIO3_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_IOIN_READ"><code>HV_IOIN_READ</code></a>
</li>
<li>
<a href="#reg-HV_IOOUT_READ"><code>HV_IOOUT_READ</code></a>
</li>
<li>
<a href="#reg-HV_MISC0_CTRL"><code>HV_MISC0_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_MISC1_CTRL"><code>HV_MISC1_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_MISC2_CTRL"><code>HV_MISC2_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_NIRQ_CTRL"><code>HV_NIRQ_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_SDO_CTRL"><code>HV_SDO_CTRL</code></a>
</li>
<li>
<a href="#reg-HV_SDO_IDLE"><code>HV_SDO_IDLE</code></a>
</li>
<li>
<a href="#reg-IO_ASEL"><code>IO_ASEL</code></a>
</li>
<li>
<a href="#reg-IO_NIRQ"><code>IO_NIRQ</code></a>
</li>
<li>
<a href="#reg-IO_SDO"><code>IO_SDO</code></a>
</li>
<li>
<a href="#reg-IO_SEL0"><code>IO_SEL0</code></a>
</li>
<li>
<a href="#reg-IO_SEL1"><code>IO_SEL1</code></a>
</li>
<li>
<a href="#reg-IO_SEL2"><code>IO_SEL2</code></a>
</li>
<li>
<a href="#reg-IO_SEL3"><code>IO_SEL3</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-INTERRUPTS">INTERRUPTS</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-EIE1"><code>EIE1</code></a>
</li>
<li>
<a href="#reg-EIE2"><code>EIE2</code></a>
</li>
<li>
<a href="#reg-EIP1"><code>EIP1</code></a>
</li>
<li>
<a href="#reg-EIP2"><code>EIP2</code></a>
</li>
<li>
<a href="#reg-EIRQ1"><code>EIRQ1</code></a>
</li>
<li>
<a href="#reg-EIRQ2"><code>EIRQ2</code></a>
</li>
<li>
<a href="#reg-IE"><code>IE</code></a>
</li>
<li>
<a href="#reg-IP"><code>IP</code></a>
</li>
<li>
<a href="#reg-IRQ"><code>IRQ</code></a>
</li>
<li>
<a href="#reg-NIRQ0"><code>NIRQ0</code></a>
</li>
<li>
<a href="#reg-NIRQ0_CLR"><code>NIRQ0_CLR</code></a>
</li>
<li>
<a href="#reg-NIRQ0_MASK"><code>NIRQ0_MASK</code></a>
</li>
<li>
<a href="#reg-NIRQ0_RD"><code>NIRQ0_RD</code></a>
</li>
<li>
<a href="#reg-NIRQ1"><code>NIRQ1</code></a>
</li>
<li>
<a href="#reg-NIRQ1_CLR"><code>NIRQ1_CLR</code></a>
</li>
<li>
<a href="#reg-NIRQ1_MASK"><code>NIRQ1_MASK</code></a>
</li>
<li>
<a href="#reg-NIRQ1_RD"><code>NIRQ1_RD</code></a>
</li>
<li>
<a href="#reg-NIRQ2"><code>NIRQ2</code></a>
</li>
<li>
<a href="#reg-NIRQ2_CLR"><code>NIRQ2_CLR</code></a>
</li>
<li>
<a href="#reg-NIRQ2_MASK"><code>NIRQ2_MASK</code></a>
</li>
<li>
<a href="#reg-NIRQ2_RD"><code>NIRQ2_RD</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-LBD">LBD</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-LBD_LOAD_ACONFIG0"><code>LBD_LOAD_ACONFIG0</code></a>
</li>
<li>
<a href="#reg-LBD_LOAD_ACONFIG1"><code>LBD_LOAD_ACONFIG1</code></a>
</li>
<li>
<a href="#reg-LBD_LOAD_TESTA_ANAREG"><code>LBD_LOAD_TESTA_ANAREG</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-LNA">LNA</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-LNA_BIAS"><code>LNA_BIAS</code></a>
</li>
<li>
<a href="#reg-LNA_CONFIG"><code>LNA_CONFIG</code></a>
</li>
<li>
<a href="#reg-LNA_GAINCFG"><code>LNA_GAINCFG</code></a>
</li>
<li>
<a href="#reg-LNA_TEST"><code>LNA_TEST</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MCU_CORE">MCU_CORE</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-A"><code>A</code></a>
</li>
<li>
<a href="#reg-B"><code>B</code></a>
</li>
<li>
<a href="#reg-DPH"><code>DPH</code></a>
</li>
<li>
<a href="#reg-DPL"><code>DPL</code></a>
</li>
<li>
<a href="#reg-PCON"><code>PCON</code></a>
</li>
<li>
<a href="#reg-PSW"><code>PSW</code></a>
</li>
<li>
<a href="#reg-SP"><code>SP</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MCU_TIMER">MCU_TIMER</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-T0CFG"><code>T0CFG</code></a>
</li>
<li>
<a href="#reg-T0COUNT"><code>T0COUNT</code></a>
</li>
<li>
<a href="#reg-T1CFG"><code>T1CFG</code></a>
</li>
<li>
<a href="#reg-T1COUNT"><code>T1COUNT</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MEMCTL">MEMCTL</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-MCMD"><code>MCMD</code></a>
</li>
<li>
<a href="#reg-MCSTAT"><code>MCSTAT</code></a>
</li>
<li>
<a href="#reg-MMDATA"><code>MMDATA</code></a>
</li>
<li>
<a href="#reg-MSIZEHI"><code>MSIZEHI</code></a>
</li>
<li>
<a href="#reg-MSIZELO"><code>MSIZELO</code></a>
</li>
<li>
<a href="#reg-NVTIM0"><code>NVTIM0</code></a>
</li>
<li>
<a href="#reg-NVTIM1"><code>NVTIM1</code></a>
</li>
<li>
<a href="#reg-NVTIM2"><code>NVTIM2</code></a>
</li>
<li>
<a href="#reg-RADDRLO"><code>RADDRLO</code></a>
</li>
<li>
<a href="#reg-RADDRMD"><code>RADDRMD</code></a>
</li>
<li>
<a href="#reg-SBDATA"><code>SBDATA</code></a>
</li>
<li>
<a href="#reg-WADDRLO"><code>WADDRLO</code></a>
</li>
<li>
<a href="#reg-WADDRMD"><code>WADDRMD</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MIXER">MIXER</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-MIX_CNTRL"><code>MIX_CNTRL</code></a>
</li>
<li>
<a href="#reg-MIX_DCOC"><code>MIX_DCOC</code></a>
</li>
<li>
<a href="#reg-MIX_TESTA"><code>MIX_TESTA</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MODEM">MODEM</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-AFC_GAIN0"><code>AFC_GAIN0</code></a>
</li>
<li>
<a href="#reg-AFC_GAIN1"><code>AFC_GAIN1</code></a>
</li>
<li>
<a href="#reg-AFC_GEAR"><code>AFC_GEAR</code></a>
</li>
<li>
<a href="#reg-AFC_LIMITER0"><code>AFC_LIMITER0</code></a>
</li>
<li>
<a href="#reg-AFC_LIMITER1"><code>AFC_LIMITER1</code></a>
</li>
<li>
<a href="#reg-AFC_READ0"><code>AFC_READ0</code></a>
</li>
<li>
<a href="#reg-AFC_READ1"><code>AFC_READ1</code></a>
</li>
<li>
<a href="#reg-AFC_TIMING"><code>AFC_TIMING</code></a>
</li>
<li>
<a href="#reg-AGC_CTRL0"><code>AGC_CTRL0</code></a>
</li>
<li>
<a href="#reg-AGC_CTRL1"><code>AGC_CTRL1</code></a>
</li>
<li>
<a href="#reg-AGC_OVERRIDE0"><code>AGC_OVERRIDE0</code></a>
</li>
<li>
<a href="#reg-AGC_OVERRIDE1"><code>AGC_OVERRIDE1</code></a>
</li>
<li>
<a href="#reg-AGC_OVERRIDE2"><code>AGC_OVERRIDE2</code></a>
</li>
<li>
<a href="#reg-AGC_OVERRIDE3"><code>AGC_OVERRIDE3</code></a>
</li>
<li>
<a href="#reg-ANT_MODE"><code>ANT_MODE</code></a>
</li>
<li>
<a href="#reg-ANT_RSSI1"><code>ANT_RSSI1</code></a>
</li>
<li>
<a href="#reg-ANT_RSSI2"><code>ANT_RSSI2</code></a>
</li>
<li>
<a href="#reg-ARRIVAL_CTRL"><code>ARRIVAL_CTRL</code></a>
</li>
<li>
<a href="#reg-ARRIVAL_RSSI"><code>ARRIVAL_RSSI</code></a>
</li>
<li>
<a href="#reg-ARRIVAL_THD"><code>ARRIVAL_THD</code></a>
</li>
<li>
<a href="#reg-ARR_QUAL"><code>ARR_QUAL</code></a>
</li>
<li>
<a href="#reg-BCR_GAIN0"><code>BCR_GAIN0</code></a>
</li>
<li>
<a href="#reg-BCR_GAIN1"><code>BCR_GAIN1</code></a>
</li>
<li>
<a href="#reg-BCR_GEAR"><code>BCR_GEAR</code></a>
</li>
<li>
<a href="#reg-BCR_OFFSET0"><code>BCR_OFFSET0</code></a>
</li>
<li>
<a href="#reg-BCR_OFFSET1"><code>BCR_OFFSET1</code></a>
</li>
<li>
<a href="#reg-BCR_OFFSET2"><code>BCR_OFFSET2</code></a>
</li>
<li>
<a href="#reg-CIC_NDEC"><code>CIC_NDEC</code></a>
</li>
<li>
<a href="#reg-CODE4GFSK"><code>CODE4GFSK</code></a>
</li>
<li>
<a href="#reg-DC_CAL0"><code>DC_CAL0</code></a>
</li>
<li>
<a href="#reg-DC_CAL1"><code>DC_CAL1</code></a>
</li>
<li>
<a href="#reg-DC_CAL2"><code>DC_CAL2</code></a>
</li>
<li>
<a href="#reg-DC_CAL3"><code>DC_CAL3</code></a>
</li>
<li>
<a href="#reg-DC_CAL4"><code>DC_CAL4</code></a>
</li>
<li>
<a href="#reg-DC_EST0"><code>DC_EST0</code></a>
</li>
<li>
<a href="#reg-DC_EST1"><code>DC_EST1</code></a>
</li>
<li>
<a href="#reg-DC_EST2"><code>DC_EST2</code></a>
</li>
<li>
<a href="#reg-DC_EST3"><code>DC_EST3</code></a>
</li>
<li>
<a href="#reg-DSM_CTRL"><code>DSM_CTRL</code></a>
</li>
<li>
<a href="#reg-DUTY_CYCLING"><code>DUTY_CYCLING</code></a>
</li>
<li>
<a href="#reg-FIELD_CONFIG2"><code>FIELD_CONFIG2</code></a>
</li>
<li>
<a href="#reg-FREQINTE"><code>FREQINTE</code></a>
</li>
<li>
<a href="#reg-FREQ_DEV0"><code>FREQ_DEV0</code></a>
</li>
<li>
<a href="#reg-FREQ_DEV1"><code>FREQ_DEV1</code></a>
</li>
<li>
<a href="#reg-FREQ_DEV2"><code>FREQ_DEV2</code></a>
</li>
<li>
<a href="#reg-FREQ_FRAC0"><code>FREQ_FRAC0</code></a>
</li>
<li>
<a href="#reg-FREQ_FRAC1"><code>FREQ_FRAC1</code></a>
</li>
<li>
<a href="#reg-FREQ_FRAC2"><code>FREQ_FRAC2</code></a>
</li>
<li>
<a href="#reg-FREQ_OFFSET0"><code>FREQ_OFFSET0</code></a>
</li>
<li>
<a href="#reg-FREQ_OFFSET1"><code>FREQ_OFFSET1</code></a>
</li>
<li>
<a href="#reg-IF_FREQ0"><code>IF_FREQ0</code></a>
</li>
<li>
<a href="#reg-IF_FREQ1"><code>IF_FREQ1</code></a>
</li>
<li>
<a href="#reg-IF_FREQ2"><code>IF_FREQ2</code></a>
</li>
<li>
<a href="#reg-INVPMDET_THD"><code>INVPMDET_THD</code></a>
</li>
<li>
<a href="#reg-IQ_CALAMP"><code>IQ_CALAMP</code></a>
</li>
<li>
<a href="#reg-IQ_CALPH"><code>IQ_CALPH</code></a>
</li>
<li>
<a href="#reg-LNA_PGA_MAX"><code>LNA_PGA_MAX</code></a>
</li>
<li>
<a href="#reg-MDM_CTRL"><code>MDM_CTRL</code></a>
</li>
<li>
<a href="#reg-MODEMRPT_EN"><code>MODEMRPT_EN</code></a>
</li>
<li>
<a href="#reg-MODEMRPT_STUS"><code>MODEMRPT_STUS</code></a>
</li>
<li>
<a href="#reg-MODEM_STUS"><code>MODEM_STUS</code></a>
</li>
<li>
<a href="#reg-NDEC2_AGC"><code>NDEC2_AGC</code></a>
</li>
<li>
<a href="#reg-ONE_SHOT_AFC"><code>ONE_SHOT_AFC</code></a>
</li>
<li>
<a href="#reg-OOK_BLOPK"><code>OOK_BLOPK</code></a>
</li>
<li>
<a href="#reg-OOK_CNT1"><code>OOK_CNT1</code></a>
</li>
<li>
<a href="#reg-OOK_PK"><code>OOK_PK</code></a>
</li>
<li>
<a href="#reg-PHASE_OUT"><code>PHASE_OUT</code></a>
</li>
<li>
<a href="#reg-PHC4GFSK0"><code>PHC4GFSK0</code></a>
</li>
<li>
<a href="#reg-PHC4GFSK1"><code>PHC4GFSK1</code></a>
</li>
<li>
<a href="#reg-PK_DECAY"><code>PK_DECAY</code></a>
</li>
<li>
<a href="#reg-PMDETTHD"><code>PMDETTHD</code></a>
</li>
<li>
<a href="#reg-RAW_CTRL0"><code>RAW_CTRL0</code></a>
</li>
<li>
<a href="#reg-RAW_CTRL1"><code>RAW_CTRL1</code></a>
</li>
<li>
<a href="#reg-RESERVE_CTRL"><code>RESERVE_CTRL</code></a>
</li>
<li>
<a href="#reg-RSSIJMPTHD"><code>RSSIJMPTHD</code></a>
</li>
<li>
<a href="#reg-RSSI_COMP"><code>RSSI_COMP</code></a>
</li>
<li>
<a href="#reg-RSSI_MUTE"><code>RSSI_MUTE</code></a>
</li>
<li>
<a href="#reg-RSSI_THRD"><code>RSSI_THRD</code></a>
</li>
<li>
<a href="#reg-RSSI_THRD_BL"><code>RSSI_THRD_BL</code></a>
</li>
<li>
<a href="#reg-RSSI_VAL"><code>RSSI_VAL</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE0"><code>RX1CHFLTCOE0</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE1"><code>RX1CHFLTCOE1</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE10"><code>RX1CHFLTCOE10</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE11"><code>RX1CHFLTCOE11</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE12"><code>RX1CHFLTCOE12</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE13"><code>RX1CHFLTCOE13</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE2"><code>RX1CHFLTCOE2</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE3"><code>RX1CHFLTCOE3</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE4"><code>RX1CHFLTCOE4</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE5"><code>RX1CHFLTCOE5</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE6"><code>RX1CHFLTCOE6</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE7"><code>RX1CHFLTCOE7</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE8"><code>RX1CHFLTCOE8</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOE9"><code>RX1CHFLTCOE9</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOEM0"><code>RX1CHFLTCOEM0</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOEM1"><code>RX1CHFLTCOEM1</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOEM2"><code>RX1CHFLTCOEM2</code></a>
</li>
<li>
<a href="#reg-RX1CHFLTCOEM3"><code>RX1CHFLTCOEM3</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE0"><code>RX2CHFLTCOE0</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE1"><code>RX2CHFLTCOE1</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE10"><code>RX2CHFLTCOE10</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE11"><code>RX2CHFLTCOE11</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE12"><code>RX2CHFLTCOE12</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE13"><code>RX2CHFLTCOE13</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE2"><code>RX2CHFLTCOE2</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE3"><code>RX2CHFLTCOE3</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE4"><code>RX2CHFLTCOE4</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE5"><code>RX2CHFLTCOE5</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE6"><code>RX2CHFLTCOE6</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE7"><code>RX2CHFLTCOE7</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE8"><code>RX2CHFLTCOE8</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOE9"><code>RX2CHFLTCOE9</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOEM0"><code>RX2CHFLTCOEM0</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOEM1"><code>RX2CHFLTCOEM1</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOEM2"><code>RX2CHFLTCOEM2</code></a>
</li>
<li>
<a href="#reg-RX2CHFLTCOEM3"><code>RX2CHFLTCOEM3</code></a>
</li>
<li>
<a href="#reg-RXOSR0"><code>RXOSR0</code></a>
</li>
<li>
<a href="#reg-RXOSR1"><code>RXOSR1</code></a>
</li>
<li>
<a href="#reg-SCH_PRD"><code>SCH_PRD</code></a>
</li>
<li>
<a href="#reg-SPIKE_THD"><code>SPIKE_THD</code></a>
</li>
<li>
<a href="#reg-THD4GFSK0"><code>THD4GFSK0</code></a>
</li>
<li>
<a href="#reg-THD4GFSK1"><code>THD4GFSK1</code></a>
</li>
<li>
<a href="#reg-TXDATARATE0"><code>TXDATARATE0</code></a>
</li>
<li>
<a href="#reg-TXDATARATE1"><code>TXDATARATE1</code></a>
</li>
<li>
<a href="#reg-TXDATARATE2"><code>TXDATARATE2</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE0"><code>TXFLTCOE0</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE1"><code>TXFLTCOE1</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE2"><code>TXFLTCOE2</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE3"><code>TXFLTCOE3</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE4"><code>TXFLTCOE4</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE5"><code>TXFLTCOE5</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE6"><code>TXFLTCOE6</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE7"><code>TXFLTCOE7</code></a>
</li>
<li>
<a href="#reg-TXFLTCOE8"><code>TXFLTCOE8</code></a>
</li>
<li>
<a href="#reg-TXNCOMOD0"><code>TXNCOMOD0</code></a>
</li>
<li>
<a href="#reg-TXNCOMOD1"><code>TXNCOMOD1</code></a>
</li>
<li>
<a href="#reg-TXNCOMOD2"><code>TXNCOMOD2</code></a>
</li>
<li>
<a href="#reg-TXNCOMOD3"><code>TXNCOMOD3</code></a>
</li>
<li>
<a href="#reg-ZEROIFOFFSET"><code>ZEROIFOFFSET</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-MULT_SEQ">MULT_SEQ</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-MULT_A0"><code>MULT_A0</code></a>
</li>
<li>
<a href="#reg-MULT_A1"><code>MULT_A1</code></a>
</li>
<li>
<a href="#reg-MULT_A2"><code>MULT_A2</code></a>
</li>
<li>
<a href="#reg-MULT_A3"><code>MULT_A3</code></a>
</li>
<li>
<a href="#reg-MULT_B0"><code>MULT_B0</code></a>
</li>
<li>
<a href="#reg-MULT_B1"><code>MULT_B1</code></a>
</li>
<li>
<a href="#reg-MULT_CTRL"><code>MULT_CTRL</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PA">PA</a></h3>
<h4>Registers</h4>
<h4>PA</h4>
<ul>
<li>
<a href="#reg-PA_APC_DIAGA"><code>PA_APC_DIAGA</code></a>
</li>
<li>
<a href="#reg-PA_APC_MODE"><code>PA_APC_MODE</code></a>
</li>
<li>
<a href="#reg-PA_APC_REF"><code>PA_APC_REF</code></a>
</li>
<li>
<a href="#reg-PA_BIAS_DIAGA"><code>PA_BIAS_DIAGA</code></a>
</li>
<li>
<a href="#reg-PA_CAPCODE"><code>PA_CAPCODE</code></a>
</li>
<li>
<a href="#reg-PA_DDAC"><code>PA_DDAC</code></a>
</li>
<li>
<a href="#reg-PA_ENABLES"><code>PA_ENABLES</code></a>
</li>
<li>
<a href="#reg-PA_ESD"><code>PA_ESD</code></a>
</li>
<li>
<a href="#reg-PA_OB"><code>PA_OB</code></a>
</li>
<li>
<a href="#reg-PA_OVCLAMP"><code>PA_OVCLAMP</code></a>
</li>
<li>
<a href="#reg-PA_PDA"><code>PA_PDA</code></a>
</li>
<li>
<a href="#reg-PA_PDO"><code>PA_PDO</code></a>
</li>
<li>
<a href="#reg-PA_RESCODE"><code>PA_RESCODE</code></a>
</li>
<li>
<a href="#reg-PA_RMSDET"><code>PA_RMSDET</code></a>
</li>
<li>
<a href="#reg-PA_SC"><code>PA_SC</code></a>
</li>
<li>
<a href="#reg-PA_TC"><code>PA_TC</code></a>
</li>
</ul>
<h4>TXRAMP</h4>
<ul>
<li>
<a href="#reg-TXRAMP_LOAD_ACFG"><code>TXRAMP_LOAD_ACFG</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PACKET_HANDLER">PACKET_HANDLER</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CRC1_POLYNOM_1"><code>CRC1_POLYNOM_1</code></a>
</li>
<li>
<a href="#reg-CRC1_POLYNOM_2"><code>CRC1_POLYNOM_2</code></a>
</li>
<li>
<a href="#reg-CRC1_RESULT_1"><code>CRC1_RESULT_1</code></a>
</li>
<li>
<a href="#reg-CRC1_RESULT_2"><code>CRC1_RESULT_2</code></a>
</li>
<li>
<a href="#reg-CRC1_SEED_1"><code>CRC1_SEED_1</code></a>
</li>
<li>
<a href="#reg-CRC1_SEED_2"><code>CRC1_SEED_2</code></a>
</li>
<li>
<a href="#reg-CRC2_POLYNOM_1"><code>CRC2_POLYNOM_1</code></a>
</li>
<li>
<a href="#reg-CRC2_POLYNOM_2"><code>CRC2_POLYNOM_2</code></a>
</li>
<li>
<a href="#reg-CRC2_POLYNOM_3"><code>CRC2_POLYNOM_3</code></a>
</li>
<li>
<a href="#reg-CRC2_POLYNOM_4"><code>CRC2_POLYNOM_4</code></a>
</li>
<li>
<a href="#reg-CRC2_RESULT_1"><code>CRC2_RESULT_1</code></a>
</li>
<li>
<a href="#reg-CRC2_RESULT_2"><code>CRC2_RESULT_2</code></a>
</li>
<li>
<a href="#reg-CRC2_RESULT_3"><code>CRC2_RESULT_3</code></a>
</li>
<li>
<a href="#reg-CRC2_RESULT_4"><code>CRC2_RESULT_4</code></a>
</li>
<li>
<a href="#reg-CRC2_SEED_1"><code>CRC2_SEED_1</code></a>
</li>
<li>
<a href="#reg-CRC2_SEED_2"><code>CRC2_SEED_2</code></a>
</li>
<li>
<a href="#reg-CRC2_SEED_3"><code>CRC2_SEED_3</code></a>
</li>
<li>
<a href="#reg-CRC2_SEED_4"><code>CRC2_SEED_4</code></a>
</li>
<li>
<a href="#reg-FIELD_CONFIG"><code>FIELD_CONFIG</code></a>
</li>
<li>
<a href="#reg-FIELD_CRC_CONFIG"><code>FIELD_CRC_CONFIG</code></a>
</li>
<li>
<a href="#reg-FIELD_LENGTH_1"><code>FIELD_LENGTH_1</code></a>
</li>
<li>
<a href="#reg-FIELD_LENGTH_2"><code>FIELD_LENGTH_2</code></a>
</li>
<li>
<a href="#reg-FIELD_NUM"><code>FIELD_NUM</code></a>
</li>
<li>
<a href="#reg-MOD_4FSK_PH_2FSK"><code>MOD_4FSK_PH_2FSK</code></a>
</li>
<li>
<a href="#reg-PH_CNTL_1"><code>PH_CNTL_1</code></a>
</li>
<li>
<a href="#reg-PH_CNTL_2"><code>PH_CNTL_2</code></a>
</li>
<li>
<a href="#reg-PH_CNTL_3"><code>PH_CNTL_3</code></a>
</li>
<li>
<a href="#reg-PH_FIFO_ACC"><code>PH_FIFO_ACC</code></a>
</li>
<li>
<a href="#reg-PH_FIFO_RST"><code>PH_FIFO_RST</code></a>
</li>
<li>
<a href="#reg-PH_INT_ENABLE_1"><code>PH_INT_ENABLE_1</code></a>
</li>
<li>
<a href="#reg-PH_INT_ENABLE_2"><code>PH_INT_ENABLE_2</code></a>
</li>
<li>
<a href="#reg-PH_INT_STATUS_1"><code>PH_INT_STATUS_1</code></a>
</li>
<li>
<a href="#reg-PH_INT_STATUS_2"><code>PH_INT_STATUS_2</code></a>
</li>
<li>
<a href="#reg-PH_STATUS_1"><code>PH_STATUS_1</code></a>
</li>
<li>
<a href="#reg-PH_STATUS_2"><code>PH_STATUS_2</code></a>
</li>
<li>
<a href="#reg-PH_TEST"><code>PH_TEST</code></a>
</li>
<li>
<a href="#reg-PN_BIT_NUM_TO_USE"><code>PN_BIT_NUM_TO_USE</code></a>
</li>
<li>
<a href="#reg-PN_POLYNOM_1"><code>PN_POLYNOM_1</code></a>
</li>
<li>
<a href="#reg-PN_POLYNOM_2"><code>PN_POLYNOM_2</code></a>
</li>
<li>
<a href="#reg-PN_SEED_1"><code>PN_SEED_1</code></a>
</li>
<li>
<a href="#reg-PN_SEED_2"><code>PN_SEED_2</code></a>
</li>
<li>
<a href="#reg-PREAM_CONFIG_1"><code>PREAM_CONFIG_1</code></a>
</li>
<li>
<a href="#reg-PREAM_CONFIG_2"><code>PREAM_CONFIG_2</code></a>
</li>
<li>
<a href="#reg-PREAM_LENGTH"><code>PREAM_LENGTH</code></a>
</li>
<li>
<a href="#reg-PREAM_WORD_1"><code>PREAM_WORD_1</code></a>
</li>
<li>
<a href="#reg-PREAM_WORD_2"><code>PREAM_WORD_2</code></a>
</li>
<li>
<a href="#reg-PREAM_WORD_3"><code>PREAM_WORD_3</code></a>
</li>
<li>
<a href="#reg-PREAM_WORD_4"><code>PREAM_WORD_4</code></a>
</li>
<li>
<a href="#reg-SYNC1_WORD_1"><code>SYNC1_WORD_1</code></a>
</li>
<li>
<a href="#reg-SYNC1_WORD_2"><code>SYNC1_WORD_2</code></a>
</li>
<li>
<a href="#reg-SYNC1_WORD_3"><code>SYNC1_WORD_3</code></a>
</li>
<li>
<a href="#reg-SYNC1_WORD_4"><code>SYNC1_WORD_4</code></a>
</li>
<li>
<a href="#reg-SYNC2_WORD_1"><code>SYNC2_WORD_1</code></a>
</li>
<li>
<a href="#reg-SYNC2_WORD_2"><code>SYNC2_WORD_2</code></a>
</li>
<li>
<a href="#reg-SYNC2_WORD_3"><code>SYNC2_WORD_3</code></a>
</li>
<li>
<a href="#reg-SYNC2_WORD_4"><code>SYNC2_WORD_4</code></a>
</li>
<li>
<a href="#reg-SYNC_CONFIG"><code>SYNC_CONFIG</code></a>
</li>
<li>
<a href="#reg-SYNC_LEN_CONFIG"><code>SYNC_LEN_CONFIG</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PFDCP">PFDCP</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-PFDCP_CONFIG0"><code>PFDCP_CONFIG0</code></a>
</li>
<li>
<a href="#reg-PFDCP_CONFIG1"><code>PFDCP_CONFIG1</code></a>
</li>
<li>
<a href="#reg-PFDCP_TEST_CONFIG2"><code>PFDCP_TEST_CONFIG2</code></a>
</li>
<li>
<a href="#reg-PFDCP_TEST_CONFIG3"><code>PFDCP_TEST_CONFIG3</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PGA">PGA</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-PGA_PGA_CONF1"><code>PGA_PGA_CONF1</code></a>
</li>
<li>
<a href="#reg-PGA_PGA_CONF2"><code>PGA_PGA_CONF2</code></a>
</li>
<li>
<a href="#reg-PGA_PGA_GAIN"><code>PGA_PGA_GAIN</code></a>
</li>
<li>
<a href="#reg-PGA_PGA_TEST"><code>PGA_PGA_TEST</code></a>
</li>
<li>
<a href="#reg-PGA_PGA_TEST_DIFF"><code>PGA_PGA_TEST_DIFF</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PKDET">PKDET</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-IFPKD_CONTROL"><code>IFPKD_CONTROL</code></a>
</li>
<li>
<a href="#reg-IFPKD_THRESHOLDS"><code>IFPKD_THRESHOLDS</code></a>
</li>
<li>
<a href="#reg-RFPKD_CAL_CTRL"><code>RFPKD_CAL_CTRL</code></a>
</li>
<li>
<a href="#reg-RFPKD_OCAL0"><code>RFPKD_OCAL0</code></a>
</li>
<li>
<a href="#reg-RFPKD_OCAL1"><code>RFPKD_OCAL1</code></a>
</li>
<li>
<a href="#reg-RFPKD_OCAL2"><code>RFPKD_OCAL2</code></a>
</li>
<li>
<a href="#reg-RFPKD_OCAL3"><code>RFPKD_OCAL3</code></a>
</li>
<li>
<a href="#reg-RFPKD_TEST"><code>RFPKD_TEST</code></a>
</li>
<li>
<a href="#reg-RFPKD_THRESHOLDS"><code>RFPKD_THRESHOLDS</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-PK_TRACE">PK_TRACE</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-PK_CTRL"><code>PK_CTRL</code></a>
</li>
<li>
<a href="#reg-PK_DIV"><code>PK_DIV</code></a>
</li>
<li>
<a href="#reg-PK_STATE"><code>PK_STATE</code></a>
</li>
<li>
<a href="#reg-PK_STATUS"><code>PK_STATUS</code></a>
</li>
<li>
<a href="#reg-PK_STOP"><code>PK_STOP</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-RC32K">RC32K</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-RC32K_LOAD_ACFG0"><code>RC32K_LOAD_ACFG0</code></a>
</li>
<li>
<a href="#reg-RC32K_LOAD_ACFG1"><code>RC32K_LOAD_ACFG1</code></a>
</li>
<li>
<a href="#reg-RC32K_LOAD_ACFG2"><code>RC32K_LOAD_ACFG2</code></a>
</li>
<li>
<a href="#reg-RC32K_LOAD_TESTA"><code>RC32K_LOAD_TESTA</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-RCAL">RCAL</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-RCAL_LOAD_TESTA_RCAL"><code>RCAL_LOAD_TESTA_RCAL</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-RC_CAL">RC_CAL</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CNT_EN_STAT"><code>CNT_EN_STAT</code></a>
</li>
<li>
<a href="#reg-CNT_VAL0"><code>CNT_VAL0</code></a>
</li>
<li>
<a href="#reg-CNT_VAL1"><code>CNT_VAL1</code></a>
</li>
<li>
<a href="#reg-FREQ_CTN0"><code>FREQ_CTN0</code></a>
</li>
<li>
<a href="#reg-FREQ_CTN1"><code>FREQ_CTN1</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-REFS">REFS</a></h3>
<h4>Registers</h4>
<h4>REFCAL</h4>
<ul>
<li>
<a href="#reg-REFCAL_LOAD_ACONFIG_REFCA"><code>REFCAL_LOAD_ACONFIG_REFCA</code></a>
</li>
<li>
<a href="#reg-REFCAL_LOAD_TESTA_REFCAL"><code>REFCAL_LOAD_TESTA_REFCAL</code></a>
</li>
</ul>
<h4>VTR_HV</h4>
<ul>
<li>
<a href="#reg-VTR_RX_LOAD_ACONFIG0"><code>VTR_RX_LOAD_ACONFIG0</code></a>
</li>
<li>
<a href="#reg-VTR_RX_LOAD_ACONFIG1"><code>VTR_RX_LOAD_ACONFIG1</code></a>
</li>
<li>
<a href="#reg-VTR_RX_LOAD_ACONFIG2"><code>VTR_RX_LOAD_ACONFIG2</code></a>
</li>
<li>
<a href="#reg-VTR_RX_LOAD_TESTA_VTR"><code>VTR_RX_LOAD_TESTA_VTR</code></a>
</li>
<li>
<a href="#reg-VTR_SY_LOAD_ACONFIG0"><code>VTR_SY_LOAD_ACONFIG0</code></a>
</li>
<li>
<a href="#reg-VTR_SY_LOAD_ACONFIG1"><code>VTR_SY_LOAD_ACONFIG1</code></a>
</li>
<li>
<a href="#reg-VTR_SY_LOAD_ACONFIG2"><code>VTR_SY_LOAD_ACONFIG2</code></a>
</li>
<li>
<a href="#reg-VTR_SY_LOAD_TESTA_VTR"><code>VTR_SY_LOAD_TESTA_VTR</code></a>
</li>
<li>
<a href="#reg-VTR_TX_LOAD_ACONFIG0"><code>VTR_TX_LOAD_ACONFIG0</code></a>
</li>
<li>
<a href="#reg-VTR_TX_LOAD_ACONFIG1"><code>VTR_TX_LOAD_ACONFIG1</code></a>
</li>
<li>
<a href="#reg-VTR_TX_LOAD_ACONFIG2"><code>VTR_TX_LOAD_ACONFIG2</code></a>
</li>
<li>
<a href="#reg-VTR_TX_LOAD_TESTA_VTR"><code>VTR_TX_LOAD_TESTA_VTR</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-REGS">REGS</a></h3>
<h4>Registers</h4>
<h4>REG_ANA</h4>
<ul>
<li>
<a href="#reg-REG_ADC_LOAD_ACFG_ANAREG"><code>REG_ADC_LOAD_ACFG_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_ADC_LOAD_TESTA_ANAREG"><code>REG_ADC_LOAD_TESTA_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_CLKGEN_LOAD_ACFG_ANAREG"><code>REG_CLKGEN_LOAD_ACFG_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_CLKGEN_LOAD_TESTA_ANAREG"><code>REG_CLKGEN_LOAD_TESTA_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_CPLF_LOAD_ACFG_ANAREG"><code>REG_CPLF_LOAD_ACFG_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_CPLF_LOAD_TESTA_ANAREG"><code>REG_CPLF_LOAD_TESTA_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_FBDIV_LOAD_ACFG_ANAREG"><code>REG_FBDIV_LOAD_ACFG_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_FBDIV_LOAD_TESTA_ANAREG"><code>REG_FBDIV_LOAD_TESTA_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_RXFE_LOAD_ACFG_ANAREG"><code>REG_RXFE_LOAD_ACFG_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_RXFE_LOAD_TESTA_ANAREG"><code>REG_RXFE_LOAD_TESTA_ANAREG</code></a>
</li>
<li>
<a href="#reg-REG_TX1_LOAD_ACFG_TXREG"><code>REG_TX1_LOAD_ACFG_TXREG</code></a>
</li>
<li>
<a href="#reg-REG_TX1_LOAD_TESTA_TXREG"><code>REG_TX1_LOAD_TESTA_TXREG</code></a>
</li>
<li>
<a href="#reg-REG_TX2_LOAD_ACFG_TXREG"><code>REG_TX2_LOAD_ACFG_TXREG</code></a>
</li>
<li>
<a href="#reg-REG_TX2_LOAD_TESTA_TXREG"><code>REG_TX2_LOAD_TESTA_TXREG</code></a>
</li>
</ul>
<h4>REG_BG</h4>
<ul>
<li>
<a href="#reg-BG_DIG_LOAD_ACFG_BG"><code>BG_DIG_LOAD_ACFG_BG</code></a>
</li>
<li>
<a href="#reg-BG_DIG_LOAD_TESTA_BG"><code>BG_DIG_LOAD_TESTA_BG</code></a>
</li>
</ul>
<h4>REG_DIG</h4>
<ul>
<li>
<a href="#reg-REG_DIG_LOAD_ACFG_DIGREG"><code>REG_DIG_LOAD_ACFG_DIGREG</code></a>
</li>
<li>
<a href="#reg-REG_DIG_LOAD_TESTA_DIGREG"><code>REG_DIG_LOAD_TESTA_DIGREG</code></a>
</li>
</ul>
<h4>REG_RAM</h4>
<ul>
<li>
<a href="#reg-REG_RAM_LOAD_ACFG_RAMREG"><code>REG_RAM_LOAD_ACFG_RAMREG</code></a>
</li>
<li>
<a href="#reg-REG_RAM_LOAD_TESTA_RAMREG"><code>REG_RAM_LOAD_TESTA_RAMREG</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SEQUENCER">SEQUENCER</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CNT_TH0"><code>CNT_TH0</code></a>
</li>
<li>
<a href="#reg-CNT_TH1"><code>CNT_TH1</code></a>
</li>
<li>
<a href="#reg-SEQ_CFG0"><code>SEQ_CFG0</code></a>
</li>
<li>
<a href="#reg-SEQ_CFG1"><code>SEQ_CFG1</code></a>
</li>
<li>
<a href="#reg-SEQ_CFG2"><code>SEQ_CFG2</code></a>
</li>
<li>
<a href="#reg-SEQ_CFG3"><code>SEQ_CFG3</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SFR_REGS">SFR_REGS</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-BIT_SWAP"><code>BIT_SWAP</code></a>
</li>
<li>
<a href="#reg-MCU_CFG"><code>MCU_CFG</code></a>
</li>
<li>
<a href="#reg-MCU_ERR"><code>MCU_ERR</code></a>
</li>
<li>
<a href="#reg-MODEM_CTRL"><code>MODEM_CTRL</code></a>
</li>
<li>
<a href="#reg-SFR_PAGE"><code>SFR_PAGE</code></a>
</li>
<li>
<a href="#reg-XPAGE"><code>XPAGE</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SPI">SPI</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-CMD_BUFF0"><code>CMD_BUFF0</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF1"><code>CMD_BUFF1</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF10"><code>CMD_BUFF10</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF11"><code>CMD_BUFF11</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF12"><code>CMD_BUFF12</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF13"><code>CMD_BUFF13</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF14"><code>CMD_BUFF14</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF15"><code>CMD_BUFF15</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF2"><code>CMD_BUFF2</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF3"><code>CMD_BUFF3</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF4"><code>CMD_BUFF4</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF5"><code>CMD_BUFF5</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF6"><code>CMD_BUFF6</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF7"><code>CMD_BUFF7</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF8"><code>CMD_BUFF8</code></a>
</li>
<li>
<a href="#reg-CMD_BUFF9"><code>CMD_BUFF9</code></a>
</li>
<li>
<a href="#reg-CTS"><code>CTS</code></a>
</li>
<li>
<a href="#reg-CURR_OPCODE"><code>CURR_OPCODE</code></a>
</li>
<li>
<a href="#reg-FAST_RES_A"><code>FAST_RES_A</code></a>
</li>
<li>
<a href="#reg-FAST_RES_B"><code>FAST_RES_B</code></a>
</li>
<li>
<a href="#reg-FAST_RES_C"><code>FAST_RES_C</code></a>
</li>
<li>
<a href="#reg-FAST_RES_D"><code>FAST_RES_D</code></a>
</li>
<li>
<a href="#reg-SPI_CMD_STATUS"><code>SPI_CMD_STATUS</code></a>
</li>
<li>
<a href="#reg-SPI_STATUS"><code>SPI_STATUS</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SPI_DMA">SPI_DMA</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-DMARD_BASE_LSB"><code>DMARD_BASE_LSB</code></a>
</li>
<li>
<a href="#reg-DMARD_LIMIT_LSB"><code>DMARD_LIMIT_LSB</code></a>
</li>
<li>
<a href="#reg-DMARD_LIMIT_MSB"><code>DMARD_LIMIT_MSB</code></a>
</li>
<li>
<a href="#reg-DMARD_VALID"><code>DMARD_VALID</code></a>
</li>
<li>
<a href="#reg-DMARD_WRPNT_LSB"><code>DMARD_WRPNT_LSB</code></a>
</li>
<li>
<a href="#reg-DMAWR_BASE_LSB"><code>DMAWR_BASE_LSB</code></a>
</li>
<li>
<a href="#reg-DMAWR_LIMIT_LSB"><code>DMAWR_LIMIT_LSB</code></a>
</li>
<li>
<a href="#reg-DMAWR_LIMIT_MSB"><code>DMAWR_LIMIT_MSB</code></a>
</li>
<li>
<a href="#reg-DMAWR_WRPNT_LSB"><code>DMAWR_WRPNT_LSB</code></a>
</li>
<li>
<a href="#reg-DMA_BASE_MSBS"><code>DMA_BASE_MSBS</code></a>
</li>
<li>
<a href="#reg-DMA_CFG"><code>DMA_CFG</code></a>
</li>
<li>
<a href="#reg-DMA_RDOFF_LSBS"><code>DMA_RDOFF_LSBS</code></a>
</li>
<li>
<a href="#reg-DMA_RDOFF_MSBS"><code>DMA_RDOFF_MSBS</code></a>
</li>
<li>
<a href="#reg-DMA_RST"><code>DMA_RST</code></a>
</li>
<li>
<a href="#reg-DMA_WROFF_LSBS"><code>DMA_WROFF_LSBS</code></a>
</li>
<li>
<a href="#reg-DMA_WROFF_MSBS"><code>DMA_WROFF_MSBS</code></a>
</li>
<li>
<a href="#reg-DMA_WRPNT_MSBS"><code>DMA_WRPNT_MSBS</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SY_LPF">SY_LPF</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-LPFILT_LOAD_ACFG_LPFILT0"><code>LPFILT_LOAD_ACFG_LPFILT0</code></a>
</li>
<li>
<a href="#reg-LPFILT_LOAD_ACFG_LPFILT1"><code>LPFILT_LOAD_ACFG_LPFILT1</code></a>
</li>
<li>
<a href="#reg-LPFILT_LOAD_ACFG_LPFILT2"><code>LPFILT_LOAD_ACFG_LPFILT2</code></a>
</li>
<li>
<a href="#reg-LPFILT_LOAD_ACFG_LPFILT3"><code>LPFILT_LOAD_ACFG_LPFILT3</code></a>
</li>
<li>
<a href="#reg-LPFILT_LOAD_TESTA_LPFILT"><code>LPFILT_LOAD_TESTA_LPFILT</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-SY_VCO">SY_VCO</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-VCO_LOAD_ACFG0"><code>VCO_LOAD_ACFG0</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG1"><code>VCO_LOAD_ACFG1</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG2"><code>VCO_LOAD_ACFG2</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG3"><code>VCO_LOAD_ACFG3</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG4"><code>VCO_LOAD_ACFG4</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG5"><code>VCO_LOAD_ACFG5</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG6"><code>VCO_LOAD_ACFG6</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_ACFG7"><code>VCO_LOAD_ACFG7</code></a>
</li>
<li>
<a href="#reg-VCO_LOAD_TESTA_VCO"><code>VCO_LOAD_TESTA_VCO</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-VCO_COUNT">VCO_COUNT</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-VCO_CAP0"><code>VCO_CAP0</code></a>
</li>
<li>
<a href="#reg-VCO_CAP1"><code>VCO_CAP1</code></a>
</li>
<li>
<a href="#reg-VCO_CNT0"><code>VCO_CNT0</code></a>
</li>
<li>
<a href="#reg-VCO_CNT1"><code>VCO_CNT1</code></a>
</li>
<li>
<a href="#reg-V_CFG"><code>V_CFG</code></a>
</li>
<li>
<a href="#reg-W_SIZE"><code>W_SIZE</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-WUT">WUT</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-WUT_EN_CTRL"><code>WUT_EN_CTRL</code></a>
</li>
<li>
<a href="#reg-WUT_INT_CTRL"><code>WUT_INT_CTRL</code></a>
</li>
<li>
<a href="#reg-WUT_M_LSB"><code>WUT_M_LSB</code></a>
</li>
<li>
<a href="#reg-WUT_M_MSB"><code>WUT_M_MSB</code></a>
</li>
<li>
<a href="#reg-WUT_R"><code>WUT_R</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-XO">XO</a></h3>
<h4>Registers</h4>
<h4>CLKBUF</h4>
<ul>
<li>
<a href="#reg-CLKBUF_DIVIDER_SETTING"><code>CLKBUF_DIVIDER_SETTING</code></a>
</li>
<li>
<a href="#reg-CLKBUF_DRIVER_SETTING"><code>CLKBUF_DRIVER_SETTING</code></a>
</li>
<li>
<a href="#reg-CLKBUF_OFFSET_SETTING"><code>CLKBUF_OFFSET_SETTING</code></a>
</li>
</ul>
<h4>XO</h4>
<ul>
<li>
<a href="#reg-XOSC_CALCODE"><code>XOSC_CALCODE</code></a>
</li>
<li>
<a href="#reg-XOSC_CAP"><code>XOSC_CAP</code></a>
</li>
<li>
<a href="#reg-XOSC_CFG"><code>XOSC_CFG</code></a>
</li>
<li>
<a href="#reg-XOSC_LOAD_TESTA"><code>XOSC_LOAD_TESTA</code></a>
</li>
</ul>
<hr />
<h3><a name="mod-XO32K">XO32K</a></h3>
<h4>Registers</h4>
<ul>
<li>
<a href="#reg-XO32K_LOAD_ACFG"><code>XO32K_LOAD_ACFG</code></a>
</li>
<li>
<a href="#reg-XO32K_LOAD_TESTA"><code>XO32K_LOAD_TESTA</code></a>
</li>
</ul>
<hr />
<h2><a name="registers">Registers</a></h2>
<h3><a name="reg-XOSC_CALCODE">XOSC_CALCODE</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x00</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CLK_EN_CLKBUF</code></td>
<td colspan="5"><code>CALCODE[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XOSC_CFG">XOSC_CFG</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x01</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>XO_VPK[3:0]</code></td>
<td colspan="1"><code>CLK_EN_DIG[3]</code></td>
<td colspan="1"><code>CLK_EN_ADC[2]</code></td>
<td colspan="1"><code>CLK_EN_PLL[1]</code></td>
<td colspan="1"><code>CLK_EN_LNA[0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XOSC_CAP">XOSC_CAP</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x02</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>XO_CAP[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_SY_LOAD_ACONFIG0">VTR_SY_LOAD_ACONFIG0</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x03</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>CAL[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_SY_LOAD_ACONFIG1">VTR_SY_LOAD_ACONFIG1</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x04</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>TEMPCO_C[0:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_SY_LOAD_ACONFIG2">VTR_SY_LOAD_ACONFIG2</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x05</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>TEMPCO_F[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_FBDIV_LOAD_ACFG_ANAREG">REG_FBDIV_LOAD_ACFG_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x06</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_CPLF_LOAD_ACFG_ANAREG">REG_CPLF_LOAD_ACFG_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x07</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_CLKGEN_LOAD_ACFG_ANAREG">REG_CLKGEN_LOAD_ACFG_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x08</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FBDIV_LOAD_ACFG0">FBDIV_LOAD_ACFG0</a></h3>
<p>Peripheral: <a href="#mod-FBDIV">FBDIV</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x09</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>DIS_DSMCK</code></td>
<td><code>NARROW</code></td>
<td><code>SY_SEL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PFDCP_CONFIG0">PFDCP_CONFIG0</a></h3>
<p>Peripheral: <a href="#mod-PFDCP">PFDCP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>CP_FF_CUR [6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PFDCP_CONFIG1">PFDCP_CONFIG1</a></h3>
<p>Peripheral: <a href="#mod-PFDCP">PFDCP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>CP_INT_CUR [3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LPFILT_LOAD_ACFG_LPFILT0">LPFILT_LOAD_ACFG_LPFILT0</a></h3>
<p>Peripheral: <a href="#mod-SY_LPF">SY_LPF</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>LPF_FF_BIAS[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LPFILT_LOAD_ACFG_LPFILT1">LPFILT_LOAD_ACFG_LPFILT1</a></h3>
<p>Peripheral: <a href="#mod-SY_LPF">SY_LPF</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="3"><code>LPF_FF_C1_BIT[2:0]</code></td>
<td colspan="2"><code>LPF_FF_C1_CODE[1:0]</code></td>
<td colspan="2"><code>LPF_FF_C3_BIT[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LPFILT_LOAD_ACFG_LPFILT2">LPFILT_LOAD_ACFG_LPFILT2</a></h3>
<p>Peripheral: <a href="#mod-SY_LPF">SY_LPF</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>LPF_FF_C2_BIT[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LPFILT_LOAD_ACFG_LPFILT3">LPFILT_LOAD_ACFG_LPFILT3</a></h3>
<p>Peripheral: <a href="#mod-SY_LPF">SY_LPF</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x0F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>LPF_FF_R2_BIT[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG0">VCO_LOAD_ACFG0</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x10</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>KV_MIN</code></td>
<td><code>LADR_SELECT</code></td>
<td><code>KV_DIR_OPNLOP</code></td>
<td><code>KV_INT_OPNLOP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG1">VCO_LOAD_ACFG1</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x11</code><br />
Reset value: <code>0x05</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>KVCAL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x5</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG2">VCO_LOAD_ACFG2</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x12</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>VTN_TUNE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG3">VCO_LOAD_ACFG3</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x13</code><br />
Reset value: <code>0x14</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>R_VTP_TUNE[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x14</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG4">VCO_LOAD_ACFG4</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x14</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>R_VTP_TUNE_LADR[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG5">VCO_LOAD_ACFG5</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x15</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>R_IREF_TUNE[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG6">VCO_LOAD_ACFG6</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x16</code><br />
Reset value: <code>0x0B</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>KV_DIR[1:0]</code></td>
<td colspan="2"><code>KV_INT[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="2"><code>0x3</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_ACFG7">VCO_LOAD_ACFG7</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x17</code><br />
Reset value: <code>0x05</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>V1P5_CALCODE[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x5</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_LOAD_ACFG0">CLKGEN_LOAD_ACFG0</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN_ACFG">CLK_GEN_ACFG</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x18</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>OVRWRT</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>MODE[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_LOAD_ACFG1">CLKGEN_LOAD_ACFG1</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN_ACFG">CLK_GEN_ACFG</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x19</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>OVRWRT_FCAL</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FCAL_EN_ACFG</code></td>
<td><code>CLR_FCAL</code></td>
<td><code>SEND_FCAL</code></td>
<td><code>RUN_FCAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_LOAD_ACFG2">CLKGEN_LOAD_ACFG2</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN_ACFG">CLK_GEN_ACFG</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>TXCLK_CTRL[1:0]</code></td>
<td><code>SY_SEL</code></td>
<td colspan="3"><code>BAND[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_RX_LOAD_ACONFIG0">VTR_RX_LOAD_ACONFIG0</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>CAL[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_RX_LOAD_ACONFIG1">VTR_RX_LOAD_ACONFIG1</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>TEMPCO_C[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_RX_LOAD_ACONFIG2">VTR_RX_LOAD_ACONFIG2</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>TEMPCO_F[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_RXFE_LOAD_ACFG_ANAREG">REG_RXFE_LOAD_ACFG_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_ADC_LOAD_ACFG_ANAREG">REG_ADC_LOAD_ACFG_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x1F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LNA_GAINCFG">LNA_GAINCFG</a></h3>
<p>Peripheral: <a href="#mod-LNA">LNA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x20</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>GAIN_OVR</code></td>
<td colspan="3"><code>GAINCFG[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LNA_CONFIG">LNA_CONFIG</a></h3>
<p>Peripheral: <a href="#mod-LNA">LNA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x21</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>GND_OVR</code></td>
<td><code>DPA</code></td>
<td><code>DTIE</code></td>
<td><code>NGND</code></td>
<td><code>PGND</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LNA_BIAS">LNA_BIAS</a></h3>
<p>Peripheral: <a href="#mod-LNA">LNA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x22</code><br />
Reset value: <code>0x04</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>IRCAL</code></td>
<td><code>IRCLKDIV</code></td>
<td colspan="2"><code>PW[1:0]</code></td>
<td colspan="4"><code>BCURR[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="4"><code>0x4</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MIX_CNTRL">MIX_CNTRL</a></h3>
<p>Peripheral: <a href="#mod-MIXER">MIXER</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x23</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PDLO</code></td>
<td><code>HVCM</code></td>
<td><code>CML</code></td>
<td><code>ETSI</code></td>
<td colspan="4"><code>IBIAS[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MIX_DCOC">MIX_DCOC</a></h3>
<p>Peripheral: <a href="#mod-MIXER">MIXER</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x24</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>QC[3:0]</code></td>
<td colspan="4"><code>IC[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PGA_PGA_GAIN">PGA_PGA_GAIN</a></h3>
<p>Peripheral: <a href="#mod-PGA">PGA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x25</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>GAIN_OVR</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>GAIN[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PGA_PGA_CONF1">PGA_PGA_CONF1</a></h3>
<p>Peripheral: <a href="#mod-PGA">PGA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x26</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>BOOST</code></td>
<td><code>LPM</code></td>
<td colspan="5"><code>IOFS[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PGA_PGA_CONF2">PGA_PGA_CONF2</a></h3>
<p>Peripheral: <a href="#mod-PGA">PGA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x27</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>LPF[1:0]</code></td>
<td colspan="5"><code>QOFS[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ADC_ADC_CTRL">ADC_ADC_CTRL</a></h3>
<p>Peripheral: <a href="#mod-ADC">ADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x28</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FORCE_LGAIN</code></td>
<td><code>HGAIN</code></td>
<td><code>EN_DRST</code></td>
<td><code>LOWPOWER</code></td>
<td><code>REALADC</code></td>
<td><code>ADCRST</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ADC_VTR_CAL">ADC_VTR_CAL</a></h3>
<p>Peripheral: <a href="#mod-ADC">ADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x29</code><br />
Reset value: <code>0x20</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>VTR_CAL[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x20</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ADC_ADC_CAL">ADC_ADC_CAL</a></h3>
<p>Peripheral: <a href="#mod-ADC">ADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2A</code><br />
Reset value: <code>0x10</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>ADC_CAL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x10</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_CAL_CTRL">RFPKD_CAL_CTRL</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CAL1</code></td>
<td><code>CAL0</code></td>
<td><code>ENCAL</code></td>
<td><code>ENCMP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_OCAL0">RFPKD_OCAL0</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>OCAL0[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_OCAL1">RFPKD_OCAL1</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>OCAL1[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_OCAL2">RFPKD_OCAL2</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>OCAL2[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_OCAL3">RFPKD_OCAL3</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x2F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>OCAL3[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_THRESHOLDS">RFPKD_THRESHOLDS</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x30</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>THH_ETSI</code></td>
<td><code>THL_ETSI</code></td>
<td colspan="3"><code>THH[2:0]</code></td>
<td colspan="3"><code>THL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IFPKD_CONTROL">IFPKD_CONTROL</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x31</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MODE</code></td>
<td><code>SELA</code></td>
<td><code>SELB</code></td>
<td><code>ENHC</code></td>
<td><code>ENCMP</code></td>
<td><code>HYST</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IFPKD_THRESHOLDS">IFPKD_THRESHOLDS</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x32</code><br />
Reset value: <code>0xE8</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>THH[3:0]</code></td>
<td colspan="4"><code>THL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0xE</code></td>
<td colspan="4"><code>0x8</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXRAMP_LOAD_ACFG">TXRAMP_LOAD_ACFG</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x33</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>VSET[3:0]</code></td>
<td colspan="4"><code>TC[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_TX_LOAD_ACONFIG0">VTR_TX_LOAD_ACONFIG0</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x34</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>CAL[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_TX_LOAD_ACONFIG1">VTR_TX_LOAD_ACONFIG1</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x35</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>TEMPCO_C[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_TX_LOAD_ACONFIG2">VTR_TX_LOAD_ACONFIG2</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x36</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>TEMPCO_F[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_TX1_LOAD_ACFG_TXREG">REG_TX1_LOAD_ACFG_TXREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x37</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_TX2_LOAD_ACFG_TXREG">REG_TX2_LOAD_ACFG_TXREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x38</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_DDAC">PA_DDAC</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x39</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DDAC[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_PDA">PA_PDA</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>PDA[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_PDO">PA_PDO</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>PDO[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_RMSDET">PA_RMSDET</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>APC_TC[3:0]</code></td>
<td><code>APC_ADET_MODE</code></td>
<td><code>APC_RMSDET_A</code></td>
<td><code>reserved</code></td>
<td><code>EDRIVE</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_APC_REF">PA_APC_REF</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="5"><code>APC_REFSET[4:0]</code></td>
<td colspan="3"><code>APC_REFOS[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="5"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_ENABLES">PA_ENABLES</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NO_RAMP_HOLD</code></td>
<td><code>PD_APC</code></td>
<td><code>CLKPASS</code></td>
<td><code>ODEV_BIAS_VLV</code></td>
<td><code>ODEV_BIAS_DIO</code></td>
<td><code>ODEV_BIAS_FB</code></td>
<td><code>APC_OOK_DEAD_OFF</code></td>
<td><code>CAS_OOK_DEAD_ON</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_APC_MODE">PA_APC_MODE</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x3F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SNS_EN</code></td>
<td><code>reserved</code></td>
<td><code>APC_CINT</code></td>
<td><code>APC_PRE_ADET_GAIN</code></td>
<td><code>APC_GAIN2</code></td>
<td colspan="3"><code>APC_DBFS[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_OB">PA_OB</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x40</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>VCAS[1:0]</code></td>
<td colspan="6"><code>OB[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_ESD">PA_ESD</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x41</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ESD_PDBOT</code></td>
<td><code>ESD_CASON</code></td>
<td><code>FLAGRST</code></td>
<td><code>PDOVFLAG</code></td>
<td colspan="4"><code>FLAGVTH[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_SC">PA_SC</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x42</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>SC[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_OVCLAMP">PA_OVCLAMP</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x43</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PD_OV_CLAMP</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>OVC_TH[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_CAPCODE">PA_CAPCODE</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x44</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>CAPCODE[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_RESCODE">PA_RESCODE</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x45</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>RESCODE[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_TC">PA_TC</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x46</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>TC[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REFCAL_LOAD_ACONFIG_REFCA">REFCAL_LOAD_ACONFIG_REFCA</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x47</code><br />
Reset value: <code>0x80</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>V_ADC</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>DIVIDER[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CPOTP_CP_CONTROL">CPOTP_CP_CONTROL</a></h3>
<p>Peripheral: <a href="#mod-CPOTP">CPOTP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x48</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>VALID[3:0]</code></td>
<td colspan="4"><code>VDDIO[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LBD_LOAD_ACONFIG0">LBD_LOAD_ACONFIG0</a></h3>
<p>Peripheral: <a href="#mod-LBD">LBD</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x49</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>THRESHOLD[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LBD_LOAD_ACONFIG1">LBD_LOAD_ACONFIG1</a></h3>
<p>Peripheral: <a href="#mod-LBD">LBD</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>TRIM[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXADC_CON0">AUXADC_CON0</a></h3>
<p>Peripheral: <a href="#mod-AUXADC">AUXADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="3"><code>SEL_INPUT[2:0]</code></td>
<td colspan="3"><code>SEL_REF[2:0]</code></td>
<td><code>SEL_IBIAS</code></td>
<td><code>VBAT_BYP</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXADC_CON1">AUXADC_CON1</a></h3>
<p>Peripheral: <a href="#mod-AUXADC">AUXADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>ATT0[1:0]</code></td>
<td colspan="2"><code>VBAT_ATT1[1:0]</code></td>
<td colspan="2"><code>VBAT_ATT2[1:0]</code></td>
<td><code>EN_FAST</code></td>
<td><code>VBAT_TRACK</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XO32K_LOAD_ACFG">XO32K_LOAD_ACFG</a></h3>
<p>Peripheral: <a href="#mod-XO32K">XO32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FORCESTART</code></td>
<td><code>LOCURR</code></td>
<td><code>HICURR</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RC32K_LOAD_ACFG0">RC32K_LOAD_ACFG0</a></h3>
<p>Peripheral: <a href="#mod-RC32K">RC32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>DC[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RC32K_LOAD_ACFG1">RC32K_LOAD_ACFG1</a></h3>
<p>Peripheral: <a href="#mod-RC32K">RC32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x4F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DF[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RC32K_LOAD_ACFG2">RC32K_LOAD_ACFG2</a></h3>
<p>Peripheral: <a href="#mod-RC32K">RC32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x50</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FORCESTART</code></td>
<td><code>SYNC_FINECAL</code></td>
<td><code>FASTSETTLE</code></td>
<td><code>HICURR</code></td>
<td><code>CHOP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BG_DIG_LOAD_ACFG_BG">BG_DIG_LOAD_ACFG_BG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x51</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>TRIM[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_RAM_LOAD_ACFG_RAMREG">REG_RAM_LOAD_ACFG_RAMREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x52</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_DIG_LOAD_ACFG_DIGREG">REG_DIG_LOAD_ACFG_DIGREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x53</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>TRIM[3:0]</code></td>
<td><code>EN_MIN_LOAD</code></td>
<td colspan="3"><code>FINE[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BOSC_LOAD_ACFG0">BOSC_LOAD_ACFG0</a></h3>
<p>Peripheral: <a href="#mod-BOSC">BOSC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x54</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>FOSC[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKBUF_DIVIDER_SETTING">CLKBUF_DIVIDER_SETTING</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x55</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>DIV_MODE[1:0]</code></td>
<td colspan="4"><code>DIVX_SET[3:0]</code></td>
<td><code>DIV_RESET</code></td>
<td><code>PDBIAS</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKBUF_DRIVER_SETTING">CLKBUF_DRIVER_SETTING</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x56</code><br />
Reset value: <code>0x66</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>DRV_MODE[1:0]</code></td>
<td colspan="3"><code>IDRV_SET[2:0]</code></td>
<td colspan="3"><code>VGAIN[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x1</code></td>
<td colspan="3"><code>0x4</code></td>
<td colspan="3"><code>0x6</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKBUF_OFFSET_SETTING">CLKBUF_OFFSET_SETTING</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x57</code><br />
Reset value: <code>0x14</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PD_SOUTH</code></td>
<td><code>PHASE_FLIP</code></td>
<td><code>GPIO_ON</code></td>
<td colspan="5"><code>OFFSET[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x14</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XOSC_LOAD_TESTA">XOSC_LOAD_TESTA</a></h3>
<p>Peripheral: <a href="#mod-XO">XO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x80</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>TESTA[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_SY_LOAD_TESTA_VTR">VTR_SY_LOAD_TESTA_VTR</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x81</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TESTA_N2</code></td>
<td><code>TESTA_ST</code></td>
<td><code>TESTA_PCAS</code></td>
<td><code>TESTA_PGATE</code></td>
<td><code>TESTA_VCAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_FBDIV_LOAD_TESTA_ANAREG">REG_FBDIV_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x82</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_CPLF_LOAD_TESTA_ANAREG">REG_CPLF_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x83</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_CLKGEN_LOAD_TESTA_ANAREG">REG_CLKGEN_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x84</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PFDCP_TEST_CONFIG2">PFDCP_TEST_CONFIG2</a></h3>
<p>Peripheral: <a href="#mod-PFDCP">PFDCP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x86</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>FORCE_CP_FF_UP</code></td>
<td><code>FORCE_CP_FF_DN</code></td>
<td><code>TRISTATE_CP_FF</code></td>
<td><code>FORCE_CP_INT_UP</code></td>
<td><code>FORCE_CP_INT_DN</code></td>
<td><code> TRISTATE_CP_INT</code></td>
<td><code>CONN_I_UP</code></td>
<td><code>CONN_I_DN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PFDCP_TEST_CONFIG3">PFDCP_TEST_CONFIG3</a></h3>
<p>Peripheral: <a href="#mod-PFDCP">PFDCP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x87</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>REFCLK_EDGEB</code></td>
<td><code>TEST_CUR_CP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LPFILT_LOAD_TESTA_LPFILT">LPFILT_LOAD_TESTA_LPFILT</a></h3>
<p>Peripheral: <a href="#mod-SY_LPF">SY_LPF</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x88</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>EN_DIAGA_OUT</code></td>
<td><code>EN_DIAGA_IN</code></td>
<td><code>EN_LPF_INT_DIAGA</code></td>
<td><code>EN_LPF_FF_DIAGA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_LOAD_TESTA_VCO">VCO_LOAD_TESTA_VCO</a></h3>
<p>Peripheral: <a href="#mod-SY_VCO">SY_VCO</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x89</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>EN_DIAGA_VDC1P5</code></td>
<td><code>EN_DIAGA_VLADR</code></td>
<td><code>EN_DIAGA_VREG_VCO</code></td>
<td><code>EN_DIAGA_IVCO</code></td>
<td><code>EN_DIAGA_IVCO_INDIODE</code></td>
<td><code>EN_DIAGA_IEXT_INDIODE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_RX_LOAD_TESTA_VTR">VTR_RX_LOAD_TESTA_VTR</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x8B</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TESTA_N2</code></td>
<td><code>TESTA_ST</code></td>
<td><code>TESTA_PCAS</code></td>
<td><code>TESTA_PGATE</code></td>
<td><code>TESTA_VCAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_RXFE_LOAD_TESTA_ANAREG">REG_RXFE_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x8C</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_ADC_LOAD_TESTA_ANAREG">REG_ADC_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x8D</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LNA_TEST">LNA_TEST</a></h3>
<p>Peripheral: <a href="#mod-LNA">LNA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x8E</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TESTA_NBIAS</code></td>
<td><code>TESTA_PBIAS</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MIX_TESTA">MIX_TESTA</a></h3>
<p>Peripheral: <a href="#mod-MIXER">MIXER</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x8F</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>T_VLO</code></td>
<td><code>T_PG</code></td>
<td><code>T_NG</code></td>
<td><code>T_ICGM</code></td>
<td><code>T_GMCM</code></td>
<td><code>T_CMI</code></td>
<td><code>T_CMQ</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PGA_PGA_TEST">PGA_PGA_TEST</a></h3>
<p>Peripheral: <a href="#mod-PGA">PGA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x90</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TA_IOPA_Q</code></td>
<td><code>TA_OVCM_Q</code></td>
<td><code>TA_IOPA_I</code></td>
<td><code>TA_OVCM_I</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PGA_PGA_TEST_DIFF">PGA_PGA_TEST_DIFF</a></h3>
<p>Peripheral: <a href="#mod-PGA">PGA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x91</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>TPN_INP_Q</code></td>
<td><code>TPN_INN_Q</code></td>
<td><code>TPN_OUTP_Q</code></td>
<td><code>TPN_OUTN_Q</code></td>
<td><code>TPN_INP_I</code></td>
<td><code>TPN_INN_I</code></td>
<td><code>TPN_OUTP_I</code></td>
<td><code>TPN_OUTN_I</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ADC_VTR_TEST">ADC_VTR_TEST</a></h3>
<p>Peripheral: <a href="#mod-ADC">ADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x92</code><br />
Reset value: <code>0x04</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>VTRCAL</code></td>
<td colspan="6"><code>TC[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x4</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ADC_ADC_TEST">ADC_ADC_TEST</a></h3>
<p>Peripheral: <a href="#mod-ADC">ADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x93</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>SELAD[3:0]</code></td>
<td><code>BIAS_OVR</code></td>
<td colspan="3"><code>BIAST[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RFPKD_TEST">RFPKD_TEST</a></h3>
<p>Peripheral: <a href="#mod-PKDET">PKDET</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x94</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>GNSTH</code></td>
<td><code>GNSTL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RCAL_LOAD_TESTA_RCAL">RCAL_LOAD_TESTA_RCAL</a></h3>
<p>Peripheral: <a href="#mod-RCAL">RCAL</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x97</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>EN_DIAGA</code></td>
<td colspan="4"><code>RCAL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VTR_TX_LOAD_TESTA_VTR">VTR_TX_LOAD_TESTA_VTR</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x98</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TESTA_N2</code></td>
<td><code>TESTA_ST</code></td>
<td><code>TESTA_PCAS</code></td>
<td><code>TESTA_PGATE</code></td>
<td><code>TESTA_VCAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_TX1_LOAD_TESTA_TXREG">REG_TX1_LOAD_TESTA_TXREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x99</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_TX2_LOAD_TESTA_TXREG">REG_TX2_LOAD_TESTA_TXREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x9A</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_APC_DIAGA">PA_APC_DIAGA</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x9B</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>AD_MUTE</code></td>
<td><code>AD_ADRVCM</code></td>
<td><code>AD_PCLAMP</code></td>
<td><code>AD_GATEBIAS</code></td>
<td><code>AD_IDAC</code></td>
<td><code>AD_IRMSN</code></td>
<td><code>AD_IREF</code></td>
<td><code>AD_IRMSP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PA_BIAS_DIAGA">PA_BIAS_DIAGA</a></h3>
<p>Peripheral: <a href="#mod-PA">PA</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x9C</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>BD_OGND</code></td>
<td><code>BD_ADRV2</code></td>
<td><code>BD_CGND</code></td>
<td><code>BD_ADRV0</code></td>
<td><code>BD_TGND</code></td>
<td><code>BD_LOWBAT</code></td>
<td><code>BD_VCAS</code></td>
<td><code>BD_V0P4</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REFCAL_LOAD_TESTA_REFCAL">REFCAL_LOAD_TESTA_REFCAL</a></h3>
<p>Peripheral: <a href="#mod-REFS">REFS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x9E</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TESTA_ADCREF</code></td>
<td><code>TESTA_SUPN</code></td>
<td><code>TESTA_INN</code></td>
<td><code>TESTA_VPTAT</code></td>
<td><code>TESTA_VBG</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CPOTP_LOAD_TESTA_CP">CPOTP_LOAD_TESTA_CP</a></h3>
<p>Peripheral: <a href="#mod-CPOTP">CPOTP</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0x9F</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TST_PUMP_FILT</code></td>
<td><code>TST_VDDIO</code></td>
<td><code>TST_VFBHR</code></td>
<td><code>TST_VFBLR</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LBD_LOAD_TESTA_ANAREG">LBD_LOAD_TESTA_ANAREG</a></h3>
<p>Peripheral: <a href="#mod-LBD">LBD</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA0</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>COMP_OUT</code></td>
<td><code>V_DIV</code></td>
<td><code>V1P0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXADC_TEST">AUXADC_TEST</a></h3>
<p>Peripheral: <a href="#mod-AUXADC">AUXADC</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA1</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>TESTA[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XO32K_LOAD_TESTA">XO32K_LOAD_TESTA</a></h3>
<p>Peripheral: <a href="#mod-XO32K">XO32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA2</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>LOCURRX</code></td>
<td><code>PDX</code></td>
<td><code>HICURRX</code></td>
<td><code>VDG1</code></td>
<td><code>VDG2</code></td>
<td><code>VOUT</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RC32K_LOAD_TESTA">RC32K_LOAD_TESTA</a></h3>
<p>Peripheral: <a href="#mod-RC32K">RC32K</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA3</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>HICURRX</code></td>
<td><code>CHOPB</code></td>
<td><code>FASTSETTLEX</code></td>
<td><code>VR</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BG_DIG_LOAD_TESTA_BG">BG_DIG_LOAD_TESTA_BG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA4</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="1"><code>IB_2P5UA[0]</code></td>
<td colspan="1"><code>REF_0P6V[0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_RAM_LOAD_TESTA_RAMREG">REG_RAM_LOAD_TESTA_RAMREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA5</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-REG_DIG_LOAD_TESTA_DIGREG">REG_DIG_LOAD_TESTA_DIGREG</a></h3>
<p>Peripheral: <a href="#mod-REGS">REGS</a><br />
Register space: <a href="#map-ACFG">ACFG</a><br />
Offset: <code>0xA6</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SLICE</code></td>
<td><code>VREF</code></td>
<td><code>VFB</code></td>
<td><code>VREG_ANA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_CFG0">CLKGEN_CFG0</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5000</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CRYSTAL_OK</code></td>
<td><code>LV_EN_CLKBUF</code></td>
<td><code>CPU_BOOT_CLK_DIS</code></td>
<td><code>CPU_BOOT_CLK_EN</code></td>
<td><code>RC_CAL_CLK_EN</code></td>
<td><code>DMA_PRIOR</code></td>
<td><code>BOOT_CRYSTAL_CLK_SEL</code></td>
<td><code>CRYSTAL_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_CFG1">CLKGEN_CFG1</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5001</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>VCOUNT_CLK_EN</code></td>
<td><code>PH_CLK_EN</code></td>
<td><code>INT_CLK_EN</code></td>
<td><code>TIMER_CLK_EN</code></td>
<td><code>MOD_CLK_EN</code></td>
<td><code>DEMOD_CLK_EN</code></td>
<td><code>ACFG_CLK_EN</code></td>
<td><code>GPIO_CTL_CLK_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_SW_RST">CLKGEN_SW_RST</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5002</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SPARE3_SW_RST</code></td>
<td><code>SPARE2_SW_RST</code></td>
<td><code>SPARE1_SW_RST</code></td>
<td><code>DEMODLP_SW_RST</code></td>
<td><code>SPARE5_SW_RST</code></td>
<td><code>DEMOD_SW_RST</code></td>
<td><code>MOD_SW_RST</code></td>
<td><code>PH_SW_RST</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_OVR_EN0">CLKGEN_OVR_EN0</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5003</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>VCOUNT_CLK_OVR_EN</code></td>
<td><code>PH_CLK_OVR_EN</code></td>
<td><code>INT_CLK_OVR_EN</code></td>
<td><code>TIMER_CLK_OVR_EN</code></td>
<td><code>MOD_CLK_OVR_EN</code></td>
<td><code>DEMOD_CLK_OVR_EN</code></td>
<td><code>ACFG_CLK_OVR_EN</code></td>
<td><code>GPIO_CTL_CLK_OVR_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_OVR_VAL0">CLKGEN_OVR_VAL0</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5004</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>VCOUNT_CLK_OVR_VAL</code></td>
<td><code>PH_CLK_OVR_VAL</code></td>
<td><code>INT_CLK_OVR_VAL</code></td>
<td><code>TIMER_CLK_OVR_VAL</code></td>
<td><code>MOD_CLK_OVR_VAL</code></td>
<td><code>DEMOD_CLK_OVR_VAL</code></td>
<td><code>ACFG_CLK_OVR_VAL</code></td>
<td><code>GPIO_CTL_CLK_OVR_VAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_OVR_EN1">CLKGEN_OVR_EN1</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5005</code><br />
Reset value: <code>0x10</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>AUXADC_CLK_EN</code></td>
<td><code>PH_BIT_CLK_EN</code></td>
<td><code>CLK_CPOTP_EN</code></td>
<td><code>SEQUENCER_CLK_EN</code></td>
<td><code>RC_CAL_CLK_OVR_EN</code></td>
<td><code>reserved</code></td>
<td><code>DMARD_CLK_OVR_EN</code></td>
<td><code>DMAWR_CLK_OVR_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_OVR_VAL1">CLKGEN_OVR_VAL1</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5006</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CLK_CPOTP_OVR_VAL</code></td>
<td><code>CLK_CPOTP_OVR_EN</code></td>
<td><code>RC_CAL_CLK_OVR_VAL</code></td>
<td><code>reserved</code></td>
<td><code>DMARD_CLK_OVR_VAL</code></td>
<td><code>DMAWR_CLK_OVR_VAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_SYS_RST">CLKGEN_SYS_RST</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5007</code><br />
Reset value: <code>0x08</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CPU_RST</code></td>
<td><code>CPU_RUN</code></td>
<td><code>ACTIVATE_RESET</code></td>
<td colspan="2"><code>RST_CNT_TH[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLKGEN_RC_CAL">CLKGEN_RC_CAL</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5008</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="3"><code>CNTR_CLK_SEL[2:0]</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>REF_CLK_SEL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CLK_GEN_DIV">CLK_GEN_DIV</a></h3>
<p>Peripheral: <a href="#mod-CLK_GEN">CLK_GEN</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5009</code><br />
Reset value: <code>0x0C</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>TIMER2_CLK_SRC[1:0]</code></td>
<td colspan="2"><code>TIMER1_CLK_SRC[1:0]</code></td>
<td colspan="3"><code>CLK_DIV_RATIO[2:0]</code></td>
<td><code>CLK_DIV_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="3"><code>0x6</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE13">RX1CHFLTCOE13</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE13[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE12">RX1CHFLTCOE12</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE12[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE11">RX1CHFLTCOE11</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE11[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE10">RX1CHFLTCOE10</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE10[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE9">RX1CHFLTCOE9</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE9[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE8">RX1CHFLTCOE8</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x500F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE8[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE7">RX1CHFLTCOE7</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5010</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE7[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE6">RX1CHFLTCOE6</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5011</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE6[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE5">RX1CHFLTCOE5</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5012</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE5[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE4">RX1CHFLTCOE4</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5013</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE4[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE3">RX1CHFLTCOE3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5014</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE3[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE2">RX1CHFLTCOE2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5015</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE1">RX1CHFLTCOE1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5016</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOE0">RX1CHFLTCOE0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5017</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX1COE0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOEM0">RX1CHFLTCOEM0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5018</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX1COE10[9:8]</code></td>
<td colspan="2"><code>RX1COE11[9:8]</code></td>
<td colspan="2"><code>RX1COE12[9:8]</code></td>
<td colspan="2"><code>RX1COE13[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOEM1">RX1CHFLTCOEM1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5019</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX1COE6[9:8]</code></td>
<td colspan="2"><code>RX1COE7[9:8]</code></td>
<td colspan="2"><code>RX1COE8[9:8]</code></td>
<td colspan="2"><code>RX1COE9[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOEM2">RX1CHFLTCOEM2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX1COE2[9:8]</code></td>
<td colspan="2"><code>RX1COE3[9:8]</code></td>
<td colspan="2"><code>RX1COE4[9:8]</code></td>
<td colspan="2"><code>RX1COE5[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX1CHFLTCOEM3">RX1CHFLTCOEM3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EYEXEST_EN</code></td>
<td><code>EYEXEST_FAST</code></td>
<td><code>SYNTIMEOUT_PH</code></td>
<td><code>RX_TPSEL</code></td>
<td colspan="2"><code>RX1COE0[9:8]</code></td>
<td colspan="2"><code>RX1COE1[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE13">RX2CHFLTCOE13</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE13[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE12">RX2CHFLTCOE12</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE12[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE11">RX2CHFLTCOE11</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE11[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE10">RX2CHFLTCOE10</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x501F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE10[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE9">RX2CHFLTCOE9</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5020</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE9[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE8">RX2CHFLTCOE8</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5021</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE8[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE7">RX2CHFLTCOE7</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5022</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE7[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE6">RX2CHFLTCOE6</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5023</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE6[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE5">RX2CHFLTCOE5</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5024</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE5[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE4">RX2CHFLTCOE4</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5025</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE4[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE3">RX2CHFLTCOE3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5026</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE3[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE2">RX2CHFLTCOE2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5027</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE1">RX2CHFLTCOE1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5028</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOE0">RX2CHFLTCOE0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5029</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RX2COE0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOEM0">RX2CHFLTCOEM0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX2COE10[9:8]</code></td>
<td colspan="2"><code>RX2COE11[9:8]</code></td>
<td colspan="2"><code>RX2COE12[9:8]</code></td>
<td colspan="2"><code>RX2COE13[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOEM1">RX2CHFLTCOEM1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX2COE6[9:8]</code></td>
<td colspan="2"><code>RX2COE7[9:8]</code></td>
<td colspan="2"><code>RX2COE8[9:8]</code></td>
<td colspan="2"><code>RX2COE9[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOEM2">RX2CHFLTCOEM2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RX2COE2[9:8]</code></td>
<td colspan="2"><code>RX2COE3[9:8]</code></td>
<td colspan="2"><code>RX2COE4[9:8]</code></td>
<td colspan="2"><code>RX2COE5[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RX2CHFLTCOEM3">RX2CHFLTCOEM3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>LARGE_FREQ_ERR</code></td>
<td><code>AFCGAIN_OVR_FLW</code></td>
<td><code>SPARE4</code></td>
<td><code>SPARE3</code></td>
<td colspan="2"><code>RX2COE0[9:8]</code></td>
<td colspan="2"><code>RX2COE1[9:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_GEAR">AFC_GEAR</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>AFCBD</code></td>
<td><code>ENAFC</code></td>
<td colspan="3"><code>AFCGEARH[2:0]</code></td>
<td colspan="3"><code>AFCGEARL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_TIMING">AFC_TIMING</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x502F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>SHWAIT[3:0]</code></td>
<td colspan="4"><code>LGWAIT[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_GAIN1">AFC_GAIN1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5030</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>GEAR_SW[1:0]</code></td>
<td><code>ENFBPLL</code></td>
<td colspan="5"><code>AFCGAIN[12:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_GAIN0">AFC_GAIN0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5031</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>AFCGAIN[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_LIMITER1">AFC_LIMITER1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5032</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ENAFCFRZ</code></td>
<td colspan="7"><code>AFCLIM[14:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_LIMITER0">AFC_LIMITER0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5033</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>AFCLIM[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_READ1">AFC_READ1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5034</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>AFC_CORR[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AFC_READ0">AFC_READ0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5035</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>AFC_CORR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-OOK_CNT1">OOK_CNT1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5036</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>S2P_MAP[1:0]</code></td>
<td><code>OOKFRZEN</code></td>
<td><code>MA_FREQDWN</code></td>
<td><code>RAW_SYN</code></td>
<td><code>SLICER_FAST</code></td>
<td colspan="2"><code>SQUELCH[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SPIKE_THD">SPIKE_THD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5037</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SPIKERM_EN</code></td>
<td colspan="7"><code>SPIKE_THD[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-OOK_PK">OOK_PK</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5038</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>OOKFASTMA</code></td>
<td colspan="3"><code>ATTACK[2:0]</code></td>
<td colspan="4"><code>DECAY[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-OOK_BLOPK">OOK_BLOPK</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5039</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BW_PK[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ZEROIFOFFSET">ZEROIFOFFSET</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>ZEROFF[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSI_THRD">RSSI_THRD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RSSITH[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PHC4GFSK1">PHC4GFSK1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PHCOMPBYP</code></td>
<td colspan="7"><code>PHCOMP4FSK1[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PHC4GFSK0">PHC4GFSK0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PHCOMP2FSK</code></td>
<td colspan="7"><code>PHCOMP4FSK0[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-THD4GFSK1">THD4GFSK1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>THD4GFSK[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-THD4GFSK0">THD4GFSK0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x503F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>THD4GFSK[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CODE4GFSK">CODE4GFSK</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5040</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CODE4GFSK[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RAW_CTRL1">RAW_CTRL1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5041</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>OOK_ZEROG</code></td>
<td colspan="2"><code>RAWGAIN[1:0]</code></td>
<td><code>NON_FRZEN</code></td>
<td><code>CONSCHK_BYP</code></td>
<td colspan="3"><code>RAWEYE[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RAW_CTRL0">RAW_CTRL0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5042</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RAWEYE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SCH_PRD">SCH_PRD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5043</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SCH_FRZEN</code></td>
<td><code>RAWFLT_SEL</code></td>
<td colspan="3"><code>SCHPRD_H[2:0]</code></td>
<td colspan="3"><code>SCHPRD_LOW[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANT_MODE">ANT_MODE</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5044</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>SWANT_TIMER[1:0]</code></td>
<td><code>BYP1P5</code></td>
<td><code>SKIP2PH</code></td>
<td><code>SKIP2PHTH</code></td>
<td colspan="3"><code>ANWAIT[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_CAL4">DC_CAL4</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5045</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ENFZPMEND</code></td>
<td><code>ENAFC_CLKSW</code></td>
<td><code>MATAP</code></td>
<td><code>DC_RST</code></td>
<td><code>DC_FREEZ</code></td>
<td colspan="3"><code>DC_GEAR[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_CAL3">DC_CAL3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5046</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DCINI_CHI[14:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_CAL2">DC_CAL2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5047</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DCINI_CHI[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_CAL1">DC_CAL1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5048</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DCINI_CHQ[14:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_CAL0">DC_CAL0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5049</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DCINI_CHQ[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_EST3">DC_EST3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DCEST_CHI[14:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_EST2">DC_EST2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DCEST_CHI[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_EST1">DC_EST1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="7"><code>DCEST_CHQ[14:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DC_EST0">DC_EST0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DCEST_CHQ[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MDM_CTRL">MDM_CTRL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PH_SRC_SEL</code></td>
<td><code>EN2TB_EST</code></td>
<td colspan="2"><code>PM_PATTERN[1:0]</code></td>
<td colspan="2"><code>DETECTOR[1:0]</code></td>
<td><code>AGC_SLOW</code></td>
<td><code>NONSTDPK</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_OVERRIDE3">AGC_OVERRIDE3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x504F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>AGCOVPKT</code></td>
<td><code>IFPDSLOW</code></td>
<td><code>RFPDSLOW</code></td>
<td><code>SGI_N</code></td>
<td><code>ENRSSIJMP</code></td>
<td><code>JMPDLYLEN</code></td>
<td><code>ENJMPRX</code></td>
<td><code>RST_PKDT_PERIOD</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_OVERRIDE2">AGC_OVERRIDE2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5050</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>MEASWIN[3:0]</code></td>
<td colspan="4"><code>SETTLEWIN[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_OVERRIDE1">AGC_OVERRIDE1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5051</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RFPD_DECAY[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_OVERRIDE0">AGC_OVERRIDE0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5052</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>IFPD_DECAY[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LNA_PGA_MAX">LNA_PGA_MAX</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5053</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CC_ASSESS_SEL</code></td>
<td colspan="3"><code>LNA_MAX[2:0]</code></td>
<td><code>LNA_PGA_OVR</code></td>
<td colspan="3"><code>PGA_MAX[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSIJMPTHD">RSSIJMPTHD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5054</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RSSIJMP_UP</code></td>
<td colspan="7"><code>RSSIJMPTHD[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSI_COMP">RSSI_COMP</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5055</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RSSIJMP_DWN</code></td>
<td colspan="7"><code>RSSI_COMP[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PMDETTHD">PMDETTHD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5056</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SKIPSYN</code></td>
<td colspan="7"><code>PREATH[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-INVPMDET_THD">INVPMDET_THD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5057</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>ANT2PM_THD[3:0]</code></td>
<td colspan="4"><code>INV_PREATH[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE8">TXFLTCOE8</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5058</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE8[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE7">TXFLTCOE7</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5059</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE7[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE6">TXFLTCOE6</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE6[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE5">TXFLTCOE5</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE5[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE4">TXFLTCOE4</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE4[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE3">TXFLTCOE3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE3[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE2">TXFLTCOE2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE1">TXFLTCOE1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x505F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXFLTCOE0">TXFLTCOE0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5060</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXCOE0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXNCOMOD3">TXNCOMOD3</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5061</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ENMANCH</code></td>
<td><code>ENINV_RXBIT</code></td>
<td><code>ENINV_TXBIT</code></td>
<td><code>ENINV_FD</code></td>
<td><code>TXOSRX2</code></td>
<td><code>TXOSRX4</code></td>
<td colspan="2"><code>TXNCOMOD[25:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXNCOMOD2">TXNCOMOD2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5062</code><br />
Reset value: <code>0xC9</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXNCOMOD[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xC9</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXNCOMOD1">TXNCOMOD1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5063</code><br />
Reset value: <code>0xC3</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXNCOMOD[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xC3</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXNCOMOD0">TXNCOMOD0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5064</code><br />
Reset value: <code>0x80</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXNCOMOD[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x80</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IF_FREQ2">IF_FREQ2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5065</code><br />
Reset value: <code>0x08</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>DSMCLK_INV</code></td>
<td><code>SMCLK_DIV2</code></td>
<td><code>ADC_GAIN_COR_EN</code></td>
<td><code>ZEROIF</code></td>
<td><code>FIXIF</code></td>
<td><code>ENINV_ADCQ</code></td>
<td colspan="2"><code>IF_FREQ[17:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IF_FREQ1">IF_FREQ1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5066</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>IF_FREQ[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IF_FREQ0">IF_FREQ0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5067</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>IF_FREQ[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DSM_CTRL">DSM_CTRL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5068</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>DSMCLK_SEL</code></td>
<td><code>DSM_MODE</code></td>
<td><code>DSMDT_EN</code></td>
<td><code>DSMDTTP</code></td>
<td><code>DSM_RST</code></td>
<td><code>DSM_LSB</code></td>
<td colspan="2"><code>DSM_ORDER[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_RST">DMA_RST</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5069</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SPI_WRBUFF_CLEAN</code></td>
<td><code>SPI_RDBUFF_CLEAN</code></td>
<td><code>DMARD_2SPI_CLEAN</code></td>
<td><code>RD_DMA_CLEAN</code></td>
<td><code>WR_DMA_CLEAN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_WROFF_LSBS">DMA_WROFF_LSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMAWR_OFF[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_RDOFF_LSBS">DMA_RDOFF_LSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMARD_OFF[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_WROFF_MSBS">DMA_WROFF_MSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMAWR_OFF[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_CFG">DMA_CFG</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>DMA_SEL_THRESH16</code></td>
<td><code>SPI_RDBUF_BYTE_INT_ENB</code></td>
<td><code>DUMP_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_RDOFF_MSBS">DMA_RDOFF_MSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMARD_OFF[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMARD_VALID">DMARD_VALID</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x506F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMARD_VALID_BYTES[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF0">CMD_BUFF0</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5070</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF1">CMD_BUFF1</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5071</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF2">CMD_BUFF2</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5072</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF3">CMD_BUFF3</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5073</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF3[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF4">CMD_BUFF4</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5074</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF4[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF5">CMD_BUFF5</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5075</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF5[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF6">CMD_BUFF6</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5076</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF6[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF7">CMD_BUFF7</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5077</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF7[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF8">CMD_BUFF8</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5078</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF8[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF9">CMD_BUFF9</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5079</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF9[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF10">CMD_BUFF10</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF10[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF11">CMD_BUFF11</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF11[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF12">CMD_BUFF12</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF12[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF13">CMD_BUFF13</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF13[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF14">CMD_BUFF14</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF14[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CMD_BUFF15">CMD_BUFF15</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x507F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CMD_BUFF15[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FAST_RES_A">FAST_RES_A</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5080</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FAST_RES_A[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FAST_RES_B">FAST_RES_B</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5081</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FAST_RES_B[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FAST_RES_C">FAST_RES_C</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5082</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FAST_RES_C[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FAST_RES_D">FAST_RES_D</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5083</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FAST_RES_D[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CTS">CTS</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5084</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CTS[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SPI_STATUS">SPI_STATUS</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5085</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>WARM_BOOT</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FAST_PEND</code></td>
<td><code>NEW_COMMAND</code></td>
<td><code>SPI_LLRAM_OVERLAY</code></td>
<td><code>UNDERRUN</code></td>
<td><code>OVERWRITE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CURR_OPCODE">CURR_OPCODE</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5086</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CURR_OPCODE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMAWR_WRPNT_LSB">DMAWR_WRPNT_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5087</code><br />
Reset value: <code>0x3F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMAWR_WRPNT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x3F</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMARD_WRPNT_LSB">DMARD_WRPNT_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5088</code><br />
Reset value: <code>0x3F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMARD_WRPNT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x3F</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_WRPNT_MSBS">DMA_WRPNT_MSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5089</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMAWR_WRPNT[10:8]</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMARD_WRPNT[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMAWR_BASE_LSB">DMAWR_BASE_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508A</code><br />
Reset value: <code>0x80</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMAWR_BASE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x80</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMARD_BASE_LSB">DMARD_BASE_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508B</code><br />
Reset value: <code>0xC0</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMARD_BASE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xC0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMA_BASE_MSBS">DMA_BASE_MSBS</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508C</code><br />
Reset value: <code>0x77</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>DMAWR_BASE[11:8]</code></td>
<td colspan="4"><code>DMARD_BASE[11:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x7</code></td>
<td colspan="4"><code>0x7</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMAWR_LIMIT_LSB">DMAWR_LIMIT_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508D</code><br />
Reset value: <code>0x3F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMAWR_LIMIT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x3F</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMARD_LIMIT_LSB">DMARD_LIMIT_LSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DMARD_LIMIT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMARD_LIMIT_MSB">DMARD_LIMIT_MSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x508F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMARD_LIMIT[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SPI_CMD_STATUS">SPI_CMD_STATUS</a></h3>
<p>Peripheral: <a href="#mod-SPI">SPI</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5091</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CMD_BUF_CLEAN</code></td>
<td><code>SPI_ACTIVE</code></td>
<td><code>CMD_ERROR</code></td>
<td colspan="5"><code>CMD_COUNT[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DMAWR_LIMIT_MSB">DMAWR_LIMIT_MSB</a></h3>
<p>Peripheral: <a href="#mod-SPI_DMA">SPI_DMA</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5092</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>DMAWR_LIMIT[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_CNT1">VCO_CNT1</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5093</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>T_VCO_CNT1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_CNT0">VCO_CNT0</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5094</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>T_VCO_CNT0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-W_SIZE">W_SIZE</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5095</code><br />
Reset value: <code>0x19</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>W_SIZE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x19</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_CAP1">VCO_CAP1</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5096</code><br />
Reset value: <code>0x80</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>VCO_CAP[10:3]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x80</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-VCO_CAP0">VCO_CAP0</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5097</code><br />
Reset value: <code>0x08</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>VCO_CAP[2:0]</code></td>
<td><code>VCO_CAP_MSB</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x4</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-V_CFG">V_CFG</a></h3>
<p>Peripheral: <a href="#mod-VCO_COUNT">VCO_COUNT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5098</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>START_CAL_FROM[3:0]</code></td>
<td><code>ABORT</code></td>
<td><code>RUN_ONCE</code></td>
<td><code>CALC_NEW_CAP</code></td>
<td><code>VCO_STAT</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_SEL0">IO_SEL0</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5099</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_GPIO0[1:0]</code></td>
<td colspan="5"><code>GPIO0_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_SEL1">IO_SEL1</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509A</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_GPIO1[1:0]</code></td>
<td colspan="5"><code>GPIO1_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_SEL2">IO_SEL2</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509B</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_GPIO2[1:0]</code></td>
<td colspan="5"><code>GPIO2_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_SEL3">IO_SEL3</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509C</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_GPIO3[1:0]</code></td>
<td colspan="5"><code>GPIO3_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_SDO">IO_SDO</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509D</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_SDO[1:0]</code></td>
<td colspan="5"><code>SDO_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_NIRQ">IO_NIRQ</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509E</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>ODRV_STR_NIRQ[1:0]</code></td>
<td colspan="5"><code>NIRQ_SEL[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANT_CFG">ANT_CFG</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x509F</code><br />
Reset value: <code>0x77</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="3"><code>LNA_SW_CTRL[2:0]</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>ANT_SW_CTRL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x7</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x7</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DIR_TX_DATA_SEL">DIR_TX_DATA_SEL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>DIR_MOD_TX_DATA_SEL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IO_ASEL">IO_ASEL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A1</code><br />
Reset value: <code>0x55</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>ASEL_GPIO3[1:0]</code></td>
<td colspan="2"><code>ASEL_GPIO2[1:0]</code></td>
<td colspan="2"><code>ASEL_GPIO1[1:0]</code></td>
<td colspan="2"><code>ASEL_GPIO0[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x1</code></td>
<td colspan="2"><code>0x1</code></td>
<td colspan="2"><code>0x1</code></td>
<td colspan="2"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_GPIO0_CTRL">HV_GPIO0_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A2</code><br />
Reset value: <code>0x52</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_GPIO0</code></td>
<td><code>PD_IOA_GPIO0</code></td>
<td><code>PD_ODRV_GPIO0</code></td>
<td><code>PD_IDRV_GPIO0</code></td>
<td colspan="4"><code>GPIO0_CTRL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td colspan="4"><code>0x2</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_GPIO1_CTRL">HV_GPIO1_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A3</code><br />
Reset value: <code>0x56</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_GPIO1</code></td>
<td><code>PD_IOA_GPIO1</code></td>
<td><code>PD_ODRV_GPIO1</code></td>
<td><code>PD_IDRV_GPIO1</code></td>
<td colspan="4"><code>GPIO1_CTRL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td colspan="4"><code>0x6</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_GPIO2_CTRL">HV_GPIO2_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A4</code><br />
Reset value: <code>0x52</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_GPIO2</code></td>
<td><code>PD_IOA_GPIO2</code></td>
<td><code>PD_ODRV_GPIO2</code></td>
<td><code>PD_IDRV_GPIO2</code></td>
<td colspan="4"><code>GPIO2_CTRL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td colspan="4"><code>0x2</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_GPIO3_CTRL">HV_GPIO3_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A5</code><br />
Reset value: <code>0x52</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_GPIO3</code></td>
<td><code>PD_IOA_GPIO3</code></td>
<td><code>PD_ODRV_GPIO3</code></td>
<td><code>PD_IDRV_GPIO3</code></td>
<td colspan="4"><code>GPIO3_CTRL[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td colspan="4"><code>0x2</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_SDO_CTRL">HV_SDO_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A6</code><br />
Reset value: <code>0x97</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_SDO</code></td>
<td><code>reserved</code></td>
<td><code>PD_ODRV_SDO</code></td>
<td><code>PD_IDRV_SDO</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>SDO_CTRL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x7</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_NIRQ_CTRL">HV_NIRQ_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A7</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EN_PUP_NIRQ</code></td>
<td><code>reserved</code></td>
<td><code>PD_ODRV_NIRQ</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>NIRQ_CTRL[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_IOIN_READ">HV_IOIN_READ</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>I_SCK</code></td>
<td><code>I_SDI</code></td>
<td><code>I_SDO</code></td>
<td><code>I_NSEL</code></td>
<td><code>I_GPIO3</code></td>
<td><code>I_GPIO2</code></td>
<td><code>I_GPIO1</code></td>
<td><code>I_GPIO0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_IOOUT_READ">HV_IOOUT_READ</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50A9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>O_NIRQ</code></td>
<td><code>reserved</code></td>
<td><code>O_SDO</code></td>
<td><code>I_CTS1</code></td>
<td><code>O_GPIO3</code></td>
<td><code>O_GPIO2</code></td>
<td><code>O_GPIO1</code></td>
<td><code>O_GPIO0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_MISC0_CTRL">HV_MISC0_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AA</code><br />
Reset value: <code>0x1F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>PDACFG_MI</code></td>
<td><code>PDACFG_TX</code></td>
<td><code>PDACFG_RX</code></td>
<td><code>PDACFG_SY</code></td>
<td><code>PDACFG_32K</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_MISC1_CTRL">HV_MISC1_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AB</code><br />
Reset value: <code>0x1F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>HV_SPARE_HIGH_0</code></td>
<td><code>HV_SPARE_LOW_0</code></td>
<td><code>RST_ACFG_MI</code></td>
<td><code>RST_ACFG_TX</code></td>
<td><code>RST_ACFG_RX</code></td>
<td><code>RST_ACFG_SY</code></td>
<td><code>RST_ACFG_32K</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_MISC2_CTRL">HV_MISC2_CTRL</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AC</code><br />
Reset value: <code>0x0F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SEL32XO</code></td>
<td><code>EN_RC32K</code></td>
<td><code>EN_XO32K</code></td>
<td><code>BYPASS_REG_RAM</code></td>
<td><code>ENREG_RAM</code></td>
<td><code>ENREG_VBATTX</code></td>
<td><code>ENREG_VBATD</code></td>
<td><code>ENREG_VBATA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-HV_SDO_IDLE">HV_SDO_IDLE</a></h3>
<p>Peripheral: <a href="#mod-GPIO_CTRL">GPIO_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AD</code><br />
Reset value: <code>0x03</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>HV_SPARE_HIGH_1</code></td>
<td><code>HV_SPARE_LOW_1</code></td>
<td><code>EN_PUP_SCLK</code></td>
<td><code>EN_PUP_SDI</code></td>
<td><code>EN_IOCLK32K</code></td>
<td><code>SDO_OUT_DEF_VAL</code></td>
<td><code>AUTO_SDO</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_GPIO0">TEST_GPIO0</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_GPIO0[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_GPIO1">TEST_GPIO1</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50AF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_GPIO1[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_GPIO2">TEST_GPIO2</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_GPIO2[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_NIRQ">TEST_NIRQ</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_NIRQ[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_GPIO3">TEST_GPIO3</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_GPIO3[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TEST_SDO">TEST_SDO</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>TEST_SDO[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MOD_4FSK_PH_2FSK">MOD_4FSK_PH_2FSK</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B4</code><br />
Reset value: <code>0xE4</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>MINUS_3_LEVEL_MAP[1:0]</code></td>
<td colspan="2"><code>MINUS_1_LEVEL_MAP[1:0]</code></td>
<td colspan="2"><code>PLUS_1_LEVEL_MAP[1:0]</code></td>
<td colspan="2"><code>PLUS_3_LEVEL_MAP[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x3</code></td>
<td colspan="2"><code>0x2</code></td>
<td colspan="2"><code>0x1</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_POLYNOM_1">CRC1_POLYNOM_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_POLYNOM[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_POLYNOM_2">CRC1_POLYNOM_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_POLYNOM[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_SEED_1">CRC1_SEED_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_SEED[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_SEED_2">CRC1_SEED_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_SEED[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_RESULT_1">CRC1_RESULT_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50B9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_RESULT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC1_RESULT_2">CRC1_RESULT_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC1_RESULT[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_POLYNOM_1">CRC2_POLYNOM_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_POLYNOM[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_POLYNOM_2">CRC2_POLYNOM_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_POLYNOM[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_POLYNOM_3">CRC2_POLYNOM_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_POLYNOM[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_POLYNOM_4">CRC2_POLYNOM_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_POLYNOM[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_SEED_1">CRC2_SEED_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50BF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_SEED[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_SEED_2">CRC2_SEED_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_SEED[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_SEED_3">CRC2_SEED_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_SEED[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_SEED_4">CRC2_SEED_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_SEED[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_RESULT_1">CRC2_RESULT_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_RESULT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_RESULT_2">CRC2_RESULT_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_RESULT[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_RESULT_3">CRC2_RESULT_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_RESULT[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CRC2_RESULT_4">CRC2_RESULT_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRC2_RESULT[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PN_POLYNOM_1">PN_POLYNOM_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C7</code><br />
Reset value: <code>0x08</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PN_POLYNOM[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x8</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PN_POLYNOM_2">PN_POLYNOM_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C8</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PN_POLYNOM[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PN_SEED_1">PN_SEED_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50C9</code><br />
Reset value: <code>0xFF</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PN_SEED[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xFF</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PN_SEED_2">PN_SEED_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CA</code><br />
Reset value: <code>0xFF</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PN_SEED[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xFF</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PN_BIT_NUM_TO_USE">PN_BIT_NUM_TO_USE</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CB</code><br />
Reset value: <code>0x3F</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>POSTAMBLE_LEN[3:0]</code></td>
<td colspan="4"><code>PN_BIT_NUM_TO_USE[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x3</code></td>
<td colspan="4"><code>0xF</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_LENGTH">PREAM_LENGTH</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PREAM_LENGTH[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_CONFIG_1">PREAM_CONFIG_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PREAM_MAN_CONST_1_OR_0</code></td>
<td><code>PREAM_1010</code></td>
<td><code>PREAM_0101</code></td>
<td><code>PREAM_MAN_EN</code></td>
<td><code>PREAM_FIRST_1_OR_0</code></td>
<td><code>EN_3OUT6</code></td>
<td><code>PREAM_LEN_UNIT</code></td>
<td colspan="1"><code>PREAM_LENGTH[8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_CONFIG_2">PREAM_CONFIG_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="3"><code>PREAM_NUM_ERRORS_ALWD[2:0]</code></td>
<td colspan="5"><code>PREAM_PATTERN_LENGTH[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="3"><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_WORD_1">PREAM_WORD_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50CF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PREAM_WORD[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_WORD_2">PREAM_WORD_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PREAM_WORD[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_WORD_3">PREAM_WORD_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PREAM_WORD[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PREAM_WORD_4">PREAM_WORD_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PREAM_WORD[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC_CONFIG">SYNC_CONFIG</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SYNC_ALLOW_ERRORS_BEGINING_ONLY</code></td>
<td colspan="3"><code>SYNC_NUM_ERRORS_ALWD[2:0]</code></td>
<td><code>SYNC_4FSK_EN</code></td>
<td><code>SYNC_MAN_EN</code></td>
<td><code>DUAL_SYNC_EN</code></td>
<td><code>reserved</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC1_WORD_1">SYNC1_WORD_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC1_WORD[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC1_WORD_2">SYNC1_WORD_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC1_WORD[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC1_WORD_3">SYNC1_WORD_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC1_WORD[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC1_WORD_4">SYNC1_WORD_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC1_WORD[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_TEST">PH_TEST</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TEST_PN_AS_DATA_SOURCE</code></td>
<td><code>reserved</code></td>
<td><code>ZERO_IF_EN</code></td>
<td colspan="2"><code>TEST_BUS_MUX[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SY_CTL1">SY_CTL1</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50D9</code><br />
Reset value: <code>0x0A</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>TX_BCLK_EN</code></td>
<td><code>RX_BCLK_EN</code></td>
<td><code>EN_VTR_SY</code></td>
<td><code>reserved</code></td>
<td><code>PD_FBDIV</code></td>
<td><code>ENREG_FBDIV</code></td>
<td><code>PD_CLKGEN</code></td>
<td><code>ENREG_CLKGEN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SY_CTL2">SY_CTL2</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DA</code><br />
Reset value: <code>0x62</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PLL_STL_AID</code></td>
<td><code>PD_LPFILT</code></td>
<td><code>PD_PFDCP</code></td>
<td><code>ENREG_CPLF</code></td>
<td><code>reserved</code></td>
<td><code>CENTER_VCO</code></td>
<td><code>PD_VCO</code></td>
<td><code>ENREG_VCO</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TX_CTL">TX_CTL</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>EN_TXRAMP</code></td>
<td><code>EN_VTR_RX</code></td>
<td><code>EN_VTR_TX</code></td>
<td><code>ENREG_TX2</code></td>
<td><code>ENREG_TX1</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RXFE_CTL">RXFE_CTL</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DC</code><br />
Reset value: <code>0xBE</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PD_ADC</code></td>
<td><code>ENREG_ADC</code></td>
<td><code>PD_IFPKD</code></td>
<td><code>PD_RFPKD</code></td>
<td><code>PD_PGA</code></td>
<td><code>PD_MIX</code></td>
<td><code>PD_LNA</code></td>
<td><code>ENREG_RXFE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BP_CTL1">BP_CTL1</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>BYPASS_REG_RXFE</code></td>
<td><code>BYPASS_REG_ADC</code></td>
<td><code>reserved</code></td>
<td><code>BYPASS_REG_CPLF</code></td>
<td><code>BYPASS_REG_FBDIV</code></td>
<td><code>BYPASS_REG_CLKGEN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BP_CTL2">BP_CTL2</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>BYPASS_REG_TX2</code></td>
<td><code>BYPASS_REG_TX1</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANA_MISC1">ANA_MISC1</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50DF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>APC_OVLD_PA</code></td>
<td><code>PAD_OV_PA</code></td>
<td><code>reserved</code></td>
<td><code>EN_AUXADC</code></td>
<td><code>CMPOUT_REFCAL</code></td>
<td><code>reserved</code></td>
<td><code>CMPLATCH_REFCAL_B</code></td>
<td><code>EN_CMP_REFCAL</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANA_MISC2">ANA_MISC2</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E0</code><br />
Reset value: <code>0x04</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>BATT_FAIL_LBD</code></td>
<td><code>EN_LBD</code></td>
<td><code>VPP_READY</code></td>
<td><code>LVI_CPOTP</code></td>
<td><code>PD_RCAL</code></td>
<td><code>EN_BG_ANA</code></td>
<td><code>ENREG_CPOTP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANA_MISC3">ANA_MISC3</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E1</code><br />
Reset value: <code>0x03</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>DCDQ_IFPKD</code></td>
<td><code>DCDI_IFPKD</code></td>
<td><code>CMPH_RFPKD</code></td>
<td><code>CMPL_RFPKD</code></td>
<td><code>reserved</code></td>
<td><code>NVM_DIN</code></td>
<td><code>NVM_RSTB</code></td>
<td><code>NVM_CEB</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANA_MISC4">ANA_MISC4</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E2</code><br />
Reset value: <code>0x05</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="2"><code>MODE_OTP[1:0]</code></td>
<td colspan="2"><code>ASEL_RCAL[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x1</code></td>
<td colspan="2"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LV_SPARE1">LV_SPARE1</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SPARE_LV1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-LV_SPARE2">LV_SPARE2</a></h3>
<p>Peripheral: <a href="#mod-ANALOG_CTRL">ANALOG_CTRL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SPARE_LV2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_CTN0">FREQ_CTN0</a></h3>
<p>Peripheral: <a href="#mod-RC_CAL">RC_CAL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WIN_SIZE0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_CTN1">FREQ_CTN1</a></h3>
<p>Peripheral: <a href="#mod-RC_CAL">RC_CAL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WIN_SIZE1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CNT_VAL0">CNT_VAL0</a></h3>
<p>Peripheral: <a href="#mod-RC_CAL">RC_CAL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E7</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CNT_VAL0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CNT_VAL1">CNT_VAL1</a></h3>
<p>Peripheral: <a href="#mod-RC_CAL">RC_CAL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E8</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CNT_VAL1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CNT_EN_STAT">CNT_EN_STAT</a></h3>
<p>Peripheral: <a href="#mod-RC_CAL">RC_CAL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50E9</code><br />
Reset value: <code>0x08</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>START</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXADC">AUXADC</a></h3>
<p>Peripheral: <a href="#mod-AUXADC_DIG">AUXADC_DIG</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50EA</code><br />
Reset value: <code>0xA0</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>UDTIME[3:0]</code></td>
<td><code>BUSY_SW_RESET</code></td>
<td><code>CLKEDGEB</code></td>
<td><code>AUXMODE</code></td>
<td><code>ADCEN</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0xA</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXDAT0">AUXDAT0</a></h3>
<p>Peripheral: <a href="#mod-AUXADC_DIG">AUXADC_DIG</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50EB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SAMP[10:3]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AUXDAT1">AUXDAT1</a></h3>
<p>Peripheral: <a href="#mod-AUXADC_DIG">AUXADC_DIG</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50EC</code><br />
Reset value: <code>0x01</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="3"><code>SAMP[2:0]</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>FRST_SAMP_B</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RAWSARDAT">RAWSARDAT</a></h3>
<p>Peripheral: <a href="#mod-AUXADC_DIG">AUXADC_DIG</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50ED</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RAW_SAR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SEQ_CFG0">SEQ_CFG0</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50EE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NSEL_EN</code></td>
<td><code>MOD_RAMPDONE_CLOSE_EN</code></td>
<td><code>RAMPDONE_MOD_EN</code></td>
<td><code>PKRCV_PH_EN</code></td>
<td><code>SEQ_EN</code></td>
<td><code>SW_RESET</code></td>
<td><code>PA_RAMP_IRPT_EN</code></td>
<td><code>SW_START</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CNT_TH0">CNT_TH0</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50EF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CNT_TH[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CNT_TH1">CNT_TH1</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F0</code><br />
Reset value: <code>0x11</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>MODEM_PH_TH[3:0]</code></td>
<td colspan="4"><code>CNT_TH[11:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x1</code></td>
<td colspan="4"><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SEQ_CFG3">SEQ_CFG3</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>SW_CLOSE</code></td>
<td colspan="6"><code>CLOSE_HW_DLY_TH[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WUT_EN_CTRL">WUT_EN_CTRL</a></h3>
<p>Peripheral: <a href="#mod-WUT">WUT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RST_BLK</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>CAL_SEL[2:0]</code></td>
<td><code>EN_32K</code></td>
<td><code>WUT_FUNCTION_EN</code></td>
<td><code>CAL_FUNCTION_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WUT_INT_CTRL">WUT_INT_CTRL</a></h3>
<p>Peripheral: <a href="#mod-WUT">WUT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CAL_INT_ACK</code></td>
<td><code>CAL_INT</code></td>
<td><code>CAL_STAT</code></td>
<td><code>EN_CAL_INT</code></td>
<td><code>WUT_INT_ACK</code></td>
<td><code>WUT_INT</code></td>
<td><code>WUT_STAT</code></td>
<td><code>EN_WUT_INT</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WUT_M_LSB">WUT_M_LSB</a></h3>
<p>Peripheral: <a href="#mod-WUT">WUT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WUT_M[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WUT_M_MSB">WUT_M_MSB</a></h3>
<p>Peripheral: <a href="#mod-WUT">WUT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WUT_M[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WUT_R">WUT_R</a></h3>
<p>Peripheral: <a href="#mod-WUT">WUT</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="5"><code>WUT_R[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DIR_MODE_CFG0">DIR_MODE_CFG0</a></h3>
<p>Peripheral: <a href="#mod-DIR_OFF_MODE">DIR_OFF_MODE</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>POLARITY</code></td>
<td colspan="2"><code>SCALE_FACTOR[1:0]</code></td>
<td><code>LOCK</code></td>
<td><code>SW_RST</code></td>
<td><code>MSB_FIRST</code></td>
<td><code>ENABLE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DIR_MODE_RDBK">DIR_MODE_RDBK</a></h3>
<p>Peripheral: <a href="#mod-DIR_OFF_MODE">DIR_OFF_MODE</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DATA_IN[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ARRIVAL_CTRL">ARRIVAL_CTRL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50F9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>ARRIVING_SRC[1:0]</code></td>
<td><code>ARRIVAL_DET_EN</code></td>
<td colspan="5"><code>ARR_TOLER[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ARRIVAL_THD">ARRIVAL_THD</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ARR_Q_PM</code></td>
<td><code>ARR_Q_SYNC</code></td>
<td><code>BCR_SW_SYCW</code></td>
<td><code>SKIP_PMDET</code></td>
<td colspan="4"><code>ARRIVALTHD[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ONE_SHOT_AFC">ONE_SHOT_AFC</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ONESHOT_AFC_EN</code></td>
<td><code>BCR_ALIGN_EN</code></td>
<td><code>EST_OSR_EN</code></td>
<td><code>AFCMA_EN</code></td>
<td colspan="4"><code>ONESHOT_WAITCNT[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ARR_QUAL">ARR_QUAL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>EYE_QUA_SEL</code></td>
<td colspan="7"><code>ARRQUAL[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ0_MASK">NIRQ0_MASK</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_MASK_7</code></td>
<td><code>NIRQ_MASK_6</code></td>
<td><code>NIRQ_MASK_5</code></td>
<td><code>NIRQ_MASK_4</code></td>
<td><code>NIRQ_MASK_3</code></td>
<td><code>NIRQ_MASK_2</code></td>
<td><code>NIRQ_MASK_1</code></td>
<td><code>NIRQ_MASK_0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ1_MASK">NIRQ1_MASK</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_MASK_15</code></td>
<td><code>NIRQ_MASK_14</code></td>
<td><code>NIRQ_MASK_13</code></td>
<td><code>NIRQ_MASK_12</code></td>
<td><code>NIRQ_MASK_11</code></td>
<td><code>NIRQ_MASK_10</code></td>
<td><code>NIRQ_MASK_9</code></td>
<td><code>NIRQ_MASK_8</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ2_MASK">NIRQ2_MASK</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x50FF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_MASK_23</code></td>
<td><code>NIRQ_MASK_22</code></td>
<td><code>NIRQ_MASK_21</code></td>
<td><code>NIRQ_MASK_20</code></td>
<td><code>NIRQ_MASK_19</code></td>
<td><code>NIRQ_MASK_18</code></td>
<td><code>NIRQ_MASK_17</code></td>
<td><code>NIRQ_MASK_16</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MCSTAT">MCSTAT</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5100</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PARITYEN</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>ERR</code></td>
<td><code>MBUSY</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MCMD">MCMD</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5101</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>MINT0</code></td>
<td><code>MINT1</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>MCMD[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RADDRLO">RADDRLO</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5102</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RADDR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RADDRMD">RADDRMD</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5103</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RADDR[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WADDRLO">WADDRLO</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5104</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WADDR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WADDRMD">WADDRMD</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5105</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>WADDR[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MMDATA">MMDATA</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5106</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MDATA[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SBDATA">SBDATA</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5107</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SBDATA</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MSIZELO">MSIZELO</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5108</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MSIZE[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MSIZEHI">MSIZEHI</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5109</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MSIZE[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NVTIM0">NVTIM0</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>DIV100NS[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NVTIM1">NVTIM1</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="4"><code>DIV1US[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NVTIM2">NVTIM2</a></h3>
<p>Peripheral: <a href="#mod-MEMCTL">MEMCTL</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td colspan="6"><code>DIV50US[5:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC2_WORD_1">SYNC2_WORD_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC2_WORD[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC2_WORD_2">SYNC2_WORD_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC2_WORD[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC2_WORD_3">SYNC2_WORD_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x510F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC2_WORD[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC2_WORD_4">SYNC2_WORD_4</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5110</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SYNC2_WORD[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SYNC_LEN_CONFIG">SYNC_LEN_CONFIG</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5111</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>RXQ_SYNC</code></td>
<td colspan="4"><code>SYNC_LEN[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ARRIVAL_RSSI">ARRIVAL_RSSI</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5112</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ARR_SQUELCH</code></td>
<td colspan="7"><code>RSSI_ARR_THD[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSI_MUTE">RSSI_MUTE</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5113</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>RSSI_SEL[1:0]</code></td>
<td><code>RSSI_HIGH_EN</code></td>
<td><code>RSSI_LOW_EN</code></td>
<td><code>MUTE_RSSI_SEL</code></td>
<td colspan="3"><code>MUTE_RSSI_CNT[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSI_THRD_BL">RSSI_THRD_BL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5114</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BL_RSSITH[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RESERVE_CTRL">RESERVE_CTRL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5115</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RES_HF_PHCOMP</code></td>
<td><code>RES_PUL_CORR</code></td>
<td><code>RES_PMRST</code></td>
<td><code>RES_LOCKUP_BYP</code></td>
<td><code>RES_OOK_PKTRUNK</code></td>
<td><code>RES_ARR_RST_EN</code></td>
<td><code>SPARE6</code></td>
<td><code>SPARE5</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SEQ_CFG2">SEQ_CFG2</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>BUSY</code></td>
<td><code>MODEM_ENABLED</code></td>
<td colspan="5"><code>PA_RAMPDOWN_TH[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SEQ_CFG1">SEQ_CFG1</a></h3>
<p>Peripheral: <a href="#mod-SEQUENCER">SEQUENCER</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SHORTGND_PA_B</code></td>
<td><code>DROP_PAD_NWELLS_PA</code></td>
<td colspan="4"><code>FLOAT_PAD_PA[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_CONFIG2">FIELD_CONFIG2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="5"><code>NUM_FIELD_REPEAT[4:0]</code></td>
<td colspan="2"><code>FIELD_REPEAT_EN[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DUTY_CYCLING">DUTY_CYCLING</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>MCU_TIMER_SRC[1:0]</code></td>
<td colspan="3"><code>RXCLK_IRPT_SRC[2:0]</code></td>
<td colspan="3"><code>LOW_DUTY[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NDEC2_AGC">NDEC2_AGC</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="2"><code>NDEC3[1:0]</code></td>
<td colspan="2"><code>NDEC2GAIN[1:0]</code></td>
<td><code>NDEC2AGC</code></td>
<td colspan="2"><code>JMP_HOLD[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_DECAY">PK_DECAY</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x511F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SPARE7</code></td>
<td><code>SQUELCH_CLK_EN</code></td>
<td colspan="2"><code>DECAY_SWAL[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL3">BPL3</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5120</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP3[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH3">BPH3</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5121</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP3[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL4">BPL4</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5122</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP4[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH4">BPH4</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5123</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP4[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL5">BPL5</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5124</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP5[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH5">BPH5</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5125</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP5[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL6">BPL6</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5126</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP6[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH6">BPH6</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5127</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP6[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL7">BPL7</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5128</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP7[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH7">BPH7</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-XREG">XREG</a><br />
Offset: <code>0x5129</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP7[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SP">SP</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x81</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SP[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DPL">DPL</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x82</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DPTR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DPH">DPH</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x83</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DPTR[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-SFR_PAGE">SFR_PAGE</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x84</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>SFR_PAGE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MCU_ERR">MCU_ERR</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x85</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CPU_STOP</code></td>
<td><code>CPU_IDLE</code></td>
<td colspan="4"><code>MAERR[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-XPAGE">XPAGE</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x86</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>XDATA[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PCON">PCON</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x87</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>CLKGATE_EN</code></td>
<td><code>STOP</code></td>
<td><code>IDLE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_A3">MULT_A3</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x88</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_A[31:24]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_A2">MULT_A2</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x89</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_A[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_A1">MULT_A1</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_A[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_A0">MULT_A0</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_A[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_B1">MULT_B1</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_B[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_B0">MULT_B0</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>MULT_B[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-T0CFG">T0CFG</a></h3>
<p>Peripheral: <a href="#mod-MCU_TIMER">MCU_TIMER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>T0CNT[11:8]</code></td>
<td><code>reserved</code></td>
<td><code>T0DIV</code></td>
<td><code>T0RPT</code></td>
<td><code>T0EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-T0COUNT">T0COUNT</a></h3>
<p>Peripheral: <a href="#mod-MCU_TIMER">MCU_TIMER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x8F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>T0CNT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MULT_CTRL">MULT_CTRL</a></h3>
<p>Peripheral: <a href="#mod-MULT_SEQ">MULT_SEQ</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x90</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MULT_COMPLETE</code></td>
<td><code>MULT_START</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-T1CFG">T1CFG</a></h3>
<p>Peripheral: <a href="#mod-MCU_TIMER">MCU_TIMER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x91</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>T1CNT[11:8]</code></td>
<td><code>reserved</code></td>
<td><code>T1DIV</code></td>
<td><code>T1RPT</code></td>
<td><code>T1EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-T1COUNT">T1COUNT</a></h3>
<p>Peripheral: <a href="#mod-MCU_TIMER">MCU_TIMER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x92</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>T1CNT[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ACFG_CTRL">ACFG_CTRL</a></h3>
<p>Peripheral: <a href="#mod-ACFG">ACFG</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x93</code><br />
Reset value: <code>0x40</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>AUTO_LOAD_EN</code></td>
<td colspan="2"><code>LOAD_LENGTH[1:0]</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>ACFG_LOAD_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ACFG_ADDR">ACFG_ADDR</a></h3>
<p>Peripheral: <a href="#mod-ACFG">ACFG</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x94</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>ACFG_ADDR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ACFG_DATA">ACFG_DATA</a></h3>
<p>Peripheral: <a href="#mod-ACFG">ACFG</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x95</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>ACFG_DATA[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DIAG_DIS">DIAG_DIS</a></h3>
<p>Peripheral: <a href="#mod-ACFG">ACFG</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x96</code><br />
Reset value: <code>0x07</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>DIAGA2_DIS</code></td>
<td><code>DIAGA_DIS</code></td>
<td><code>DIAGPN_DIS</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
<td><code>0x1</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BIT_SWAP">BIT_SWAP</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x97</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>SWAP[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPCTL">BPCTL</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x99</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>BP7EN</code></td>
<td><code>BP6EN</code></td>
<td><code>BP5EN</code></td>
<td><code>BP4EN</code></td>
<td><code>BP3EN</code></td>
<td><code>BP2EN</code></td>
<td><code>BP1EN</code></td>
<td><code>BP0EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-WPCTL">WPCTL</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9A</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>WPSEL[1:0]</code></td>
<td><code>WPWRITE</code></td>
<td><code>WPEN</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL0">BPL0</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9B</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP0[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH0">BPH0</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9C</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP0[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL1">BPL1</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9D</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH1">BPH1</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9E</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP1[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPL2">BPL2</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0x9F</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BPH2">BPH2</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>BP2[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PCL">PCL</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA2</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PC[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PCH">PCH</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA3</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PC[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DSRFLG">DSRFLG</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>HALT</code></td>
<td colspan="3"><code>ISTATE[2:0]</code></td>
<td><code>GP</code></td>
<td><code>BP</code></td>
<td><code>IRDY</code></td>
<td><code>ORDY</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DSRH">DSRH</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>DBDATA[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-DSROP">DSROP</a></h3>
<p>Peripheral: <a href="#mod-BREAKPOINTS">BREAKPOINTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA6</code><br />
Reset value: <code>0x00</code><br />
Access: W
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SFRPAGE</code></td>
<td colspan="7"><code>SFRADDR[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_FIFO_ACC">PH_FIFO_ACC</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PHFFDATA[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IE">IE</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>GIE</code></td>
<td><code>PH_INFOE</code></td>
<td><code>PA_RAMPE</code></td>
<td><code>TIMER1E</code></td>
<td><code>TIMER0E</code></td>
<td><code>DEBUGE</code></td>
<td><code>MODEME</code></td>
<td><code>reserved</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_FIFO_RST">PH_FIFO_RST</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xA9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CRC_TX_RESULT</code></td>
<td><code>TX_FIELD5_ST_CLR</code></td>
<td><code>TX_FIELD4_ST_CLR</code></td>
<td><code>PHRXFF_RST</code></td>
<td><code>TX_FIELD3_ST_CLR</code></td>
<td><code>TX_FIELD2_ST_CLR</code></td>
<td><code>TX_FIELD1_ST_CLR</code></td>
<td><code>PHTXFF_RST</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_CNTL_1">PH_CNTL_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xAA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RX_RESUME_AFTER_HALT</code></td>
<td><code>MAN_INV_EN</code></td>
<td><code>LSB_FIRST</code></td>
<td><code>RX_SKIP_PREAM</code></td>
<td><code>TX_SKIP_SYNC</code></td>
<td><code>TX_SKIP_PREAM</code></td>
<td><code>TX_EN</code></td>
<td><code>RX_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_CNTL_2">PH_CNTL_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xAB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CRC2_PADDING_EN</code></td>
<td colspan="3"><code>RX_ALMOST_FULL_TH[2:0]</code></td>
<td><code>PN_BIT_REVERSE</code></td>
<td colspan="3"><code>TX_ALMOST_EMPTY_TH[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_CNTL_3">PH_CNTL_3</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xAC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CRC_LSB_FIRST</code></td>
<td><code>CRC_MSBYTE_FIRST</code></td>
<td><code>CRC_INV_EN</code></td>
<td><code>DEMOD_4FSK_EN</code></td>
<td><code>RX_MULTI_PCKT</code></td>
<td><code>PN_SEED_LOAD</code></td>
<td><code>CRC2_SEED_LOAD</code></td>
<td><code>CRC1_SEED_LOAD</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_INT_ENABLE_1">PH_INT_ENABLE_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xAD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RX_PACKET_RCVD_EN</code></td>
<td><code>RX_PACKET_VALID_EN</code></td>
<td><code>TX_PACKET_SENT_EN</code></td>
<td><code>SYNC_DET_EN</code></td>
<td><code>PREAM_DET_EN</code></td>
<td><code>HALT_AFTER_FIELD_EN</code></td>
<td><code>RX_ALMOST_FULL_EN</code></td>
<td><code>TX_ALMOST_EMPTY_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_INT_ENABLE_2">PH_INT_ENABLE_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xAE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>ERR3OUT6_EN</code></td>
<td><code>reserved</code></td>
<td><code>RX_OVFL_EN</code></td>
<td><code>TX_UNDRFL_EN</code></td>
<td><code>CRC2_ERROR_EN</code></td>
<td><code>CRC1_ERROR_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ0">NIRQ0</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_7</code></td>
<td><code>NIRQ_6</code></td>
<td><code>NIRQ_5</code></td>
<td><code>NIRQ_4</code></td>
<td><code>NIRQ_3</code></td>
<td><code>NIRQ_2</code></td>
<td><code>NIRQ_1</code></td>
<td><code>NIRQ_0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ1">NIRQ1</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_15</code></td>
<td><code>NIRQ_14</code></td>
<td><code>NIRQ_13</code></td>
<td><code>NIRQ_12</code></td>
<td><code>NIRQ_11</code></td>
<td><code>NIRQ_10</code></td>
<td><code>NIRQ_9</code></td>
<td><code>NIRQ_8</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ2">NIRQ2</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_23</code></td>
<td><code>NIRQ_22</code></td>
<td><code>NIRQ_21</code></td>
<td><code>NIRQ_20</code></td>
<td><code>NIRQ_19</code></td>
<td><code>NIRQ_18</code></td>
<td><code>NIRQ_17</code></td>
<td><code>NIRQ_16</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ0_CLR">NIRQ0_CLR</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_CLR_7</code></td>
<td><code>NIRQ_CLR_6</code></td>
<td><code>NIRQ_CLR_5</code></td>
<td><code>NIRQ_CLR_4</code></td>
<td><code>NIRQ_CLR_3</code></td>
<td><code>NIRQ_CLR_2</code></td>
<td><code>NIRQ_CLR_1</code></td>
<td><code>NIRQ_CLR_0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ1_CLR">NIRQ1_CLR</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_CLR_15</code></td>
<td><code>NIRQ_CLR_14</code></td>
<td><code>NIRQ_CLR_13</code></td>
<td><code>NIRQ_CLR_12</code></td>
<td><code>NIRQ_CLR_11</code></td>
<td><code>NIRQ_CLR_10</code></td>
<td><code>NIRQ_CLR_9</code></td>
<td><code>NIRQ_CLR_8</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ2_CLR">NIRQ2_CLR</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_CLR_23</code></td>
<td><code>NIRQ_CLR_22</code></td>
<td><code>NIRQ_CLR_21</code></td>
<td><code>NIRQ_CLR_20</code></td>
<td><code>NIRQ_CLR_19</code></td>
<td><code>NIRQ_CLR_18</code></td>
<td><code>NIRQ_CLR_17</code></td>
<td><code>NIRQ_CLR_16</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IP">IP</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xB8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>PH_INFOP</code></td>
<td><code>PA_RAMPP</code></td>
<td><code>TIMER1P</code></td>
<td><code>TIMER0P</code></td>
<td><code>DEBUGP</code></td>
<td><code>MODEMP</code></td>
<td><code>reserved</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_INT_STATUS_1">PH_INT_STATUS_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xBA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RX_PACKET_RCVD</code></td>
<td><code>RX_PACKET_VALID</code></td>
<td><code>TX_PACKET_SENT</code></td>
<td><code>SYNC_DET</code></td>
<td><code>PREAM_DET</code></td>
<td><code>HALT_AFTER_FIELD</code></td>
<td><code>RX_ALMOST_FULL</code></td>
<td><code>TX_ALMOST_EMPTY</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_INT_STATUS_2">PH_INT_STATUS_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xBB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>SYNC1_DET</code></td>
<td><code>SYNC2_DET</code></td>
<td><code>ERR3OUT6</code></td>
<td><code>RX_ZERO_BT</code></td>
<td><code>RX_OVFL</code></td>
<td><code>TX_UNDRFL</code></td>
<td><code>CRC2_ERROR</code></td>
<td><code>CRC1_ERROR</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_STATUS_1">PH_STATUS_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xBC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>RX_STATE[3:0]</code></td>
<td colspan="4"><code>TX_STATE[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PH_STATUS_2">PH_STATUS_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xBD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td colspan="3"><code>CRC2_ERROR_FIELD[2:0]</code></td>
<td><code>reserved</code></td>
<td colspan="3"><code>CRC1_ERROR_FIELD[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_CTRL">PK_CTRL</a></h3>
<p>Peripheral: <a href="#mod-PK_TRACE">PK_TRACE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PTI_EN</code></td>
<td><code>PTI_EN_RX</code></td>
<td><code>PTI_EN_TX</code></td>
<td><code>PTI_REV</code></td>
<td><code>PTI_PPOL</code></td>
<td><code>PTI_SP</code></td>
<td><code>PTI_IS</code></td>
<td colspan="1"><code>PTI_DIV[8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_DIV">PK_DIV</a></h3>
<p>Peripheral: <a href="#mod-PK_TRACE">PK_TRACE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PTI_DIV[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_STATUS">PK_STATUS</a></h3>
<p>Peripheral: <a href="#mod-PK_TRACE">PK_TRACE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PTI_STATUS[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_STOP">PK_STOP</a></h3>
<p>Peripheral: <a href="#mod-PK_TRACE">PK_TRACE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>PTI_STOP[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PK_STATE">PK_STATE</a></h3>
<p>Peripheral: <a href="#mod-PK_TRACE">PK_TRACE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC4</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ST_XMIT_DATA</code></td>
<td><code>ST_RX_FRAME</code></td>
<td><code>ST_TX_EN</code></td>
<td><code>ST_TX_FRAME</code></td>
<td colspan="4"><code>STATUS_COUNT[3:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ0_RD">NIRQ0_RD</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_RD_7</code></td>
<td><code>NIRQ_RD_6</code></td>
<td><code>NIRQ_RD_5</code></td>
<td><code>NIRQ_RD_4</code></td>
<td><code>NIRQ_RD_3</code></td>
<td><code>NIRQ_RD_2</code></td>
<td><code>NIRQ_RD_1</code></td>
<td><code>NIRQ_RD_0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ1_RD">NIRQ1_RD</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_RD_15</code></td>
<td><code>NIRQ_RD_14</code></td>
<td><code>NIRQ_RD_13</code></td>
<td><code>NIRQ_RD_12</code></td>
<td><code>NIRQ_RD_11</code></td>
<td><code>NIRQ_RD_10</code></td>
<td><code>NIRQ_RD_9</code></td>
<td><code>NIRQ_RD_8</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-NIRQ2_RD">NIRQ2_RD</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>NIRQ_RD_23</code></td>
<td><code>NIRQ_RD_22</code></td>
<td><code>NIRQ_RD_21</code></td>
<td><code>NIRQ_RD_20</code></td>
<td><code>NIRQ_RD_19</code></td>
<td><code>NIRQ_RD_18</code></td>
<td><code>NIRQ_RD_17</code></td>
<td><code>NIRQ_RD_16</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MODEM_STUS">MODEM_STUS</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC8</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="4"><code>DBG_RX_STATE[3:0]</code></td>
<td><code>RX_SATURATE</code></td>
<td><code>ANT_SW</code></td>
<td colspan="2"><code>MODEM_ST[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="4"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MODEMRPT_EN">MODEMRPT_EN</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xC9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RFPD_IRPT_EN</code></td>
<td><code>RSSIJUMP_DET_EN</code></td>
<td><code>MDM_RESUME_EN</code></td>
<td><code>NO_PMDET_EN</code></td>
<td><code>ARRIVINGDET_EN</code></td>
<td><code>RSSI_IRPT_EN</code></td>
<td><code>PMDET_OR_RAMP_DONE_EN</code></td>
<td><code>RX_CLK_OR_TXBITCLK_IRPT_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MODEMRPT_STUS">MODEMRPT_STUS</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xCA</code><br />
Reset value: <code>0x00</code><br />
Access: R
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RFPD_IRPT</code></td>
<td><code>RSSIJUMP_DET</code></td>
<td><code>MDM_RESUME</code></td>
<td><code>NO_PMDET</code></td>
<td><code>ARRIVINGDET_IRPT</code></td>
<td><code>RSSI_IRPT</code></td>
<td><code>PMDET_OR_RAMP_DONE</code></td>
<td><code>RX_CLK_OR_TXBITCLK_IRPT</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MCU_CFG">MCU_CFG</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xCE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MCU_OVERLAY</code></td>
<td colspan="2"><code>STALL_MODE[1:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-MODEM_CTRL">MODEM_CTRL</a></h3>
<p>Peripheral: <a href="#mod-SFR_REGS">SFR_REGS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xCF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TX_PH_EN</code></td>
<td><code>IF_SHIFT</code></td>
<td><code>MOD_EN</code></td>
<td><code>TX_MDM_EN</code></td>
<td><code>DEMOD_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PSW">PSW</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CY</code></td>
<td><code>AC</code></td>
<td><code>F0</code></td>
<td colspan="2"><code>RS[1:0]</code></td>
<td><code>OV</code></td>
<td><code>reserved</code></td>
<td><code>P</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_NUM">FIELD_NUM</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>RX_FIELD_CONFIGURED</code></td>
<td colspan="5"><code>FIELD_TO_CONFIG[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_LENGTH_1">FIELD_LENGTH_1</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FIELD_LENGTH[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_LENGTH_2">FIELD_LENGTH_2</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FIELD_LENGTH[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_CONFIG">FIELD_CONFIG</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>TX_FIELD_BEGIN_INT_EN</code></td>
<td><code>FIELD_4FSK_EN</code></td>
<td><code>FIELD_HALT_AFTER_FLD</code></td>
<td><code>FIELD_LAST_IN_PCKT</code></td>
<td><code>FIELD_DW_EN</code></td>
<td><code>FIELD_MAN_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FIELD_CRC_CONFIG">FIELD_CRC_CONFIG</a></h3>
<p>Peripheral: <a href="#mod-PACKET_HANDLER">PACKET_HANDLER</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>RX_CRC2_RESEED_AFTER_FIELD</code></td>
<td><code>TR_CRC2_RESEED_AFTER_FIELD</code></td>
<td><code>TR_CRC2_AFTER_FIELD</code></td>
<td><code>TR_CRC1_AFTER_FIELD</code></td>
<td><code>RX_CRC2_AFTER_FIELD</code></td>
<td><code>RX_CRC1_AFTER_FIELD</code></td>
<td><code>FIELD_CRC2_EN</code></td>
<td><code>FIELD_CRC1_EN</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IQ_CALAMP">IQ_CALAMP</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>KAMP_SIGN</code></td>
<td colspan="5"><code>KAMP[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IQ_CALPH">IQ_CALPH</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>KPH_SIGN</code></td>
<td colspan="5"><code>KPH[4:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="5"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-IRQ">IRQ</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xD9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>AUTOCLR</code></td>
<td><code>PH_INFOI</code></td>
<td><code>PA_RAMPI</code></td>
<td><code>TIMER1I</code></td>
<td><code>TIMER0I</code></td>
<td><code>DEBUGI</code></td>
<td><code>MODEMI</code></td>
<td><code>reserved</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIRQ1">EIRQ1</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PH_HALTI</code></td>
<td><code>RX_PH_AFI</code></td>
<td><code>TX_PH_AEI</code></td>
<td><code>PH_ERRI</code></td>
<td><code>SPI_ERI</code></td>
<td><code>DMARD_I</code></td>
<td><code>DMAWR_I</code></td>
<td><code>COMMANDI</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIRQ2">EIRQ2</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MCUSWI</code></td>
<td><code>XOSC_OKI</code></td>
<td><code>BITCLKI</code></td>
<td><code>MCTLCMDI</code></td>
<td><code>WUTI</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIE1">EIE1</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PH_HALTE</code></td>
<td><code>RX_PH_AFE</code></td>
<td><code>TX_PH_AEE</code></td>
<td><code>PH_ERRE</code></td>
<td><code>SPI_ERE</code></td>
<td><code>DMARD_E</code></td>
<td><code>DMAWR_E</code></td>
<td><code>COMMANDE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIE2">EIE2</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MCUSWE</code></td>
<td><code>XOSC_OKE</code></td>
<td><code>BITCLKE</code></td>
<td><code>MCTLCMDE</code></td>
<td><code>WUTE</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIP1">EIP1</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>PH_HALTP</code></td>
<td><code>RX_PH_AFP</code></td>
<td><code>TX_PH_AEP</code></td>
<td><code>PH_ERRP</code></td>
<td><code>SPI_ERP</code></td>
<td><code>DMARD_P</code></td>
<td><code>DMAWR_P</code></td>
<td><code>COMMANDP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-EIP2">EIP2</a></h3>
<p>Peripheral: <a href="#mod-INTERRUPTS">INTERRUPTS</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xDF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>reserved</code></td>
<td><code>MCUSWP</code></td>
<td><code>XOSC_OKP</code></td>
<td><code>BITCLKP</code></td>
<td><code>MCTLCMDP</code></td>
<td><code>WUTP</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-A">A</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>A[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXDATARATE2">TXDATARATE2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE1</code><br />
Reset value: <code>0xC3</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXDR[23:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0xC3</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXDATARATE1">TXDATARATE1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE2</code><br />
Reset value: <code>0x50</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXDR[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x50</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-TXDATARATE0">TXDATARATE0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE3</code><br />
Reset value: <code>0x06</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXDR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x6</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_DEV2">FREQ_DEV2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>MCU_TXBIT</code></td>
<td><code>MCU_RAMPPING</code></td>
<td colspan="2"><code>DSOURCE[1:0]</code></td>
<td colspan="3"><code>MODTYP[2:0]</code></td>
<td colspan="1"><code>TXFD[16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="1"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_DEV1">FREQ_DEV1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXFD[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_DEV0">FREQ_DEV0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXFD[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_OFFSET1">FREQ_OFFSET1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXFO[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_OFFSET0">FREQ_OFFSET0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>TXFO[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQINTE">FREQINTE</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xE9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>FREQ_PROG_REQ</code></td>
<td colspan="7"><code>FC_INTE[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_FRAC2">FREQ_FRAC2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xEA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="3"><code>RAMP_DLY[2:0]</code></td>
<td><code>SPARE1</code></td>
<td colspan="4"><code>FC_FRAC[19:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_FRAC1">FREQ_FRAC1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xEB</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FC_FRAC[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-FREQ_FRAC0">FREQ_FRAC0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xEC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>FC_FRAC[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-PHASE_OUT">PHASE_OUT</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xED</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ARRCNT_PH</code></td>
<td colspan="7"><code>PHRD_OUT[6:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td colspan="7"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-GPIO_TST">GPIO_TST</a></h3>
<p>Peripheral: <a href="#mod-DIG_TEST_MUX">DIG_TEST_MUX</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xEE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>GPIO_TST_7</code></td>
<td><code>GPIO_TST_6</code></td>
<td><code>GPIO_TST_5</code></td>
<td><code>GPIO_TST_4</code></td>
<td><code>GPIO_TST_3</code></td>
<td><code>GPIO_TST_2</code></td>
<td><code>GPIO_TST_1</code></td>
<td><code>GPIO_TST_0</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-B">B</a></h3>
<p>Peripheral: <a href="#mod-MCU_CORE">MCU_CORE</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF0</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>B[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-CIC_NDEC">CIC_NDEC</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF1</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="2"><code>NDEC2[1:0]</code></td>
<td colspan="2"><code>NDEC1[1:0]</code></td>
<td colspan="3"><code>NDEC0[2:0]</code></td>
<td><code>RXGAINX2</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="2"><code>0x0</code></td>
<td colspan="2"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RXOSR1">RXOSR1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF2</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>CHFLT_LOPW</code></td>
<td><code>DROOPFLTBYP</code></td>
<td><code>DISTOGG</code></td>
<td><code>PH0SIZE</code></td>
<td colspan="4"><code>RXOSR[11:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="4"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RXOSR0">RXOSR0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF3</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RXOSR[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_OFFSET2">BCR_OFFSET2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF4</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>BCRFBBYP</code></td>
<td><code>SLICEFBBYP</code></td>
<td colspan="6"><code>NCOFF[21:16]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="6"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_OFFSET1">BCR_OFFSET1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF5</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>NCOFF[15:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_OFFSET0">BCR_OFFSET0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF6</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>NCOFF[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_GAIN1">BCR_GAIN1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF7</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>DIS_MIDPT</code></td>
<td><code>ESC_MIDPT</code></td>
<td><code>RXCOMP_LAT</code></td>
<td><code>RXNCOCOMP</code></td>
<td><code>CGAINX2</code></td>
<td colspan="3"><code>CRGAIN[10:8]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_GAIN0">BCR_GAIN0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF8</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>CRGAIN[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-BCR_GEAR">BCR_GEAR</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xF9</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>DWN3BYP</code></td>
<td><code>DWN2BYP</code></td>
<td colspan="3"><code>CRFAST[2:0]</code></td>
<td colspan="3"><code>CRSLOW[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-RSSI_VAL">RSSI_VAL</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xFA</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>RSSI[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANT_RSSI2">ANT_RSSI2</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xFC</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>ADRSSI2[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-ANT_RSSI1">ANT_RSSI1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xFD</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="8"><code>ADRSSI1[7:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="8"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_CTRL1">AGC_CTRL1</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xFE</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td><code>ANTDIV_AUTO</code></td>
<td><code>TX_ANT_INV</code></td>
<td><code>SPARE2</code></td>
<td><code>ADCWATCH</code></td>
<td><code>ADCRST</code></td>
<td colspan="3"><code>FW_LNA[2:0]</code></td>
</tr>
<tr>
<td>Reset</td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
<h3><a name="reg-AGC_CTRL0">AGC_CTRL0</a></h3>
<p>Peripheral: <a href="#mod-MODEM">MODEM</a><br />
Register space: <a href="#map-SFR">SFR</a><br />
Offset: <code>0xFF</code><br />
Reset value: <code>0x00</code><br />
Access: RW
</p>
<table><thead><tr>
<td>Bit</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr></thead>
<tbody><tr>
<td>Field</td>
<td colspan="3"><code>PGA_GAIN[2:0]</code></td>
<td colspan="3"><code>LNA_GAIN[2:0]</code></td>
<td><code>MCU_AGC</code></td>
<td><code>MCU_RST_DFF</code></td>
</tr>
<tr>
<td>Reset</td>
<td colspan="3"><code>0x0</code></td>
<td colspan="3"><code>0x0</code></td>
<td><code>0x0</code></td>
<td><code>0x0</code></td>
</tr></tbody></table>
<p></p>
<hr />
</body>
</html>
