set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {experiment1b.vho experiment1b_vhd.sdo}}
	{{"Fast Model"} {experiment1b_fast.vho experiment1b_vhd_fast.sdo}}
}
