// Seed: 4123957397
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output tri1 id_2
);
  wor id_4 = 1;
  wire id_5, id_6;
  wire id_7, id_8;
  tri id_9, id_10, id_11;
  wire id_12;
  final id_9 = 1;
  wire id_13, id_14, id_15, id_16;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    output supply0 id_10,
    input wor id_11,
    output wor id_12,
    output supply0 id_13
);
  module_0(
      id_8, id_4, id_6
  );
endmodule
