*********************************************************************

  Operator    [gopLUT8L7DL6ABCDL5DQ]
  
  Author    [liuwenyi]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopLUT8L7DL6ABCDL5DQ
{
    parameter
    (      
        bit    INITA[63:0] = 64'h0000_0000_0000_0000,
        bit    INITB[63:0] = 64'h0000_0000_0000_0000, 
        bit    INITC[63:0] = 64'h0000_0000_0000_0000,
        bit    INITD[63:0] = 64'h0000_0000_0000_0000,       
        string MODE       = "LUT6",
        
        string CR1PREMUX_SEL  = "MF",
        string CR1POSTMUX_SEL = "CX",
        string CR2PREMUX_SEL  = "MF",
        string CR2POSTMUX_SEL = "CX",         
        string CR3POSTMUX_SEL = "QPX",  
                
        string   FFAPP3_RS       =   "SET",
        bit      FFAPP3_INIT     =   1'b1,
        string   FFAPP3MUX_SEL   =   "YX",
        
        string RS_MODE     = "SYNC",
        string LRS_POL     = "FALSE",
        string LRS_EN      = "FALSE",
        string LCE_POL     = "FALSE",
        string LCE_EN      = "FALSE",
        string CLK_POL     = "FALSE",
        
        string RSMUX_SEL   = "LOCAL",
        string CEMUX_SEL   = "LOCAL",
 
        string GRS_EN      = "TRUE",
        string LATCH_EN    = "FALSE"                                       
    );

    port
    (                  
        input  A0, A1, A2, A3, A4, A5,
        input  B0, B1, B2, B3, B4, B5,
        input  C0, C1, C2, C3, C4, C5,
        input  D0, D1, D2, D3, D4, D5,
        input  M1, M2,                
        output L6A,L6B,L6C,L6D,  
        output L8,     
        output L7D,
        output L5DQ,
        
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/, 
        output RSCO,
        output CECO               
    );
};

/*****************************************************************************************

  Author    [liuwenyi]

  Abstract  [Using gate device devL8L7DL6ABCDL5DQ_S to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devL8L7DL6ABCDL5DQ_S of gopLUT8L7DL6ABCDL5DQ
{
    
    device devL8L7DL6ABCDL5DQ_S gatedev
        parameter map 
        ( 
            CP_INITA          => INITA,
            CP_MODEA          => MODE,           
                              
            CP_INITB          => INITB,
            CP_MODEB          => MODE,
            CP_CR1PREMUX_SEL  => CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL => CR1POSTMUX_SEL,            
           
            CP_INITC          => INITC,
            CP_MODEC          => MODE,             
            CP_CR2PREMUX_SEL  => CR2PREMUX_SEL,                      
            CP_CR2POSTMUX_SEL => CR2POSTMUX_SEL, 
                                          
            CP_INITD          => INITD,
            CP_MODED          => MODE,
            CP_FFAPP3_RS      => FFAPP3_RS,
            CP_FFAPP3_INIT    => FFAPP3_INIT,
            CP_FFAPP3MUX_SEL  => FFAPP3MUX_SEL,  
            CP_CR3POSTMUX_SEL => CR3POSTMUX_SEL,             
            
            CP_RS_MODE        => RS_MODE,
            CP_LRS_POL        => LRS_POL,
            CP_LRS_EN         => LRS_EN,
            CP_LCE_POL        => LCE_POL,
            CP_LCE_EN         => LCE_EN,
            CP_CLK_POL        => CLK_POL,
                              
            CP_RSMUX_SEL      => RSMUX_SEL,
            CP_CEMUX_SEL      => CEMUX_SEL,
                              
            CP_GRS_EN         => GRS_EN,
            CP_LATCH_EN       => LATCH_EN                              
        )
        port map 
        (                            
            A0    => A0, 
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4, 
            A5    => A5, 
                 
            B0    => B0, 
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,     
            B5    => B5,
                             
            C0    => C0, 
            C1    => C1,
            C2    => C2,
            C3    => C3,
            C4    => C4, 
            C5    => C5, 
                             
            D0    => D0, 
            D1    => D1,
            D2    => D2,
            D3    => D3,
            D4    => D4, 
            D5    => D5,
                                
            M1    => M1,  
            M2    => M2,
            
            RS    => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx, 
            CE    => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,
            CLK   => CLK, 
                        
            RSCI  => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            RSCO  => RSCO,
            CECI  => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,
            CECO  => CECO,                           

            Y0    => L6A,
            Y1    => L6B,
            Y2    => L6C,
            Y3    => L6D,
            CR1   => L8,
            CR2   => L7D,
            CR3   => L5DQ
        );
}; // end of implementation impl_devL8L7DL6ABCDL5DQ_S of gopL8L7DL6ABCDL5DQ

/*****************************************************************************************

  Author    [liuwenyi]

  Abstract  [Using gate device devL8L7DL6ABCDL5DQ to Implement this Gop]

  Revision History:

 *****************************************************************************************/
implementation impl_devL8L7DL6ABCDL5DQ of gopLUT8L7DL6ABCDL5DQ
{
    
    device devL8L7DL6ABCDL5DQ gatedev
        parameter map 
        ( 
            CP_INITA          => INITA,
            CP_MODEA          => MODE,                        
                              
            CP_INITB          => INITB,
            CP_MODEB          => MODE,
            CP_CR1PREMUX_SEL  => CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL => CR1POSTMUX_SEL,            
           
            CP_INITC          => INITC,
            CP_MODEC          => MODE,             
            CP_CR2PREMUX_SEL  => CR2PREMUX_SEL,                      
            CP_CR2POSTMUX_SEL => CR2POSTMUX_SEL, 
                                          
            CP_INITD          => INITD,
            CP_MODED          => MODE,
            CP_FFAPP3_RS      => FFAPP3_RS,
            CP_FFAPP3_INIT    => FFAPP3_INIT,
            CP_FFAPP3MUX_SEL  => FFAPP3MUX_SEL,              
            CP_CR3POSTMUX_SEL => CR3POSTMUX_SEL,            
            
            CP_RS_MODE        => RS_MODE,
            CP_LRS_POL        => LRS_POL,
            CP_LRS_EN         => LRS_EN,
            CP_LCE_POL        => LCE_POL,
            CP_LCE_EN         => LCE_EN,
            CP_CLK_POL        => CLK_POL,
                              
            CP_RSMUX_SEL      => RSMUX_SEL,
            CP_CEMUX_SEL      => CEMUX_SEL,
                              
            CP_GRS_EN         => GRS_EN,
            CP_LATCH_EN       => LATCH_EN                              
        )
        port map 
        (                            
            A0    => A0, 
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4, 
            A5    => A5, 
                 
            B0    => B0, 
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,     
            B5    => B5,
                             
            C0    => C0, 
            C1    => C1,
            C2    => C2,
            C3    => C3,
            C4    => C4, 
            C5    => C5, 
                             
            D0    => D0, 
            D1    => D1,
            D2    => D2,
            D3    => D3,
            D4    => D4, 
            D5    => D5,
                                 
            M1    => M1,  
            M2    => M2,
            
            RS    => (RSMUX_SEL == "LOCAL")  ? RS : 1'bx, 
            CE    => (CEMUX_SEL == "LOCAL")  ? CE : 1'bx,
            CLK   => CLK, 
                        
            RSCI  => (RSMUX_SEL == "LOCAL")  ? 1'bx : RS,
            RSCO  => RSCO,
            CECI  => (CEMUX_SEL == "LOCAL")  ? 1'bx : CE,
            CECO  => CECO,                           

            Y0    => L6A,
            Y1    => L6B,
            Y2    => L6C,
            Y3    => L6D,
            CR1   => L8,
            CR2   => L7D,
            CR3   => L5DQ
        );
}; // end of implementation impl_devL8L7DL6ABCDL5DQ of gopL8L7DL6ABCDL5DQ


