{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499067324946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499067324947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 15:35:24 2017 " "Processing started: Mon Jul 03 15:35:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499067324947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499067324947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial -c serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial -c serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499067324947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499067325306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.v 1 1 " "Found 1 design units, including 1 entities, in source file test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "test1.v" "" { Text "C:/altera/13.0/EX_serial/test1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325357 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "serial_output.v(50) " "Verilog HDL information at serial_output.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499067325360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_output.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_output " "Found entity 1: serial_output" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_out.v 1 1 " "Found 1 design units, including 1 entities, in source file key_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_out " "Found entity 1: key_out" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_serial/key_out.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/altera/13.0/EX_serial/divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/altera/13.0/EX_serial/display.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file anti_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 anti_shake " "Found entity 1: anti_shake" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_serial/anti_shake.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_in.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_in " "Found entity 1: serial_in" {  } { { "serial_in.v" "" { Text "C:/altera/13.0/EX_serial/serial_in.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serial1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serial1 " "Found entity 1: serial1" {  } { { "serial1.bdf" "" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499067325377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499067325377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial1 " "Elaborating entity \"serial1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499067325408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_output serial_output:inst2 " "Elaborating entity \"serial_output\" for hierarchy \"serial_output:inst2\"" {  } { { "serial1.bdf" "inst2" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 168 1240 1488 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325473 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IN_value serial_output.v(25) " "Verilog HDL Always Construct warning at serial_output.v(25): variable \"IN_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499067325475 "|test1|serial_output:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 serial_output.v(30) " "Verilog HDL assignment warning at serial_output.v(30): truncated value with size 64 to match size of target (4)" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325475 "|test1|serial_output:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial_output.v(33) " "Verilog HDL assignment warning at serial_output.v(33): truncated value with size 32 to match size of target (4)" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325476 "|test1|serial_output:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 serial_output.v(70) " "Verilog HDL assignment warning at serial_output.v(70): truncated value with size 32 to match size of target (8)" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325476 "|test1|serial_output:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst " "Elaborating entity \"divider\" for hierarchy \"divider:inst\"" {  } { { "serial1.bdf" "inst" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 24 120 288 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_out key_out:inst3 " "Elaborating entity \"key_out\" for hierarchy \"key_out:inst3\"" {  } { { "serial1.bdf" "inst3" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 168 880 1144 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 key_out.v(14) " "Verilog HDL assignment warning at key_out.v(14): truncated value with size 32 to match size of target (3)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_serial/key_out.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325491 "|key_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 key_out.v(28) " "Verilog HDL assignment warning at key_out.v(28): truncated value with size 68 to match size of target (64)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_serial/key_out.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325491 "|key_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key_out.v(29) " "Verilog HDL assignment warning at key_out.v(29): truncated value with size 32 to match size of target (5)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_serial/key_out.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325491 "|key_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key_out.v(33) " "Verilog HDL assignment warning at key_out.v(33): truncated value with size 32 to match size of target (5)" {  } { { "key_out.v" "" { Text "C:/altera/13.0/EX_serial/key_out.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325491 "|key_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_shake anti_shake:inst4 " "Elaborating entity \"anti_shake\" for hierarchy \"anti_shake:inst4\"" {  } { { "serial1.bdf" "inst4" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 184 584 808 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 anti_shake.v(19) " "Verilog HDL assignment warning at anti_shake.v(19): truncated value with size 32 to match size of target (1)" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_serial/anti_shake.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325493 "|anti_shake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 anti_shake.v(21) " "Verilog HDL assignment warning at anti_shake.v(21): truncated value with size 32 to match size of target (1)" {  } { { "anti_shake.v" "" { Text "C:/altera/13.0/EX_serial/anti_shake.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325493 "|anti_shake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst5 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst5\"" {  } { { "serial1.bdf" "inst5" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 184 312 528 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(67) " "Verilog HDL assignment warning at keyboard.v(67): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325495 "|keyboard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(58) " "Verilog HDL Case Statement information at keyboard.v(58): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499067325495 "|keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(86) " "Verilog HDL assignment warning at keyboard.v(86): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325495 "|keyboard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(77) " "Verilog HDL Case Statement information at keyboard.v(77): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499067325495 "|keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(105) " "Verilog HDL assignment warning at keyboard.v(105): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325496 "|keyboard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(96) " "Verilog HDL Case Statement information at keyboard.v(96): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499067325496 "|keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(125) " "Verilog HDL assignment warning at keyboard.v(125): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499067325496 "|keyboard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "keyboard.v(116) " "Verilog HDL Case Statement information at keyboard.v(116): all case item expressions in this case statement are onehot" {  } { { "keyboard.v" "" { Text "C:/altera/13.0/EX_serial/keyboard.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499067325496 "|keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst1 " "Elaborating entity \"display\" for hierarchy \"display:inst1\"" {  } { { "serial1.bdf" "inst1" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 320 1256 1512 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499067325498 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|OUT_ser serial_output:inst2\|OUT_ser~_emulated serial_output:inst2\|OUT_ser~1 " "Register \"serial_output:inst2\|OUT_ser\" is converted into an equivalent circuit using register \"serial_output:inst2\|OUT_ser~_emulated\" and latch \"serial_output:inst2\|OUT_ser~1\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|OUT_ser"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|OUT_shanke_hand serial_output:inst2\|OUT_shanke_hand~_emulated serial_output:inst2\|OUT_shanke_hand~1 " "Register \"serial_output:inst2\|OUT_shanke_hand\" is converted into an equivalent circuit using register \"serial_output:inst2\|OUT_shanke_hand~_emulated\" and latch \"serial_output:inst2\|OUT_shanke_hand~1\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|OUT_shanke_hand"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|flag serial_output:inst2\|flag~_emulated serial_output:inst2\|flag~1 " "Register \"serial_output:inst2\|flag\" is converted into an equivalent circuit using register \"serial_output:inst2\|flag~_emulated\" and latch \"serial_output:inst2\|flag~1\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|flag"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[7\] serial_output:inst2\|n\[7\]~_emulated serial_output:inst2\|n\[7\]~1 " "Register \"serial_output:inst2\|n\[7\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[7\]~_emulated\" and latch \"serial_output:inst2\|n\[7\]~1\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[6\] serial_output:inst2\|n\[6\]~_emulated serial_output:inst2\|n\[6\]~5 " "Register \"serial_output:inst2\|n\[6\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[6\]~_emulated\" and latch \"serial_output:inst2\|n\[6\]~5\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[1\] serial_output:inst2\|n\[1\]~_emulated serial_output:inst2\|n\[1\]~9 " "Register \"serial_output:inst2\|n\[1\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[1\]~_emulated\" and latch \"serial_output:inst2\|n\[1\]~9\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[0\] serial_output:inst2\|n\[0\]~_emulated serial_output:inst2\|n\[0\]~13 " "Register \"serial_output:inst2\|n\[0\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[0\]~_emulated\" and latch \"serial_output:inst2\|n\[0\]~13\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[2\] serial_output:inst2\|n\[2\]~_emulated serial_output:inst2\|n\[2\]~17 " "Register \"serial_output:inst2\|n\[2\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[2\]~_emulated\" and latch \"serial_output:inst2\|n\[2\]~17\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[3\] serial_output:inst2\|n\[3\]~_emulated serial_output:inst2\|n\[3\]~21 " "Register \"serial_output:inst2\|n\[3\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[3\]~_emulated\" and latch \"serial_output:inst2\|n\[3\]~21\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[5\] serial_output:inst2\|n\[5\]~_emulated serial_output:inst2\|n\[5\]~25 " "Register \"serial_output:inst2\|n\[5\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[5\]~_emulated\" and latch \"serial_output:inst2\|n\[5\]~25\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "serial_output:inst2\|n\[4\] serial_output:inst2\|n\[4\]~_emulated serial_output:inst2\|n\[4\]~29 " "Register \"serial_output:inst2\|n\[4\]\" is converted into an equivalent circuit using register \"serial_output:inst2\|n\[4\]~_emulated\" and latch \"serial_output:inst2\|n\[4\]~29\"" {  } { { "serial_output.v" "" { Text "C:/altera/13.0/EX_serial/serial_output.v" 87 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1499067327119 "|serial1|serial_output:inst2|n[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1499067327119 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seq\[0\] VCC " "Pin \"seq\[0\]\" is stuck at VCC" {  } { { "serial1.bdf" "" { Schematic "C:/altera/13.0/EX_serial/serial1.bdf" { { 360 1544 1720 376 "seq\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499067328966 "|serial1|seq[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499067328966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499067334593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/EX_serial/output_files/serial.map.smsg " "Generated suppressed messages file C:/altera/13.0/EX_serial/output_files/serial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499067334645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499067334805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499067334805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1605 " "Implemented 1605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499067334971 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499067334971 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1582 " "Implemented 1582 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499067334971 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499067334971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499067334990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 15:35:34 2017 " "Processing ended: Mon Jul 03 15:35:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499067334990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499067334990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499067334990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499067334990 ""}
