 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 14:00:47 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX2_LVT)         0.21       0.21 r
  U1503/Y (INVX4_LVT)                      0.04       0.25 f
  U712/Y (INVX16_LVT)                      0.05       0.31 r
  U1449/Y (XNOR2X2_LVT)                    0.12       0.43 f
  U1027/Y (AND2X1_LVT)                     0.09       0.51 f
  U1336/Y (NAND2X0_LVT)                    0.06       0.57 r
  U1446/Y (NAND2X0_LVT)                    0.06       0.63 f
  U1529/Y (AO21X1_LVT)                     0.13       0.76 f
  U1530/Y (AO21X1_LVT)                     0.07       0.83 f
  U993/Y (NAND2X0_LVT)                     0.06       0.89 r
  U1540/Y (AND2X1_LVT)                     0.07       0.96 r
  U722/Y (OA21X1_LVT)                      0.10       1.07 r
  U836/Y (INVX4_LVT)                       0.04       1.11 f
  U1441/Y (AO21X1_LVT)                     0.13       1.24 f
  U1674/Y (XNOR2X2_LVT)                    0.11       1.34 f
  U990/Y (NAND2X0_LVT)                     0.06       1.40 r
  U989/Y (NAND2X0_LVT)                     0.04       1.44 f
  Delay3_out1_reg[54]/D (DFFX1_LVT)        0.00       1.44 f
  data arrival time                                   1.44

  clock clk (rise edge)                    1.26       1.26
  clock network delay (ideal)              0.00       1.26
  Delay3_out1_reg[54]/CLK (DFFX1_LVT)      0.00       1.26 r
  library setup time                      -0.09       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


1
