<dec f='codebrowser/include/hw/pci/pcie_port.h' l='41'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='160' u='c'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='196' u='c'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='162' u='c'/>
