
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000010    1.114212 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079526    0.126018    1.240229 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079526    0.000010    1.240239 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003395    0.074762    0.106200    1.346439 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.074762    0.000005    1.346444 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004364    0.053835    0.076096    1.422540 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053835    0.000017    1.422558 v _273_/A (sg13g2_nor2_1)
     1    0.004316    0.061212    0.072526    1.495084 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061212    0.000015    1.495099 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005597    0.064340    0.073782    1.568881 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064340    0.000048    1.568929 v output15/A (sg13g2_buf_1)
     1    0.011208    0.044162    0.097387    1.666316 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044162    0.000158    1.666474 v sine_out[1] (out)
                                              1.666474   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.666474   data arrival time
---------------------------------------------------------------------------------------------
                                              2.083526   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000010    1.114212 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079526    0.126018    1.240229 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079526    0.000010    1.240239 v _235_/A2 (sg13g2_o21ai_1)
     1    0.002996    0.074979    0.095957    1.336196 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.074979    0.000005    1.336200 ^ _239_/B (sg13g2_and3_1)
     1    0.004802    0.038509    0.134166    1.470367 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.038509    0.000025    1.470392 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004851    0.071451    0.072720    1.543111 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071451    0.000034    1.543145 v output4/A (sg13g2_buf_1)
     1    0.011605    0.045486    0.101424    1.644569 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.045486    0.000174    1.644743 v sine_out[0] (out)
                                              1.644743   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.644743   data arrival time
---------------------------------------------------------------------------------------------
                                              2.105257   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000009    1.114210 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079102    0.109576    1.223786 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079102    0.000063    1.223850 v _189_/A2 (sg13g2_o21ai_1)
     1    0.007493    0.112232    0.128436    1.352285 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.112232    0.000092    1.352377 ^ output29/A (sg13g2_buf_1)
     1    0.012394    0.060502    0.120860    1.473237 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.060502    0.000208    1.473445 ^ sine_out[32] (out)
                                              1.473445   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.473445   data arrival time
---------------------------------------------------------------------------------------------
                                              2.276556   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000009    1.114210 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079102    0.109576    1.223786 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079102    0.000069    1.223856 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007014    0.085971    0.113127    1.336983 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.085971    0.000080    1.337062 ^ output27/A (sg13g2_buf_1)
     1    0.011034    0.054663    0.108009    1.445071 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054663    0.000152    1.445223 ^ sine_out[30] (out)
                                              1.445223   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.445223   data arrival time
---------------------------------------------------------------------------------------------
                                              2.304777   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000125    0.774480 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028217    0.090645    0.865125 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028223    0.000124    0.865249 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047277    0.912525 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.912542 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.994407 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.994595 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081809    0.081966    1.076561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081809    0.000078    1.076639 v _177_/B (sg13g2_nand2_1)
     3    0.010345    0.065597    0.079859    1.156498 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065597    0.000020    1.156518 ^ _179_/A (sg13g2_nand2_1)
     2    0.008259    0.063820    0.077965    1.234482 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063820    0.000022    1.234505 v _281_/B (sg13g2_nor2_1)
     1    0.006661    0.077532    0.083973    1.318478 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.077532    0.000074    1.318552 ^ output35/A (sg13g2_buf_1)
     1    0.008582    0.045083    0.097182    1.415734 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.045083    0.000067    1.415801 ^ sine_out[8] (out)
                                              1.415801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.415801   data arrival time
---------------------------------------------------------------------------------------------
                                              2.334199   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000013    1.114214 ^ _147_/B (sg13g2_nand2_1)
     2    0.006789    0.070400    0.108506    1.222720 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070400    0.000014    1.222734 v _275_/B (sg13g2_nor2_1)
     1    0.005825    0.072473    0.080924    1.303658 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072473    0.000053    1.303711 ^ output30/A (sg13g2_buf_1)
     1    0.009587    0.048779    0.097959    1.401669 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.048779    0.000099    1.401769 ^ sine_out[3] (out)
                                              1.401769   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.401769   data arrival time
---------------------------------------------------------------------------------------------
                                              2.348232   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000032    0.844889 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029465    0.072760    0.917649 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029465    0.000146    0.917795 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    1.097160 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000090    1.097250 v _138_/B (sg13g2_nor2_1)
     2    0.008037    0.111168    0.126455    1.223704 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.111168    0.000034    1.223738 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003931    0.052173    0.089900    1.313639 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052173    0.000020    1.313659 v output8/A (sg13g2_buf_1)
     1    0.007837    0.034030    0.083824    1.397483 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.034030    0.000045    1.397528 v sine_out[13] (out)
                                              1.397528   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.397528   data arrival time
---------------------------------------------------------------------------------------------
                                              2.352472   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000009    1.114210 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079102    0.109576    1.223786 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079102    0.000069    1.223855 v _278_/B (sg13g2_nor2_1)
     1    0.002723    0.053275    0.064113    1.287968 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.053275    0.000004    1.287972 ^ output33/A (sg13g2_buf_1)
     1    0.008660    0.044704    0.086995    1.374967 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.044704    0.000071    1.375038 ^ sine_out[6] (out)
                                              1.375038   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.375038   data arrival time
---------------------------------------------------------------------------------------------
                                              2.374962   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000125    0.774480 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028217    0.090645    0.865125 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028223    0.000124    0.865249 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047277    0.912525 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.912542 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.994407 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.994595 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081809    0.081966    1.076561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081809    0.000078    1.076639 v _177_/B (sg13g2_nand2_1)
     3    0.010345    0.065597    0.079859    1.156498 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065597    0.000020    1.156518 ^ _179_/A (sg13g2_nand2_1)
     2    0.008259    0.063820    0.077965    1.234482 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.063820    0.000034    1.234516 v _180_/B (sg13g2_nand2_1)
     1    0.002945    0.034175    0.047826    1.282342 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.034175    0.000006    1.282349 ^ output24/A (sg13g2_buf_1)
     1    0.011070    0.053580    0.085827    1.368176 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.053580    0.000154    1.368330 ^ sine_out[28] (out)
                                              1.368330   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.368330   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381670   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000032    0.844889 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029465    0.072760    0.917649 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029465    0.000146    0.917795 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    1.097160 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000095    1.097254 v _156_/B (sg13g2_nand2b_1)
     2    0.007178    0.075401    0.097898    1.195152 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075401    0.000009    1.195162 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005118    0.049238    0.075163    1.270325 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049238    0.000038    1.270363 v output23/A (sg13g2_buf_1)
     1    0.011070    0.043430    0.090568    1.360930 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.043430    0.000154    1.361085 v sine_out[27] (out)
                                              1.361085   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.361085   data arrival time
---------------------------------------------------------------------------------------------
                                              2.388915   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000032    0.844889 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029465    0.072760    0.917649 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029465    0.000146    0.917795 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    1.097160 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000090    1.097250 v _138_/B (sg13g2_nor2_1)
     2    0.008037    0.111168    0.126455    1.223704 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.111168    0.000029    1.223733 ^ _279_/B (sg13g2_nor2_1)
     1    0.003655    0.035590    0.054919    1.278652 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035590    0.000016    1.278668 v output34/A (sg13g2_buf_1)
     1    0.008973    0.036925    0.079558    1.358226 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.036925    0.000079    1.358305 v sine_out[7] (out)
                                              1.358305   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.358305   data arrival time
---------------------------------------------------------------------------------------------
                                              2.391695   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000032    0.844889 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029465    0.072760    0.917649 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029465    0.000146    0.917795 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    1.097160 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000095    1.097254 v _156_/B (sg13g2_nand2b_1)
     2    0.007178    0.075401    0.097898    1.195152 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075401    0.000011    1.195164 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004301    0.049894    0.079538    1.274702 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.049894    0.000026    1.274728 v output13/A (sg13g2_buf_1)
     1    0.007837    0.033972    0.082853    1.357581 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033972    0.000045    1.357626 v sine_out[18] (out)
                                              1.357626   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.357626   data arrival time
---------------------------------------------------------------------------------------------
                                              2.392374   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000013    1.114214 ^ _147_/B (sg13g2_nand2_1)
     2    0.006789    0.070400    0.108506    1.222720 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070400    0.000013    1.222732 v _149_/B (sg13g2_nand2_1)
     1    0.003626    0.037868    0.052418    1.275151 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.037868    0.000015    1.275165 ^ output10/A (sg13g2_buf_1)
     1    0.007837    0.041093    0.077974    1.353139 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041093    0.000045    1.353184 ^ sine_out[15] (out)
                                              1.353184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.353184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.396816   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000072    0.947937 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086246    0.095038    1.042975 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086246    0.000003    1.042978 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061223    0.083283    1.126261 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061223    0.000023    1.126284 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107241    0.107617    1.233901 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107241    0.000080    1.233981 ^ output26/A (sg13g2_buf_1)
     1    0.010072    0.051553    0.112657    1.346639 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.051553    0.000115    1.346754 ^ sine_out[2] (out)
                                              1.346754   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.346754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403246   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000221    0.939380 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096667    0.096883    1.036262 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096667    0.000021    1.036283 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047565    0.071061    1.107344 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047565    0.000049    1.107393 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003406    0.112878    0.127030    1.234422 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.112878    0.000012    1.234434 ^ output12/A (sg13g2_buf_1)
     1    0.007837    0.043361    0.107600    1.342034 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.043361    0.000045    1.342079 ^ sine_out[17] (out)
                                              1.342079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.342079   data arrival time
---------------------------------------------------------------------------------------------
                                              2.407921   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000202    0.939361 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190808    0.174840    1.114201 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190808    0.000014    1.114215 ^ _171_/A (sg13g2_nand2_1)
     1    0.003187    0.060344    0.081298    1.195513 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060344    0.000004    1.195516 v _172_/B (sg13g2_nand2_1)
     1    0.005786    0.043352    0.055871    1.251387 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043352    0.000053    1.251440 ^ output21/A (sg13g2_buf_1)
     1    0.009760    0.048692    0.085950    1.337390 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.048692    0.000106    1.337496 ^ sine_out[25] (out)
                                              1.337496   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.337496   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412504   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000021    0.861674 v _141_/A (sg13g2_or2_1)
     3    0.010939    0.049706    0.124042    0.985716 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.049706    0.000029    0.985745 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009698    0.128889    0.132458    1.118203 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.128889    0.000073    1.118276 ^ _174_/B (sg13g2_nand2_1)
     1    0.003698    0.046193    0.079194    1.197470 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.046193    0.000010    1.197480 v _175_/B (sg13g2_nand2_1)
     1    0.004499    0.036087    0.046509    1.243989 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.036087    0.000028    1.244016 ^ output22/A (sg13g2_buf_1)
     1    0.010368    0.050879    0.084602    1.328618 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.050879    0.000128    1.328746 ^ sine_out[26] (out)
                                              1.328746   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.328746   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421254   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000032    0.844889 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029465    0.072760    0.917649 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029465    0.000146    0.917795 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    1.097160 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000066    1.097225 v _166_/A (sg13g2_nor2_1)
     1    0.003631    0.068661    0.098821    1.196046 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.068661    0.000008    1.196054 ^ _167_/B (sg13g2_nor2_1)
     1    0.004166    0.029284    0.045146    1.241200 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029284    0.000023    1.241223 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034838    0.075244    1.316468 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034838    0.000060    1.316527 v sine_out[23] (out)
                                              1.316527   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.316527   data arrival time
---------------------------------------------------------------------------------------------
                                              2.433473   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000043    0.844899 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060393    0.065352    0.910252 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060393    0.000027    0.910279 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016499    0.192577    0.185733    1.096012 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192577    0.000091    1.096103 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003723    0.070788    0.105726    1.201829 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.070788    0.000016    1.201845 v output25/A (sg13g2_buf_1)
     1    0.010715    0.042848    0.098923    1.300768 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.042848    0.000142    1.300910 v sine_out[29] (out)
                                              1.300910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.300910   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449090   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000043    0.844899 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060393    0.065352    0.910252 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060393    0.000027    0.910279 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016499    0.192577    0.185733    1.096012 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192577    0.000081    1.096093 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.003483    0.060629    0.107871    1.203964 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.060629    0.000013    1.203977 v output17/A (sg13g2_buf_1)
     1    0.008314    0.035616    0.088611    1.292588 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035616    0.000060    1.292648 v sine_out[21] (out)
                                              1.292648   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.292648   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457352   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000043    0.844899 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060393    0.065352    0.910252 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060393    0.000027    0.910279 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016499    0.192577    0.185733    1.096012 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192577    0.000098    1.096110 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002704    0.057447    0.103707    1.199818 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.057447    0.000004    1.199822 v output5/A (sg13g2_buf_1)
     1    0.008010    0.034663    0.086502    1.286323 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034663    0.000050    1.286374 v sine_out[10] (out)
                                              1.286374   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.286374   data arrival time
---------------------------------------------------------------------------------------------
                                              2.463626   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000117    0.939276 v _158_/B (sg13g2_nor2_1)
     3    0.012796    0.123002    0.108429    1.047704 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.123002    0.000028    1.047733 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003208    0.054955    0.089593    1.137326 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.054955    0.000004    1.137330 v _160_/B (sg13g2_nor2_1)
     1    0.003756    0.054873    0.063111    1.200440 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.054873    0.000016    1.200456 ^ output14/A (sg13g2_buf_1)
     1    0.007837    0.041593    0.085270    1.285727 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041593    0.000045    1.285772 ^ sine_out[19] (out)
                                              1.285772   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.285772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464228   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000221    0.939380 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096667    0.096883    1.036262 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096667    0.000021    1.036283 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047565    0.071061    1.107344 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047565    0.000052    1.107396 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003499    0.060517    0.080283    1.187679 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.060517    0.000013    1.187692 ^ output18/A (sg13g2_buf_1)
     1    0.008314    0.043578    0.089089    1.276782 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043578    0.000060    1.276841 ^ sine_out[22] (out)
                                              1.276841   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.276841   data arrival time
---------------------------------------------------------------------------------------------
                                              2.473159   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000221    0.939380 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096667    0.096883    1.036262 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096667    0.000021    1.036283 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047565    0.071061    1.107344 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047565    0.000042    1.107386 v _283_/A2 (sg13g2_a21oi_1)
     1    0.002994    0.061200    0.077279    1.184665 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.061200    0.000007    1.184672 ^ output6/A (sg13g2_buf_1)
     1    0.008010    0.042440    0.088493    1.273166 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042440    0.000050    1.273216 ^ sine_out[11] (out)
                                              1.273216   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.273216   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476784   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000125    0.774480 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028217    0.090645    0.865125 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028223    0.000124    0.865249 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047277    0.912525 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.912542 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.994407 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.994595 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081809    0.081966    1.076561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081809    0.000003    1.076564 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003334    0.063831    0.091907    1.168471 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.063831    0.000011    1.168482 ^ output36/A (sg13g2_buf_1)
     1    0.008010    0.042517    0.089623    1.258105 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.042517    0.000050    1.258155 ^ sine_out[9] (out)
                                              1.258155   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.258155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.491845   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002228    0.021561    0.162018    0.309185 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021561    0.000005    0.309190 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009236    0.058768    0.375239    0.684429 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.058768    0.000017    0.684446 ^ fanout75/A (sg13g2_buf_8)
     5    0.032818    0.030563    0.087833    0.772280 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030563    0.000206    0.772486 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027340    0.072371    0.844857 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027340    0.000043    0.844899 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060393    0.065352    0.910252 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060393    0.000027    0.910279 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016499    0.192577    0.185733    1.096012 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.192577    0.000104    1.096115 ^ _276_/B (sg13g2_nor2_1)
     1    0.004587    0.050767    0.072911    1.169027 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050767    0.000029    1.169056 v output31/A (sg13g2_buf_1)
     1    0.009587    0.039085    0.087557    1.256613 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.039085    0.000099    1.256713 v sine_out[4] (out)
                                              1.256713   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.256713   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493287   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002265    0.017867    0.159512    0.306679 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017867    0.000005    0.306684 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008950    0.055644    0.386252    0.692936 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.055644    0.000017    0.692953 v fanout75/A (sg13g2_buf_8)
     5    0.032078    0.027940    0.091670    0.784623 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027945    0.000201    0.784824 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025540    0.076829    0.861652 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025540    0.000031    0.861683 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027187    0.077476    0.939159 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027188    0.000221    0.939380 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096667    0.096883    1.036262 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096667    0.000021    1.036283 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047565    0.071061    1.107344 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047565    0.000048    1.107392 v _277_/B (sg13g2_nor2_1)
     1    0.003583    0.052203    0.059738    1.167130 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.052203    0.000014    1.167144 ^ output32/A (sg13g2_buf_1)
     1    0.009580    0.048222    0.089227    1.256370 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.048222    0.000100    1.256470 ^ sine_out[5] (out)
                                              1.256470   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.256470   data arrival time
---------------------------------------------------------------------------------------------
                                              2.493530   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000072    0.947937 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086246    0.095038    1.042975 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086246    0.000003    1.042978 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061223    0.083283    1.126261 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061223    0.000024    1.126285 v _145_/B (sg13g2_nand2_1)
     1    0.003800    0.036617    0.049714    1.175998 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036617    0.000017    1.176016 ^ output9/A (sg13g2_buf_1)
     1    0.007837    0.041056    0.077437    1.253452 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.041056    0.000045    1.253497 ^ sine_out[14] (out)
                                              1.253497   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.253497   data arrival time
---------------------------------------------------------------------------------------------
                                              2.496503   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000125    0.774480 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028217    0.090645    0.865125 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028223    0.000124    0.865249 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047277    0.912525 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.912542 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.994407 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.994595 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081809    0.081966    1.076561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081809    0.000078    1.076639 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002762    0.055972    0.088447    1.165086 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.055972    0.000004    1.165090 ^ output16/A (sg13g2_buf_1)
     1    0.007837    0.041625    0.085742    1.250832 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041625    0.000045    1.250877 ^ sine_out[20] (out)
                                              1.250877   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.250877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.499123   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000076    0.947940 v _168_/B (sg13g2_nor2_1)
     2    0.007131    0.089138    0.097563    1.045504 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089138    0.000010    1.045514 ^ _169_/B (sg13g2_nand2_1)
     1    0.003171    0.045221    0.067437    1.112950 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045221    0.000004    1.112954 v _170_/B (sg13g2_nand2_1)
     1    0.003063    0.030767    0.041690    1.154644 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030767    0.000008    1.154652 ^ output20/A (sg13g2_buf_1)
     1    0.009917    0.048982    0.080997    1.235648 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.048982    0.000115    1.235763 ^ sine_out[24] (out)
                                              1.235763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.235763   data arrival time
---------------------------------------------------------------------------------------------
                                              2.514236   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000059    0.947924 v _187_/A2 (sg13g2_o21ai_1)
     1    0.008354    0.121411    0.141249    1.089173 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.121411    0.000118    1.089290 ^ output28/A (sg13g2_buf_1)
     1    0.012394    0.060725    0.123373    1.212663 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.060725    0.000208    1.212871 ^ sine_out[31] (out)
                                              1.212871   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.212871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.537129   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002239    0.021600    0.161835    0.308655 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021600    0.000005    0.308660 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002760    0.034161    0.352734    0.661394 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.034161    0.000000    0.661395 ^ fanout70/A (sg13g2_buf_2)
     5    0.027337    0.065169    0.103919    0.765314 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.065169    0.000129    0.765443 ^ fanout69/A (sg13g2_buf_8)
     8    0.034055    0.031381    0.091437    0.856880 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031381    0.000185    0.857064 ^ _215_/B (sg13g2_nand3_1)
     2    0.008815    0.103269    0.105257    0.962322 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.103269    0.000043    0.962364 v _284_/B (sg13g2_and2_1)
     1    0.003984    0.025522    0.107080    1.069444 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025522    0.000020    1.069465 v output7/A (sg13g2_buf_1)
     1    0.008010    0.033857    0.072896    1.142360 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033857    0.000050    1.142411 v sine_out[12] (out)
                                              1.142411   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.142411   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607589   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000074    0.947938 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002675    0.055789    0.092893    1.040831 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.055789    0.000003    1.040834 ^ output11/A (sg13g2_buf_1)
     1    0.007837    0.041620    0.085663    1.126498 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.041620    0.000045    1.126543 ^ sine_out[16] (out)
                                              1.126543   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.126543   data arrival time
---------------------------------------------------------------------------------------------
                                              2.623457   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000029    0.900215 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011620    0.152277    0.149544    1.049759 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.152277    0.000064    1.049824 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013108    0.111008    0.147160    1.196983 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.111008    0.000117    1.197101 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010326    0.137687    0.166381    1.363481 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137687    0.000054    1.363535 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010341    0.088505    0.128492    1.492027 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088505    0.000047    1.492074 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006001    0.103643    0.121333    1.613408 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.103643    0.000008    1.613415 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001875    0.053873    0.108538    1.721953 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053873    0.000002    1.721956 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001515    0.029430    0.365210    2.087166 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029430    0.000000    2.087167 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.087167   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    5.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.896820   clock uncertainty
                                  0.000000    4.896820   clock reconvergence pessimism
                                 -0.115366    4.781454   library setup time
                                              4.781454   data required time
---------------------------------------------------------------------------------------------
                                              4.781454   data required time
                                             -2.087167   data arrival time
---------------------------------------------------------------------------------------------
                                              2.694287   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000072    0.947937 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086246    0.095038    1.042975 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086246    0.000003    1.042978 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061223    0.083283    1.126261 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061223    0.000023    1.126284 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107241    0.107617    1.233901 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107241    0.000092    1.233993 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.106748    0.139946    1.373939 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106748    0.000033    1.373972 v _214_/B (sg13g2_xnor2_1)
     1    0.001931    0.035288    0.110583    1.484555 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.035288    0.000003    1.484557 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001892    0.034020    0.371270    1.855827 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.034020    0.000003    1.855830 v _300_/D (sg13g2_dfrbpq_1)
                                              1.855830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    5.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897165   clock uncertainty
                                  0.000000    4.897165   clock reconvergence pessimism
                                 -0.116905    4.780261   library setup time
                                              4.780261   data required time
---------------------------------------------------------------------------------------------
                                              4.780261   data required time
                                             -1.855830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.924431   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    0.146795 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    0.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002276    0.017895    0.159324    0.306144 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.017895    0.000005    0.306149 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002673    0.036412    0.364373    0.670522 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036412    0.000000    0.670523 v fanout70/A (sg13g2_buf_2)
     5    0.026618    0.052662    0.103832    0.774355 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052662    0.000151    0.774506 v _142_/B (sg13g2_or2_1)
     7    0.026987    0.095395    0.173359    0.947865 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095395    0.000072    0.947937 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086246    0.095038    1.042975 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086246    0.000003    1.042978 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061223    0.083283    1.126261 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061223    0.000023    1.126284 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107241    0.107617    1.233901 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107241    0.000092    1.233993 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.106748    0.139946    1.373939 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106748    0.000010    1.373949 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002668    0.065273    0.059106    1.433055 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.065273    0.000009    1.433064 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003719    0.037061    0.378812    1.811875 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037061    0.000009    1.811885 ^ _219_/A (sg13g2_inv_1)
     1    0.002028    0.016541    0.027249    1.839134 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016541    0.000004    1.839138 v _301_/D (sg13g2_dfrbpq_1)
                                              1.839138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.110608    4.786565   library setup time
                                              4.786565   data required time
---------------------------------------------------------------------------------------------
                                              4.786565   data required time
                                             -1.839138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.947427   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000029    0.900215 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011620    0.152277    0.149544    1.049759 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.152277    0.000064    1.049824 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013108    0.111008    0.147160    1.196983 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.111008    0.000117    1.197101 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010326    0.137687    0.166381    1.363481 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137687    0.000054    1.363535 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010341    0.088505    0.128492    1.492027 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.088505    0.000044    1.492071 v _208_/B (sg13g2_xor2_1)
     1    0.002078    0.051143    0.111932    1.604003 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.051143    0.000004    1.604007 v _298_/D (sg13g2_dfrbpq_1)
                                              1.604007   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    5.146816 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896815   clock uncertainty
                                  0.000000    4.896815   clock reconvergence pessimism
                                 -0.123187    4.773629   library setup time
                                              4.773629   data required time
---------------------------------------------------------------------------------------------
                                              4.773629   data required time
                                             -1.604007   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169622   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000029    0.900215 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011620    0.152277    0.149544    1.049759 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.152277    0.000064    1.049824 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013108    0.111008    0.147160    1.196983 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.111008    0.000117    1.197101 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010326    0.137687    0.166381    1.363481 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.137687    0.000058    1.363539 ^ _204_/B (sg13g2_xor2_1)
     1    0.001733    0.049735    0.121753    1.485292 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049735    0.000002    1.485294 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.485294   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    5.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896815   clock uncertainty
                                  0.000000    4.896815   clock reconvergence pessimism
                                 -0.122015    4.774800   library setup time
                                              4.774800   data required time
---------------------------------------------------------------------------------------------
                                              4.774800   data required time
                                             -1.485294   data arrival time
---------------------------------------------------------------------------------------------
                                              3.289506   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010248    0.050977    0.185374    0.332539 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050977    0.000014    0.332553 ^ _127_/A (sg13g2_inv_1)
     1    0.007444    0.034052    0.046194    0.378747 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034052    0.000092    0.378839 v output3/A (sg13g2_buf_1)
     1    0.008725    0.036161    0.078291    0.457130 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.036161    0.000072    0.457202 v signB (out)
                                              0.457202   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.457202   data arrival time
---------------------------------------------------------------------------------------------
                                              3.292798   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010248    0.050977    0.185374    0.332539 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050977    0.000048    0.332587 ^ output2/A (sg13g2_buf_1)
     1    0.006678    0.037068    0.080205    0.412792 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037068    0.000016    0.412808 ^ sign (out)
                                              0.412808   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.412808   data arrival time
---------------------------------------------------------------------------------------------
                                              3.337192   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000027    0.900213 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005286    0.044422    0.395486    1.295699 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.044422    0.000004    1.295703 v _192_/B (sg13g2_xnor2_1)
     1    0.002683    0.037918    0.089452    1.385156 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.037918    0.000009    1.385165 v _294_/D (sg13g2_dfrbpq_1)
                                              1.385165   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000029    5.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897167   clock uncertainty
                                  0.000000    4.897167   clock reconvergence pessimism
                                 -0.118309    4.778857   library setup time
                                              4.778857   data required time
---------------------------------------------------------------------------------------------
                                              4.778857   data required time
                                             -1.385165   data arrival time
---------------------------------------------------------------------------------------------
                                              3.393692   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000029    0.900215 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011620    0.152277    0.149544    1.049759 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.152277    0.000064    1.049824 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013108    0.111008    0.147160    1.196983 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.111008    0.000075    1.197059 v _200_/A (sg13g2_xor2_1)
     1    0.002630    0.054843    0.124775    1.321833 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.054843    0.000009    1.321842 v _296_/D (sg13g2_dfrbpq_1)
                                              1.321842   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    5.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896820   clock uncertainty
                                  0.000000    4.896820   clock reconvergence pessimism
                                 -0.124520    4.772300   library setup time
                                              4.772300   data required time
---------------------------------------------------------------------------------------------
                                              4.772300   data required time
                                             -1.321842   data arrival time
---------------------------------------------------------------------------------------------
                                              3.450458   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000302    1.184372 v _288_/A (sg13g2_inv_1)
     1    0.006417    0.034468    0.038985    1.223357 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.034468    0.000028    1.223384 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.223384   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    5.146815 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896815   clock uncertainty
                                  0.000000    4.896815   clock reconvergence pessimism
                                 -0.124100    4.772715   library recovery time
                                              4.772715   data required time
---------------------------------------------------------------------------------------------
                                              4.772715   data required time
                                             -1.223384   data arrival time
---------------------------------------------------------------------------------------------
                                              3.549330   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000245    1.184315 v _292_/A (sg13g2_inv_1)
     1    0.006502    0.034794    0.039238    1.223552 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.034794    0.000030    1.223582 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.223582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.124137    4.773036   library recovery time
                                              4.773036   data required time
---------------------------------------------------------------------------------------------
                                              4.773036   data required time
                                             -1.223582   data arrival time
---------------------------------------------------------------------------------------------
                                              3.549453   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000339    1.184409 v _289_/A (sg13g2_inv_1)
     1    0.006137    0.033401    0.038151    1.222560 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.033401    0.000022    1.222582 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.222582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000020    5.146816 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896815   clock uncertainty
                                  0.000000    4.896815   clock reconvergence pessimism
                                 -0.123775    4.773041   library recovery time
                                              4.773041   data required time
---------------------------------------------------------------------------------------------
                                              4.773041   data required time
                                             -1.222582   data arrival time
---------------------------------------------------------------------------------------------
                                              3.550459   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000350    1.184420 v _290_/A (sg13g2_inv_1)
     1    0.006037    0.033017    0.037851    1.222271 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033017    0.000018    1.222289 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.222289   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    5.146820 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.896820   clock uncertainty
                                  0.000000    4.896820   clock reconvergence pessimism
                                 -0.123638    4.773181   library recovery time
                                              4.773181   data required time
---------------------------------------------------------------------------------------------
                                              4.773181   data required time
                                             -1.222289   data arrival time
---------------------------------------------------------------------------------------------
                                              3.550893   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000315    1.184385 v _286_/A (sg13g2_inv_1)
     1    0.005925    0.032591    0.037517    1.221902 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032591    0.000016    1.221918 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.221918   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123443    4.773729   library recovery time
                                              4.773729   data required time
---------------------------------------------------------------------------------------------
                                              4.773729   data required time
                                             -1.221918   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551812   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000053    1.184122 v _291_/A (sg13g2_inv_1)
     1    0.005936    0.032636    0.037552    1.221674 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032636    0.000017    1.221691 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221691   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    5.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897165   clock uncertainty
                                  0.000000    4.897165   clock reconvergence pessimism
                                 -0.123479    4.773687   library recovery time
                                              4.773687   data required time
---------------------------------------------------------------------------------------------
                                              4.773687   data required time
                                             -1.221691   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551996   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000296    1.184365 v _287_/A (sg13g2_inv_1)
     1    0.005458    0.031955    0.036128    1.220493 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031955    0.000007    1.220500 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220500   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018306    0.022574    0.065250    5.146796 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022574    0.000024    5.146820 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896820   clock uncertainty
                                  0.000000    4.896820   clock reconvergence pessimism
                                 -0.123333    4.773486   library recovery time
                                              4.773486   data required time
---------------------------------------------------------------------------------------------
                                              4.773486   data required time
                                             -1.220500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.552986   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000211    1.091634 v fanout78/A (sg13g2_buf_8)
     8    0.030811    0.027615    0.092436    1.184070 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027615    0.000144    1.184214 v _285_/A (sg13g2_inv_1)
     1    0.005375    0.031634    0.035881    1.220095 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031634    0.000006    1.220101 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220101   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000029    5.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897167   clock uncertainty
                                  0.000000    4.897167   clock reconvergence pessimism
                                 -0.123173    4.773994   library recovery time
                                              4.773994   data required time
---------------------------------------------------------------------------------------------
                                              4.773994   data required time
                                             -1.220101   data arrival time
---------------------------------------------------------------------------------------------
                                              3.553893   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.018954    0.160522    0.307695 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.018954    0.000009    0.307704 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011503    0.063466    0.395757    0.703461 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063466    0.000012    0.703473 v fanout55/A (sg13g2_buf_8)
     8    0.037427    0.029927    0.097295    0.800768 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029927    0.000083    0.800852 v _191_/B (sg13g2_xnor2_1)
     2    0.006564    0.057672    0.099334    0.900186 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.057672    0.000029    0.900215 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011620    0.152277    0.149544    1.049759 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.152277    0.000037    1.049796 ^ _196_/A (sg13g2_xor2_1)
     1    0.001961    0.056049    0.132313    1.182110 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.056049    0.000003    1.182113 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.182113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123815    4.773358   library setup time
                                              4.773358   data required time
---------------------------------------------------------------------------------------------
                                              4.773358   data required time
                                             -1.182113   data arrival time
---------------------------------------------------------------------------------------------
                                              3.591245   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.016195    0.058246    0.089377    1.091422 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.058246    0.000199    1.091621 v _129_/A (sg13g2_inv_1)
     1    0.005796    0.037846    0.046653    1.138274 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.037846    0.000013    1.138287 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.138287   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    5.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897171   clock uncertainty
                                  0.000000    4.897171   clock reconvergence pessimism
                                 -0.125047    4.772124   library recovery time
                                              4.772124   data required time
---------------------------------------------------------------------------------------------
                                              4.772124   data required time
                                             -1.138287   data arrival time
---------------------------------------------------------------------------------------------
                                              3.633837   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001990    0.018681    0.170272    0.317443 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.018681    0.000003    0.317446 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.017676    0.082378    0.417135    0.734582 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082378    0.000028    0.734610 v fanout77/A (sg13g2_buf_8)
     6    0.029326    0.027922    0.103507    0.838116 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.027922    0.000010    0.838127 v _128_/A (sg13g2_inv_2)
     5    0.021501    0.050729    0.050821    0.888947 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050730    0.000111    0.889058 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.889058   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    5.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897171   clock uncertainty
                                  0.000000    4.897171   clock reconvergence pessimism
                                 -0.122113    4.775057   library setup time
                                              4.775057   data required time
---------------------------------------------------------------------------------------------
                                              4.775057   data required time
                                             -0.889058   data arrival time
---------------------------------------------------------------------------------------------
                                              3.885999   slack (MET)



