## Digital Clock (Without Microcontrollers)

This project is a final report for the EEE14357 Digital Systems Design Lab at Palestine Technical College - Deir Al Balah

The project, completed in June 2023, is the design and implementation of a 24-hour digital clock that displays seconds, minutes, and hours.
The primary constraint and focus of the project was to achieve this functionality using discrete digital logic integrated circuits (ICs), with **no microcontrollers**

The clock also features two push-buttons to manually adjust the minutes and hours
¬†¬†

### üñºÔ∏è Images
![photo_2025-11-17_18-52-13](https://github.com/user-attachments/assets/e275d680-6c28-41b5-ab09-02db99d1e353)
![photo_2025-11-17_18-52-18](https://github.com/user-attachments/assets/d23be02a-c089-4e4d-a5bf-3a74bd32d64d)


### ‚öôÔ∏è How It Works

The circuit is comprised of three main stages: Seconds, Minutes, and Hours. The logic flows from one stage to the next.

#### 1\. Pulse Generation (Time Base)

The heart of the clock is an **NE555P Timer IC** (U1). It is configured as an astable multivibrator to generate a continuous, stable clock pulse. The circuit is designed with resistors and capacitors to produce a frequency of approximately **1.085 Hz**, which acts as the 1-second "tick" that drives the entire clock.

#### 2\. Counting & Display (Cascaded Stages)

The project uses six **CD4026BE ICs** (U2-U7). This chip is ideal for this project as it functions as both a decade counter (counts 0-9) and a 7-segment display driver in one package.

  * Each 4026 IC is connected to one 7-segment display to show a single digit.
  * The counters are **cascaded** by connecting the **Carry Out (pin 5)** of one counter to the **Clock (pin 1)** of the next.
  * This way, when the "seconds-units" counter (U2) rolls over from 9 to 0, it sends a single pulse to the "seconds-tens" counter (U3), incrementing it by one. This pattern repeats for the minutes and hours stages.

#### 3\. Reset Logic (Modulo Counting)

Since the CD4026BE counts to 9, an external logic circuit is needed to reset the stages at the correct times (e.g., 60 seconds, 60 minutes, 24 hours). This is accomplished using an **SN74LS11N IC**, which contains triple 3-input AND gates.

  * **MOD-60 (Seconds & Minutes):** The seconds stage (U2, U3) and minutes stage (U4, U5) must reset after 59. An AND gate monitors the outputs of the "tens" digit counter (U3 and U5). When this counter attempts to display a "6", the AND gate detects it and sends a HIGH signal to the **RESET (pin 15)** of both ICs in that stage, forcing them back to 00.
  * **MOD-24 (Hours):** A similar logic resets the hours stage (U6, U7). An AND gate (U9A) monitors the outputs of both hour counters. When the display tries to show "24", the gate sends a reset pulse to U6 and U7, forcing them back to 00.

#### 4\. Power Supply

The circuit is powered by an **L7805CV** linear voltage regulator, which takes a higher input voltage and provides a stable 5V output required by the ICs.

### üìã Main Components

  * **1x NE555P** (Timer IC)
  * **6x CD4026BE** (Decade Counter / 7-Segment Driver)
  * **6x 5161AS** (7-Segment Display, Common Cathode)
  * **1x SN74LS11N** (Triple 3-Input AND Gate)
  * **1x L7805CV** (5V Voltage Regulator)
  * **2x Push Buttons** (for setting time)
  * **2x Diodes** (for isolating set buttons)
  * Various resistors and capacitors for timing and current limiting
