Warning (10273): Verilog HDL warning at st2led.v(53): extended using "x" or "z" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/st2led.v Line: 53
Warning (10273): Verilog HDL warning at st2led.v(53): extended using "x" or "z" File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/st2led.v Line: 53
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_t4_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lecture_4/db/ip/system_t4/submodules/system_t4_mm_interconnect_0_router_006.sv Line: 49
