<module name="IA_SEQ" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SEQ_AGENT_STATUS" acronym="SEQ_AGENT_STATUS" offset="0x28" width="32" description="Agent Status Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INBAND_ERROR_SECONDARY" width="1" begin="29" end="29" resetval="0x0" description="Error Status for in-band errors with MErrSteer indicating a secondary error." range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_SECONDARY_0_r" description="No in-band error received"/>
      <bitenum value="0" token="INBAND_ERROR_SECONDARY_0_w" description="Ignored"/>
      <bitenum value="1" token="INBAND_ERROR_SECONDARY_1_r" description="In-band error received"/>
      <bitenum value="1" token="INBAND_ERROR_SECONDARY_1_w" description="Clear in-band error"/>
    </bitfield>
    <bitfield id="INBAND_ERROR_PRIMARY" width="1" begin="28" end="28" resetval="0x0" description="Error Status for in-band errors with MErrSteer indicating Primary Error" range="" rwaccess="RW">
      <bitenum value="0" token="INBAND_ERROR_PRIMARY_0_r" description="No in-band error received"/>
      <bitenum value="0" token="INBAND_ERROR_PRIMARY_0_w" description="Ignored"/>
      <bitenum value="1" token="INBAND_ERROR_PRIMARY_1_r" description="In-band error received"/>
      <bitenum value="1" token="INBAND_ERROR_PRIMARY_1_w" description="Clear in-band error"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MERROR" width="1" begin="24" end="24" resetval="0x0" description="MError assertion detected" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BURST_TIMEOUT" width="1" begin="16" end="16" resetval="0x0" description="Status of open burst and" range="" rwaccess="R"/>
    <bitfield id="TIMEBASE" width="4" begin="15" end="12" resetval="0x0" description="Observation of timebase signals for internal verification" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESP_TIMEOUT" width="1" begin="8" end="8" resetval="0x0" description="Response timeout status" range="" rwaccess="R"/>
    <bitfield id="READEX" width="1" begin="7" end="7" resetval="0x0" description="Status of ReadEx/Write" range="" rwaccess="R"/>
    <bitfield id="BURST" width="1" begin="6" end="6" resetval="0x0" description="Status of open burst" range="" rwaccess="R"/>
    <bitfield id="RESP_WAITING" width="1" begin="5" end="5" resetval="0x0" description="Responses waiting" range="" rwaccess="R"/>
    <bitfield id="REQ_ACTIVE" width="1" begin="4" end="4" resetval="0x0" description="Requests outstanding" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_RESET" width="1" begin="0" end="0" resetval="0x0" description="Reset input from core interface" range="" rwaccess="R"/>
  </register>
</module>
