$comment
	File created using the following command:
		vcd file projeto1.msim.vcd -direction
$end
$date
	Sun Oct 18 20:40:58 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projeto1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY [3] $end
$var wire 1 M KEY [2] $end
$var wire 1 N KEY [1] $end
$var wire 1 O KEY [0] $end
$var wire 1 P pinoTeste [9] $end
$var wire 1 Q pinoTeste [8] $end
$var wire 1 R pinoTeste [7] $end
$var wire 1 S pinoTeste [6] $end
$var wire 1 T pinoTeste [5] $end
$var wire 1 U pinoTeste [4] $end
$var wire 1 V pinoTeste [3] $end
$var wire 1 W pinoTeste [2] $end
$var wire 1 X pinoTeste [1] $end
$var wire 1 Y pinoTeste [0] $end
$var wire 1 Z SW [8] $end
$var wire 1 [ SW [7] $end
$var wire 1 \ SW [6] $end
$var wire 1 ] SW [5] $end
$var wire 1 ^ SW [4] $end
$var wire 1 _ SW [3] $end
$var wire 1 ` SW [2] $end
$var wire 1 a SW [1] $end
$var wire 1 b SW [0] $end
$var wire 1 c t_BT [7] $end
$var wire 1 d t_BT [6] $end
$var wire 1 e t_BT [5] $end
$var wire 1 f t_BT [4] $end
$var wire 1 g t_BT [3] $end
$var wire 1 h t_BT [2] $end
$var wire 1 i t_BT [1] $end
$var wire 1 j t_BT [0] $end
$var wire 1 k t_outMem [7] $end
$var wire 1 l t_outMem [6] $end
$var wire 1 m t_outMem [5] $end
$var wire 1 n t_outMem [4] $end
$var wire 1 o t_outMem [3] $end
$var wire 1 p t_outMem [2] $end
$var wire 1 q t_outMem [1] $end
$var wire 1 r t_outMem [0] $end

$scope module i1 $end
$var wire 1 s gnd $end
$var wire 1 t vcc $end
$var wire 1 u unknown $end
$var wire 1 v devoe $end
$var wire 1 w devclrn $end
$var wire 1 x devpor $end
$var wire 1 y ww_devoe $end
$var wire 1 z ww_devclrn $end
$var wire 1 { ww_devpor $end
$var wire 1 | ww_CLOCK_50 $end
$var wire 1 } ww_SW [8] $end
$var wire 1 ~ ww_SW [7] $end
$var wire 1 !! ww_SW [6] $end
$var wire 1 "! ww_SW [5] $end
$var wire 1 #! ww_SW [4] $end
$var wire 1 $! ww_SW [3] $end
$var wire 1 %! ww_SW [2] $end
$var wire 1 &! ww_SW [1] $end
$var wire 1 '! ww_SW [0] $end
$var wire 1 (! ww_KEY [3] $end
$var wire 1 )! ww_KEY [2] $end
$var wire 1 *! ww_KEY [1] $end
$var wire 1 +! ww_KEY [0] $end
$var wire 1 ,! ww_HEX0 [6] $end
$var wire 1 -! ww_HEX0 [5] $end
$var wire 1 .! ww_HEX0 [4] $end
$var wire 1 /! ww_HEX0 [3] $end
$var wire 1 0! ww_HEX0 [2] $end
$var wire 1 1! ww_HEX0 [1] $end
$var wire 1 2! ww_HEX0 [0] $end
$var wire 1 3! ww_HEX1 [6] $end
$var wire 1 4! ww_HEX1 [5] $end
$var wire 1 5! ww_HEX1 [4] $end
$var wire 1 6! ww_HEX1 [3] $end
$var wire 1 7! ww_HEX1 [2] $end
$var wire 1 8! ww_HEX1 [1] $end
$var wire 1 9! ww_HEX1 [0] $end
$var wire 1 :! ww_HEX2 [6] $end
$var wire 1 ;! ww_HEX2 [5] $end
$var wire 1 <! ww_HEX2 [4] $end
$var wire 1 =! ww_HEX2 [3] $end
$var wire 1 >! ww_HEX2 [2] $end
$var wire 1 ?! ww_HEX2 [1] $end
$var wire 1 @! ww_HEX2 [0] $end
$var wire 1 A! ww_HEX3 [6] $end
$var wire 1 B! ww_HEX3 [5] $end
$var wire 1 C! ww_HEX3 [4] $end
$var wire 1 D! ww_HEX3 [3] $end
$var wire 1 E! ww_HEX3 [2] $end
$var wire 1 F! ww_HEX3 [1] $end
$var wire 1 G! ww_HEX3 [0] $end
$var wire 1 H! ww_HEX4 [6] $end
$var wire 1 I! ww_HEX4 [5] $end
$var wire 1 J! ww_HEX4 [4] $end
$var wire 1 K! ww_HEX4 [3] $end
$var wire 1 L! ww_HEX4 [2] $end
$var wire 1 M! ww_HEX4 [1] $end
$var wire 1 N! ww_HEX4 [0] $end
$var wire 1 O! ww_HEX5 [6] $end
$var wire 1 P! ww_HEX5 [5] $end
$var wire 1 Q! ww_HEX5 [4] $end
$var wire 1 R! ww_HEX5 [3] $end
$var wire 1 S! ww_HEX5 [2] $end
$var wire 1 T! ww_HEX5 [1] $end
$var wire 1 U! ww_HEX5 [0] $end
$var wire 1 V! ww_pinoTeste [9] $end
$var wire 1 W! ww_pinoTeste [8] $end
$var wire 1 X! ww_pinoTeste [7] $end
$var wire 1 Y! ww_pinoTeste [6] $end
$var wire 1 Z! ww_pinoTeste [5] $end
$var wire 1 [! ww_pinoTeste [4] $end
$var wire 1 \! ww_pinoTeste [3] $end
$var wire 1 ]! ww_pinoTeste [2] $end
$var wire 1 ^! ww_pinoTeste [1] $end
$var wire 1 _! ww_pinoTeste [0] $end
$var wire 1 `! ww_t_outMem [7] $end
$var wire 1 a! ww_t_outMem [6] $end
$var wire 1 b! ww_t_outMem [5] $end
$var wire 1 c! ww_t_outMem [4] $end
$var wire 1 d! ww_t_outMem [3] $end
$var wire 1 e! ww_t_outMem [2] $end
$var wire 1 f! ww_t_outMem [1] $end
$var wire 1 g! ww_t_outMem [0] $end
$var wire 1 h! ww_t_BT [7] $end
$var wire 1 i! ww_t_BT [6] $end
$var wire 1 j! ww_t_BT [5] $end
$var wire 1 k! ww_t_BT [4] $end
$var wire 1 l! ww_t_BT [3] $end
$var wire 1 m! ww_t_BT [2] $end
$var wire 1 n! ww_t_BT [1] $end
$var wire 1 o! ww_t_BT [0] $end
$var wire 1 p! \CLOCK_50~input_o\ $end
$var wire 1 q! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 r! \processador|fetch|somPC|Add0~1_sumout\ $end
$var wire 1 s! \processador|fetch|registerPC|DOUT[0]~feeder_combout\ $end
$var wire 1 t! \processador|fetch|somPC|Add0~18\ $end
$var wire 1 u! \processador|fetch|somPC|Add0~21_sumout\ $end
$var wire 1 v! \processador|fetch|ROM|memROM~6_combout\ $end
$var wire 1 w! \processador|fetch|somPC|Add0~22\ $end
$var wire 1 x! \processador|fetch|somPC|Add0~25_sumout\ $end
$var wire 1 y! \~GND~combout\ $end
$var wire 1 z! \processador|fetch|ROM|memROM~2_combout\ $end
$var wire 1 {! \processador|fetch|ROM|memROM~1_combout\ $end
$var wire 1 |! \processador|fetch|ROM|memROM~4_combout\ $end
$var wire 1 }! \processador|fetch|ROM|memROM~30_combout\ $end
$var wire 1 ~! \processador|fetch|ROM|memROM~12_combout\ $end
$var wire 1 !" \processador|fetch|ROM|memROM~16_combout\ $end
$var wire 1 "" \processador|fetch|ROM|memROM~0_combout\ $end
$var wire 1 #" \processador|UC|Equal7~0_combout\ $end
$var wire 1 $" \processador|UC|operacao[2]~1_combout\ $end
$var wire 1 %" \processador|UC|operacao[0]~2_combout\ $end
$var wire 1 &" \processador|UC|comb~2_combout\ $end
$var wire 1 '" \processador|UC|comb~3_combout\ $end
$var wire 1 (" \processador|fetch|ROM|memROM~18_combout\ $end
$var wire 1 )" \processador|fetch|ROM|memROM~19_combout\ $end
$var wire 1 *" \processador|fetch|ROM|memROM~24_combout\ $end
$var wire 1 +" \processador|fetch|ROM|memROM~25_combout\ $end
$var wire 1 ," \processador|arquitetura|ULA|Equal7~0_combout\ $end
$var wire 1 -" \processador|fetch|ROM|memROM~13_combout\ $end
$var wire 1 ." \processador|fetch|ROM|memROM~5_combout\ $end
$var wire 1 /" \processador|fetch|ROM|memROM~29_combout\ $end
$var wire 1 0" \processador|fetch|ROM|memROM~10_combout\ $end
$var wire 1 1" \processador|fetch|ROM|memROM~26_combout\ $end
$var wire 1 2" \processador|fetch|ROM|memROM~11_combout\ $end
$var wire 1 3" \processador|arquitetura|muxInstRAM|saida_MUX[1]~0_combout\ $end
$var wire 1 4" \processador|fetch|ROM|memROM~15_combout\ $end
$var wire 1 5" \processador|fetch|ROM|memROM~14_combout\ $end
$var wire 1 6" \de|enderecoChave[3]~0_combout\ $end
$var wire 1 7" \de|enderecoChave[3]~1_combout\ $end
$var wire 1 8" \SW[8]~input_o\ $end
$var wire 1 9" \de|Equal2~0_combout\ $end
$var wire 1 :" \out_dataRAM[0]~9_combout\ $end
$var wire 1 ;" \de|habilitaChave~0_combout\ $end
$var wire 1 <" \processador|fetch|ROM|memROM~17_combout\ $end
$var wire 1 =" \out_dataRAM[0]~4_combout\ $end
$var wire 1 >" \baseTempo|baseTempo|Add0~21_sumout\ $end
$var wire 1 ?" \baseTempo|baseTempo|contador[0]~DUPLICATE_q\ $end
$var wire 1 @" \baseTempo|baseTempo|Add0~22\ $end
$var wire 1 A" \baseTempo|baseTempo|Add0~5_sumout\ $end
$var wire 1 B" \baseTempo|baseTempo|Add0~6\ $end
$var wire 1 C" \baseTempo|baseTempo|Add0~93_sumout\ $end
$var wire 1 D" \baseTempo|baseTempo|Add0~94\ $end
$var wire 1 E" \baseTempo|baseTempo|Add0~49_sumout\ $end
$var wire 1 F" \baseTempo|baseTempo|Add0~50\ $end
$var wire 1 G" \baseTempo|baseTempo|Add0~53_sumout\ $end
$var wire 1 H" \baseTempo|baseTempo|Add0~54\ $end
$var wire 1 I" \baseTempo|baseTempo|Add0~9_sumout\ $end
$var wire 1 J" \baseTempo|baseTempo|Add0~10\ $end
$var wire 1 K" \baseTempo|baseTempo|Add0~13_sumout\ $end
$var wire 1 L" \baseTempo|baseTempo|Add0~14\ $end
$var wire 1 M" \baseTempo|baseTempo|Add0~17_sumout\ $end
$var wire 1 N" \baseTempo|baseTempo|Add0~18\ $end
$var wire 1 O" \baseTempo|baseTempo|Add0~29_sumout\ $end
$var wire 1 P" \baseTempo|baseTempo|Add0~30\ $end
$var wire 1 Q" \baseTempo|baseTempo|Add0~25_sumout\ $end
$var wire 1 R" \baseTempo|baseTempo|Add0~26\ $end
$var wire 1 S" \baseTempo|baseTempo|Add0~45_sumout\ $end
$var wire 1 T" \baseTempo|baseTempo|Add0~46\ $end
$var wire 1 U" \baseTempo|baseTempo|Add0~41_sumout\ $end
$var wire 1 V" \baseTempo|baseTempo|contador[11]~DUPLICATE_q\ $end
$var wire 1 W" \baseTempo|baseTempo|Add0~42\ $end
$var wire 1 X" \baseTempo|baseTempo|Add0~37_sumout\ $end
$var wire 1 Y" \baseTempo|baseTempo|contador[12]~DUPLICATE_q\ $end
$var wire 1 Z" \baseTempo|baseTempo|Add0~38\ $end
$var wire 1 [" \baseTempo|baseTempo|Add0~33_sumout\ $end
$var wire 1 \" \baseTempo|baseTempo|Add0~34\ $end
$var wire 1 ]" \baseTempo|baseTempo|Add0~1_sumout\ $end
$var wire 1 ^" \baseTempo|baseTempo|Add0~2\ $end
$var wire 1 _" \baseTempo|baseTempo|Add0~97_sumout\ $end
$var wire 1 `" \baseTempo|baseTempo|Add0~98\ $end
$var wire 1 a" \baseTempo|baseTempo|Add0~89_sumout\ $end
$var wire 1 b" \baseTempo|baseTempo|Add0~90\ $end
$var wire 1 c" \baseTempo|baseTempo|Add0~85_sumout\ $end
$var wire 1 d" \baseTempo|baseTempo|Add0~86\ $end
$var wire 1 e" \baseTempo|baseTempo|Add0~81_sumout\ $end
$var wire 1 f" \baseTempo|baseTempo|Equal0~3_combout\ $end
$var wire 1 g" \baseTempo|baseTempo|Equal0~0_combout\ $end
$var wire 1 h" \baseTempo|baseTempo|Equal0~1_combout\ $end
$var wire 1 i" \baseTempo|baseTempo|contador[19]~DUPLICATE_q\ $end
$var wire 1 j" \baseTempo|baseTempo|Add0~82\ $end
$var wire 1 k" \baseTempo|baseTempo|Add0~77_sumout\ $end
$var wire 1 l" \baseTempo|baseTempo|Add0~78\ $end
$var wire 1 m" \baseTempo|baseTempo|Add0~73_sumout\ $end
$var wire 1 n" \baseTempo|baseTempo|Add0~74\ $end
$var wire 1 o" \baseTempo|baseTempo|Add0~69_sumout\ $end
$var wire 1 p" \baseTempo|baseTempo|Add0~70\ $end
$var wire 1 q" \baseTempo|baseTempo|Add0~65_sumout\ $end
$var wire 1 r" \baseTempo|baseTempo|Add0~66\ $end
$var wire 1 s" \baseTempo|baseTempo|Add0~61_sumout\ $end
$var wire 1 t" \baseTempo|baseTempo|Add0~62\ $end
$var wire 1 u" \baseTempo|baseTempo|Add0~57_sumout\ $end
$var wire 1 v" \baseTempo|baseTempo|Equal0~2_combout\ $end
$var wire 1 w" \baseTempo|baseTempo|Equal0~4_combout\ $end
$var wire 1 x" \baseTempo|baseTempo|tick~0_combout\ $end
$var wire 1 y" \baseTempo|baseTempo|tick~q\ $end
$var wire 1 z" \baseTempo|registraUmSegundo|DOUT~feeder_combout\ $end
$var wire 1 {" \de|Equal7~0_combout\ $end
$var wire 1 |" \de|limpaLeitura~2_combout\ $end
$var wire 1 }" \de|limpaLeitura~combout\ $end
$var wire 1 ~" \baseTempo|registraUmSegundo|DOUT~q\ $end
$var wire 1 !# \de|limpaLeitura~0_combout\ $end
$var wire 1 "# \baseTempo|leituraUmSegundo[0]~1_combout\ $end
$var wire 1 ## \baseTempo|leituraUmSegundo[0]~0_combout\ $end
$var wire 1 $# \out_dataRAM[0]~5_combout\ $end
$var wire 1 %# \KEY[0]~input_o\ $end
$var wire 1 &# \out_dataRAM[0]~6_combout\ $end
$var wire 1 '# \KEY[2]~input_o\ $end
$var wire 1 (# \KEY[1]~input_o\ $end
$var wire 1 )# \KEY[3]~input_o\ $end
$var wire 1 *# \out_dataRAM[0]~7_combout\ $end
$var wire 1 +# \out_dataRAM[0]~8_combout\ $end
$var wire 1 ,# \SW[7]~input_o\ $end
$var wire 1 -# \de|enderecoChave[2]~2_combout\ $end
$var wire 1 .# \SW[6]~input_o\ $end
$var wire 1 /# \SW[5]~input_o\ $end
$var wire 1 0# \de|enderecoChave[1]~3_combout\ $end
$var wire 1 1# \SW[3]~input_o\ $end
$var wire 1 2# \de|enderecoChave~4_combout\ $end
$var wire 1 3# \SW[2]~input_o\ $end
$var wire 1 4# \SW[1]~input_o\ $end
$var wire 1 5# \SW[0]~input_o\ $end
$var wire 1 6# \out_dataRAM[0]~12_combout\ $end
$var wire 1 7# \SW[4]~input_o\ $end
$var wire 1 8# \out_dataRAM[0]~0_combout\ $end
$var wire 1 9# \out_dataRAM[0]~10_combout\ $end
$var wire 1 :# \out_dataRAM[0]~11_combout\ $end
$var wire 1 ;# \processador|arquitetura|muxInstRAM|saida_MUX[0]~1_combout\ $end
$var wire 1 <# \processador|arquitetura|ULA|Add0~34_cout\ $end
$var wire 1 =# \processador|arquitetura|ULA|Add0~5_sumout\ $end
$var wire 1 ># \processador|arquitetura|ULA|saida[0]~7_combout\ $end
$var wire 1 ?# \processador|UC|habilitaResgistrador~0_combout\ $end
$var wire 1 @# \processador|UC|habilitaResgistrador~1_combout\ $end
$var wire 1 A# \processador|fetch|ROM|memROM~20_combout\ $end
$var wire 1 B# \processador|fetch|ROM|memROM~22_combout\ $end
$var wire 1 C# \processador|fetch|ROM|memROM~21_combout\ $end
$var wire 1 D# \processador|fetch|ROM|memROM~23_combout\ $end
$var wire 1 E# \processador|arquitetura|memReg|registrador~140_combout\ $end
$var wire 1 F# \processador|arquitetura|memReg|registrador~52_q\ $end
$var wire 1 G# \processador|arquitetura|memReg|registrador~141_combout\ $end
$var wire 1 H# \processador|arquitetura|memReg|registrador~44_q\ $end
$var wire 1 I# \processador|arquitetura|memReg|registrador~142_combout\ $end
$var wire 1 J# \processador|arquitetura|memReg|registrador~60_q\ $end
$var wire 1 K# \processador|arquitetura|memReg|registrador~143_combout\ $end
$var wire 1 L# \processador|arquitetura|memReg|registrador~20_q\ $end
$var wire 1 M# \processador|arquitetura|memReg|registrador~146_combout\ $end
$var wire 1 N# \processador|arquitetura|memReg|registrador~28_q\ $end
$var wire 1 O# \processador|arquitetura|memReg|registrador~144_combout\ $end
$var wire 1 P# \processador|arquitetura|memReg|registrador~36_q\ $end
$var wire 1 Q# \processador|arquitetura|memReg|registrador~145_combout\ $end
$var wire 1 R# \processador|arquitetura|memReg|registrador~12_q\ $end
$var wire 1 S# \processador|arquitetura|memReg|registrador~108_combout\ $end
$var wire 1 T# \processador|arquitetura|memReg|registrador~76_combout\ $end
$var wire 1 U# \processador|arquitetura|ULA|Add0~6\ $end
$var wire 1 V# \processador|arquitetura|ULA|Add0~1_sumout\ $end
$var wire 1 W# \processador|arquitetura|ULA|saida[1]~0_combout\ $end
$var wire 1 X# \processador|arquitetura|memReg|registrador~53_q\ $end
$var wire 1 Y# \processador|arquitetura|memReg|registrador~45feeder_combout\ $end
$var wire 1 Z# \processador|arquitetura|memReg|registrador~45_q\ $end
$var wire 1 [# \processador|arquitetura|memReg|registrador~61_q\ $end
$var wire 1 \# \processador|arquitetura|memReg|registrador~37_q\ $end
$var wire 1 ]# \processador|arquitetura|memReg|registrador~29_q\ $end
$var wire 1 ^# \processador|arquitetura|memReg|registrador~21_q\ $end
$var wire 1 _# \processador|arquitetura|memReg|registrador~13feeder_combout\ $end
$var wire 1 `# \processador|arquitetura|memReg|registrador~13_q\ $end
$var wire 1 a# \processador|arquitetura|memReg|registrador~112_combout\ $end
$var wire 1 b# \processador|arquitetura|memReg|registrador~80_combout\ $end
$var wire 1 c# \processador|arquitetura|ULA|Add0~2\ $end
$var wire 1 d# \processador|arquitetura|ULA|Add0~18\ $end
$var wire 1 e# \processador|arquitetura|ULA|Add0~21_sumout\ $end
$var wire 1 f# \processador|arquitetura|ULA|saida[3]~9_combout\ $end
$var wire 1 g# \processador|arquitetura|memReg|registrador~31_q\ $end
$var wire 1 h# \processador|arquitetura|memReg|registrador~23_q\ $end
$var wire 1 i# \processador|arquitetura|memReg|registrador~39_q\ $end
$var wire 1 j# \processador|arquitetura|memReg|registrador~15feeder_combout\ $end
$var wire 1 k# \processador|arquitetura|memReg|registrador~15_q\ $end
$var wire 1 l# \processador|arquitetura|memReg|registrador~120_combout\ $end
$var wire 1 m# \processador|arquitetura|memReg|registrador~63_q\ $end
$var wire 1 n# \processador|arquitetura|memReg|registrador~55_q\ $end
$var wire 1 o# \processador|arquitetura|memReg|registrador~47_q\ $end
$var wire 1 p# \processador|arquitetura|memReg|registrador~88_combout\ $end
$var wire 1 q# \processador|arquitetura|ULA|saida[3]~4_combout\ $end
$var wire 1 r# \processador|arquitetura|ULA|saida[2]~3_combout\ $end
$var wire 1 s# \processador|arquitetura|ULA|Add0~17_sumout\ $end
$var wire 1 t# \processador|arquitetura|flag|flipFlop|DOUT~3_combout\ $end
$var wire 1 u# \processador|fetch|ROM|memROM~27_combout\ $end
$var wire 1 v# \processador|arquitetura|ULA|Add0~22\ $end
$var wire 1 w# \processador|arquitetura|ULA|Add0~9_sumout\ $end
$var wire 1 x# \processador|arquitetura|ULA|saida[4]~10_combout\ $end
$var wire 1 y# \processador|arquitetura|memReg|registrador~56_q\ $end
$var wire 1 z# \processador|arquitetura|memReg|registrador~48_q\ $end
$var wire 1 {# \processador|arquitetura|memReg|registrador~64_q\ $end
$var wire 1 |# \processador|arquitetura|memReg|registrador~24_q\ $end
$var wire 1 }# \processador|arquitetura|memReg|registrador~32_q\ $end
$var wire 1 ~# \processador|arquitetura|memReg|registrador~40_q\ $end
$var wire 1 !$ \processador|arquitetura|memReg|registrador~16_q\ $end
$var wire 1 "$ \processador|arquitetura|memReg|registrador~124_combout\ $end
$var wire 1 #$ \processador|arquitetura|memReg|registrador~92_combout\ $end
$var wire 1 $$ \processador|arquitetura|ULA|saida[4]~1_combout\ $end
$var wire 1 %$ \processador|fetch|ROM|memROM~28_combout\ $end
$var wire 1 &$ \processador|arquitetura|ULA|Add0~10\ $end
$var wire 1 '$ \processador|arquitetura|ULA|Add0~13_sumout\ $end
$var wire 1 ($ \processador|arquitetura|ULA|saida[5]~11_combout\ $end
$var wire 1 )$ \processador|arquitetura|memReg|registrador~49_q\ $end
$var wire 1 *$ \processador|arquitetura|memReg|registrador~65feeder_combout\ $end
$var wire 1 +$ \processador|arquitetura|memReg|registrador~65_q\ $end
$var wire 1 ,$ \processador|arquitetura|memReg|registrador~57feeder_combout\ $end
$var wire 1 -$ \processador|arquitetura|memReg|registrador~57_q\ $end
$var wire 1 .$ \processador|arquitetura|memReg|registrador~25feeder_combout\ $end
$var wire 1 /$ \processador|arquitetura|memReg|registrador~25_q\ $end
$var wire 1 0$ \processador|arquitetura|memReg|registrador~33_q\ $end
$var wire 1 1$ \processador|arquitetura|memReg|registrador~41_q\ $end
$var wire 1 2$ \processador|arquitetura|memReg|registrador~17_q\ $end
$var wire 1 3$ \processador|arquitetura|memReg|registrador~128_combout\ $end
$var wire 1 4$ \processador|arquitetura|memReg|registrador~96_combout\ $end
$var wire 1 5$ \processador|arquitetura|ULA|saida[5]~2_combout\ $end
$var wire 1 6$ \processador|arquitetura|flag|flipFlop|DOUT~2_combout\ $end
$var wire 1 7$ \processador|arquitetura|ULA|Add0~14\ $end
$var wire 1 8$ \processador|arquitetura|ULA|Add0~25_sumout\ $end
$var wire 1 9$ \processador|arquitetura|ULA|saida[6]~12_combout\ $end
$var wire 1 :$ \processador|arquitetura|memReg|registrador~50_q\ $end
$var wire 1 ;$ \processador|arquitetura|memReg|registrador~58_q\ $end
$var wire 1 <$ \processador|arquitetura|memReg|registrador~66_q\ $end
$var wire 1 =$ \processador|arquitetura|memReg|registrador~34_q\ $end
$var wire 1 >$ \processador|arquitetura|memReg|registrador~42_q\ $end
$var wire 1 ?$ \processador|arquitetura|memReg|registrador~26_q\ $end
$var wire 1 @$ \processador|arquitetura|memReg|registrador~18_q\ $end
$var wire 1 A$ \processador|arquitetura|memReg|registrador~132_combout\ $end
$var wire 1 B$ \processador|arquitetura|memReg|registrador~100_combout\ $end
$var wire 1 C$ \processador|arquitetura|ULA|saida[6]~5_combout\ $end
$var wire 1 D$ \processador|arquitetura|ULA|saida[7]~6_combout\ $end
$var wire 1 E$ \processador|arquitetura|ULA|saida[7]~13_combout\ $end
$var wire 1 F$ \processador|arquitetura|memReg|registrador~67_q\ $end
$var wire 1 G$ \processador|arquitetura|memReg|registrador~59_q\ $end
$var wire 1 H$ \processador|arquitetura|memReg|registrador~51_q\ $end
$var wire 1 I$ \processador|arquitetura|memReg|registrador~35_q\ $end
$var wire 1 J$ \processador|arquitetura|memReg|registrador~27feeder_combout\ $end
$var wire 1 K$ \processador|arquitetura|memReg|registrador~27_q\ $end
$var wire 1 L$ \processador|arquitetura|memReg|registrador~43_q\ $end
$var wire 1 M$ \processador|arquitetura|memReg|registrador~19feeder_combout\ $end
$var wire 1 N$ \processador|arquitetura|memReg|registrador~19_q\ $end
$var wire 1 O$ \processador|arquitetura|memReg|registrador~136_combout\ $end
$var wire 1 P$ \processador|arquitetura|memReg|registrador~104_combout\ $end
$var wire 1 Q$ \processador|arquitetura|ULA|Add0~26\ $end
$var wire 1 R$ \processador|arquitetura|ULA|Add0~29_sumout\ $end
$var wire 1 S$ \processador|arquitetura|flag|flipFlop|DOUT~4_combout\ $end
$var wire 1 T$ \processador|arquitetura|ULA|saida[0]~14_combout\ $end
$var wire 1 U$ \processador|UC|Equal7~2_combout\ $end
$var wire 1 V$ \processador|arquitetura|flag|flipFlop|DOUT~1_combout\ $end
$var wire 1 W$ \processador|arquitetura|flag|flipFlop|DOUT~0_combout\ $end
$var wire 1 X$ \processador|arquitetura|flag|flipFlop|DOUT~5_combout\ $end
$var wire 1 Y$ \processador|arquitetura|flag|flipFlop|DOUT~q\ $end
$var wire 1 Z$ \processador|UC|sel_muxJump~0_combout\ $end
$var wire 1 [$ \processador|fetch|somPC|Add0~26\ $end
$var wire 1 \$ \processador|fetch|somPC|Add0~29_sumout\ $end
$var wire 1 ]$ \processador|fetch|somPC|Add0~30\ $end
$var wire 1 ^$ \processador|fetch|somPC|Add0~33_sumout\ $end
$var wire 1 _$ \processador|fetch|somPC|Add0~34\ $end
$var wire 1 `$ \processador|fetch|somPC|Add0~37_sumout\ $end
$var wire 1 a$ \processador|fetch|ROM|memROM~7_combout\ $end
$var wire 1 b$ \processador|fetch|ROM|memROM~8_combout\ $end
$var wire 1 c$ \processador|fetch|ROM|memROM~9_combout\ $end
$var wire 1 d$ \processador|fetch|somPC|Add0~2\ $end
$var wire 1 e$ \processador|fetch|somPC|Add0~5_sumout\ $end
$var wire 1 f$ \processador|fetch|somPC|Add0~6\ $end
$var wire 1 g$ \processador|fetch|somPC|Add0~9_sumout\ $end
$var wire 1 h$ \processador|fetch|somPC|Add0~10\ $end
$var wire 1 i$ \processador|fetch|somPC|Add0~13_sumout\ $end
$var wire 1 j$ \processador|fetch|somPC|Add0~14\ $end
$var wire 1 k$ \processador|fetch|somPC|Add0~17_sumout\ $end
$var wire 1 l$ \processador|fetch|ROM|memROM~3_combout\ $end
$var wire 1 m$ \processador|UC|operacao[1]~0_combout\ $end
$var wire 1 n$ \processador|UC|comb~1_combout\ $end
$var wire 1 o$ \processador|UC|comb~0_combout\ $end
$var wire 1 p$ \processador|arquitetura|ULA|saida[2]~8_combout\ $end
$var wire 1 q$ \processador|arquitetura|memReg|registrador~54_q\ $end
$var wire 1 r$ \processador|arquitetura|memReg|registrador~22_q\ $end
$var wire 1 s$ \processador|arquitetura|memReg|registrador~30_q\ $end
$var wire 1 t$ \processador|arquitetura|memReg|registrador~38_q\ $end
$var wire 1 u$ \processador|arquitetura|memReg|registrador~14_q\ $end
$var wire 1 v$ \processador|arquitetura|memReg|registrador~116_combout\ $end
$var wire 1 w$ \processador|arquitetura|memReg|registrador~46_q\ $end
$var wire 1 x$ \processador|arquitetura|memReg|registrador~62_q\ $end
$var wire 1 y$ \processador|arquitetura|memReg|registrador~84_combout\ $end
$var wire 1 z$ \display|display0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 {$ \processador|fetch|ROM|memROM~31_combout\ $end
$var wire 1 |$ \de|enderecoDisplay[1]~1_combout\ $end
$var wire 1 }$ \processador|UC|Equal7~1_combout\ $end
$var wire 1 ~$ \display|Equal0~0_combout\ $end
$var wire 1 !% \de|limpaLeitura~1_combout\ $end
$var wire 1 "% \de|enderecoDisplay[0]~0_combout\ $end
$var wire 1 #% \display|Equal0~1_combout\ $end
$var wire 1 $% \display|display0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 %% \display|display0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 &% \display|display0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 '% \display|display0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 (% \display|display0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 )% \display|display0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 *% \display|Equal0~2_combout\ $end
$var wire 1 +% \de|enderecoDisplay[1]~2_combout\ $end
$var wire 1 ,% \display|Equal0~3_combout\ $end
$var wire 1 -% \display|Equal0~4_combout\ $end
$var wire 1 .% \display|Equal0~5_combout\ $end
$var wire 1 /% \display|Equal0~6_combout\ $end
$var wire 1 0% \baseTempo|leituraUmSegundo[0]~2_combout\ $end
$var wire 1 1% \processador|fetch|registerPC|DOUT\ [9] $end
$var wire 1 2% \processador|fetch|registerPC|DOUT\ [8] $end
$var wire 1 3% \processador|fetch|registerPC|DOUT\ [7] $end
$var wire 1 4% \processador|fetch|registerPC|DOUT\ [6] $end
$var wire 1 5% \processador|fetch|registerPC|DOUT\ [5] $end
$var wire 1 6% \processador|fetch|registerPC|DOUT\ [4] $end
$var wire 1 7% \processador|fetch|registerPC|DOUT\ [3] $end
$var wire 1 8% \processador|fetch|registerPC|DOUT\ [2] $end
$var wire 1 9% \processador|fetch|registerPC|DOUT\ [1] $end
$var wire 1 :% \processador|fetch|registerPC|DOUT\ [0] $end
$var wire 1 ;% \processador|UC|operacao\ [2] $end
$var wire 1 <% \processador|UC|operacao\ [1] $end
$var wire 1 =% \processador|UC|operacao\ [0] $end
$var wire 1 >% \display|display0|saida7seg\ [6] $end
$var wire 1 ?% \display|display0|saida7seg\ [5] $end
$var wire 1 @% \display|display0|saida7seg\ [4] $end
$var wire 1 A% \display|display0|saida7seg\ [3] $end
$var wire 1 B% \display|display0|saida7seg\ [2] $end
$var wire 1 C% \display|display0|saida7seg\ [1] $end
$var wire 1 D% \display|display0|saida7seg\ [0] $end
$var wire 1 E% \baseTempo|baseTempo|contador\ [24] $end
$var wire 1 F% \baseTempo|baseTempo|contador\ [23] $end
$var wire 1 G% \baseTempo|baseTempo|contador\ [22] $end
$var wire 1 H% \baseTempo|baseTempo|contador\ [21] $end
$var wire 1 I% \baseTempo|baseTempo|contador\ [20] $end
$var wire 1 J% \baseTempo|baseTempo|contador\ [19] $end
$var wire 1 K% \baseTempo|baseTempo|contador\ [18] $end
$var wire 1 L% \baseTempo|baseTempo|contador\ [17] $end
$var wire 1 M% \baseTempo|baseTempo|contador\ [16] $end
$var wire 1 N% \baseTempo|baseTempo|contador\ [15] $end
$var wire 1 O% \baseTempo|baseTempo|contador\ [14] $end
$var wire 1 P% \baseTempo|baseTempo|contador\ [13] $end
$var wire 1 Q% \baseTempo|baseTempo|contador\ [12] $end
$var wire 1 R% \baseTempo|baseTempo|contador\ [11] $end
$var wire 1 S% \baseTempo|baseTempo|contador\ [10] $end
$var wire 1 T% \baseTempo|baseTempo|contador\ [9] $end
$var wire 1 U% \baseTempo|baseTempo|contador\ [8] $end
$var wire 1 V% \baseTempo|baseTempo|contador\ [7] $end
$var wire 1 W% \baseTempo|baseTempo|contador\ [6] $end
$var wire 1 X% \baseTempo|baseTempo|contador\ [5] $end
$var wire 1 Y% \baseTempo|baseTempo|contador\ [4] $end
$var wire 1 Z% \baseTempo|baseTempo|contador\ [3] $end
$var wire 1 [% \baseTempo|baseTempo|contador\ [2] $end
$var wire 1 \% \baseTempo|baseTempo|contador\ [1] $end
$var wire 1 ]% \baseTempo|baseTempo|contador\ [0] $end
$var wire 1 ^% \display|display5|saida7seg\ [6] $end
$var wire 1 _% \display|display5|saida7seg\ [5] $end
$var wire 1 `% \display|display5|saida7seg\ [4] $end
$var wire 1 a% \display|display5|saida7seg\ [3] $end
$var wire 1 b% \display|display5|saida7seg\ [2] $end
$var wire 1 c% \display|display5|saida7seg\ [1] $end
$var wire 1 d% \display|display5|saida7seg\ [0] $end
$var wire 1 e% \display|display4|saida7seg\ [6] $end
$var wire 1 f% \display|display4|saida7seg\ [5] $end
$var wire 1 g% \display|display4|saida7seg\ [4] $end
$var wire 1 h% \display|display4|saida7seg\ [3] $end
$var wire 1 i% \display|display4|saida7seg\ [2] $end
$var wire 1 j% \display|display4|saida7seg\ [1] $end
$var wire 1 k% \display|display4|saida7seg\ [0] $end
$var wire 1 l% \display|display3|saida7seg\ [6] $end
$var wire 1 m% \display|display3|saida7seg\ [5] $end
$var wire 1 n% \display|display3|saida7seg\ [4] $end
$var wire 1 o% \display|display3|saida7seg\ [3] $end
$var wire 1 p% \display|display3|saida7seg\ [2] $end
$var wire 1 q% \display|display3|saida7seg\ [1] $end
$var wire 1 r% \display|display3|saida7seg\ [0] $end
$var wire 1 s% \display|display2|saida7seg\ [6] $end
$var wire 1 t% \display|display2|saida7seg\ [5] $end
$var wire 1 u% \display|display2|saida7seg\ [4] $end
$var wire 1 v% \display|display2|saida7seg\ [3] $end
$var wire 1 w% \display|display2|saida7seg\ [2] $end
$var wire 1 x% \display|display2|saida7seg\ [1] $end
$var wire 1 y% \display|display2|saida7seg\ [0] $end
$var wire 1 z% \display|display1|saida7seg\ [6] $end
$var wire 1 {% \display|display1|saida7seg\ [5] $end
$var wire 1 |% \display|display1|saida7seg\ [4] $end
$var wire 1 }% \display|display1|saida7seg\ [3] $end
$var wire 1 ~% \display|display1|saida7seg\ [2] $end
$var wire 1 !& \display|display1|saida7seg\ [1] $end
$var wire 1 "& \display|display1|saida7seg\ [0] $end
$var wire 1 #& \baseTempo|baseTempo|ALT_INV_contador[19]~DUPLICATE_q\ $end
$var wire 1 $& \baseTempo|baseTempo|ALT_INV_contador[11]~DUPLICATE_q\ $end
$var wire 1 %& \baseTempo|baseTempo|ALT_INV_contador[12]~DUPLICATE_q\ $end
$var wire 1 && \baseTempo|baseTempo|ALT_INV_contador[0]~DUPLICATE_q\ $end
$var wire 1 '& \ALT_INV_SW[2]~input_o\ $end
$var wire 1 (& \ALT_INV_SW[0]~input_o\ $end
$var wire 1 )& \ALT_INV_SW[3]~input_o\ $end
$var wire 1 *& \ALT_INV_SW[1]~input_o\ $end
$var wire 1 +& \ALT_INV_SW[6]~input_o\ $end
$var wire 1 ,& \ALT_INV_SW[4]~input_o\ $end
$var wire 1 -& \ALT_INV_SW[7]~input_o\ $end
$var wire 1 .& \ALT_INV_SW[5]~input_o\ $end
$var wire 1 /& \ALT_INV_SW[8]~input_o\ $end
$var wire 1 0& \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 1& \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 2& \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 3& \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 4& \processador|UC|ALT_INV_operacao\ [1] $end
$var wire 1 5& \processador|UC|ALT_INV_operacao\ [0] $end
$var wire 1 6& \display|display5|ALT_INV_saida7seg\ [6] $end
$var wire 1 7& \display|display5|ALT_INV_saida7seg\ [5] $end
$var wire 1 8& \display|display5|ALT_INV_saida7seg\ [4] $end
$var wire 1 9& \display|display5|ALT_INV_saida7seg\ [3] $end
$var wire 1 :& \display|display5|ALT_INV_saida7seg\ [2] $end
$var wire 1 ;& \display|display5|ALT_INV_saida7seg\ [1] $end
$var wire 1 <& \display|display5|ALT_INV_saida7seg\ [0] $end
$var wire 1 =& \display|display4|ALT_INV_saida7seg\ [6] $end
$var wire 1 >& \display|display4|ALT_INV_saida7seg\ [5] $end
$var wire 1 ?& \display|display4|ALT_INV_saida7seg\ [4] $end
$var wire 1 @& \display|display4|ALT_INV_saida7seg\ [3] $end
$var wire 1 A& \display|display4|ALT_INV_saida7seg\ [2] $end
$var wire 1 B& \display|display4|ALT_INV_saida7seg\ [1] $end
$var wire 1 C& \display|display4|ALT_INV_saida7seg\ [0] $end
$var wire 1 D& \display|display3|ALT_INV_saida7seg\ [6] $end
$var wire 1 E& \display|display3|ALT_INV_saida7seg\ [5] $end
$var wire 1 F& \display|display3|ALT_INV_saida7seg\ [4] $end
$var wire 1 G& \display|display3|ALT_INV_saida7seg\ [3] $end
$var wire 1 H& \display|display3|ALT_INV_saida7seg\ [2] $end
$var wire 1 I& \display|display3|ALT_INV_saida7seg\ [1] $end
$var wire 1 J& \display|display3|ALT_INV_saida7seg\ [0] $end
$var wire 1 K& \display|display2|ALT_INV_saida7seg\ [6] $end
$var wire 1 L& \display|display2|ALT_INV_saida7seg\ [5] $end
$var wire 1 M& \display|display2|ALT_INV_saida7seg\ [4] $end
$var wire 1 N& \display|display2|ALT_INV_saida7seg\ [3] $end
$var wire 1 O& \display|display2|ALT_INV_saida7seg\ [2] $end
$var wire 1 P& \display|display2|ALT_INV_saida7seg\ [1] $end
$var wire 1 Q& \display|display2|ALT_INV_saida7seg\ [0] $end
$var wire 1 R& \display|display1|ALT_INV_saida7seg\ [6] $end
$var wire 1 S& \display|display1|ALT_INV_saida7seg\ [5] $end
$var wire 1 T& \display|display1|ALT_INV_saida7seg\ [4] $end
$var wire 1 U& \display|display1|ALT_INV_saida7seg\ [3] $end
$var wire 1 V& \display|display1|ALT_INV_saida7seg\ [2] $end
$var wire 1 W& \display|display1|ALT_INV_saida7seg\ [1] $end
$var wire 1 X& \display|display1|ALT_INV_saida7seg\ [0] $end
$var wire 1 Y& \display|display0|ALT_INV_saida7seg\ [6] $end
$var wire 1 Z& \display|display0|ALT_INV_saida7seg\ [5] $end
$var wire 1 [& \display|display0|ALT_INV_saida7seg\ [4] $end
$var wire 1 \& \display|display0|ALT_INV_saida7seg\ [3] $end
$var wire 1 ]& \display|display0|ALT_INV_saida7seg\ [2] $end
$var wire 1 ^& \display|display0|ALT_INV_saida7seg\ [1] $end
$var wire 1 _& \display|display0|ALT_INV_saida7seg\ [0] $end
$var wire 1 `& \processador|fetch|ROM|ALT_INV_memROM~31_combout\ $end
$var wire 1 a& \processador|UC|ALT_INV_habilitaResgistrador~1_combout\ $end
$var wire 1 b& \processador|fetch|ROM|ALT_INV_memROM~30_combout\ $end
$var wire 1 c& \de|ALT_INV_enderecoChave~4_combout\ $end
$var wire 1 d& \processador|fetch|ROM|ALT_INV_memROM~29_combout\ $end
$var wire 1 e& \processador|fetch|ROM|ALT_INV_memROM~28_combout\ $end
$var wire 1 f& \processador|fetch|ROM|ALT_INV_memROM~27_combout\ $end
$var wire 1 g& \de|ALT_INV_enderecoChave[1]~3_combout\ $end
$var wire 1 h& \de|ALT_INV_enderecoChave[2]~2_combout\ $end
$var wire 1 i& \processador|fetch|ROM|ALT_INV_memROM~26_combout\ $end
$var wire 1 j& \processador|arquitetura|ULA|ALT_INV_Equal7~0_combout\ $end
$var wire 1 k& \processador|UC|ALT_INV_comb~3_combout\ $end
$var wire 1 l& \processador|UC|ALT_INV_comb~2_combout\ $end
$var wire 1 m& \processador|UC|ALT_INV_operacao[0]~2_combout\ $end
$var wire 1 n& \processador|UC|ALT_INV_comb~1_combout\ $end
$var wire 1 o& \processador|UC|ALT_INV_comb~0_combout\ $end
$var wire 1 p& \processador|UC|ALT_INV_operacao[2]~1_combout\ $end
$var wire 1 q& \processador|UC|ALT_INV_operacao[1]~0_combout\ $end
$var wire 1 r& \baseTempo|baseTempo|ALT_INV_Equal0~4_combout\ $end
$var wire 1 s& \baseTempo|baseTempo|ALT_INV_Equal0~3_combout\ $end
$var wire 1 t& \baseTempo|baseTempo|ALT_INV_Equal0~2_combout\ $end
$var wire 1 u& \baseTempo|baseTempo|ALT_INV_Equal0~1_combout\ $end
$var wire 1 v& \baseTempo|baseTempo|ALT_INV_Equal0~0_combout\ $end
$var wire 1 w& \processador|arquitetura|memReg|ALT_INV_registrador~35_q\ $end
$var wire 1 x& \processador|arquitetura|memReg|ALT_INV_registrador~19_q\ $end
$var wire 1 y& \processador|arquitetura|memReg|ALT_INV_registrador~43_q\ $end
$var wire 1 z& \processador|arquitetura|memReg|ALT_INV_registrador~27_q\ $end
$var wire 1 {& \processador|arquitetura|ULA|ALT_INV_saida[7]~13_combout\ $end
$var wire 1 |& \processador|arquitetura|memReg|ALT_INV_registrador~34_q\ $end
$var wire 1 }& \processador|arquitetura|memReg|ALT_INV_registrador~18_q\ $end
$var wire 1 ~& \processador|arquitetura|memReg|ALT_INV_registrador~42_q\ $end
$var wire 1 !' \processador|arquitetura|memReg|ALT_INV_registrador~26_q\ $end
$var wire 1 "' \processador|arquitetura|memReg|ALT_INV_registrador~33_q\ $end
$var wire 1 #' \processador|arquitetura|memReg|ALT_INV_registrador~17_q\ $end
$var wire 1 $' \processador|arquitetura|memReg|ALT_INV_registrador~41_q\ $end
$var wire 1 %' \processador|arquitetura|memReg|ALT_INV_registrador~25_q\ $end
$var wire 1 &' \processador|arquitetura|ULA|ALT_INV_saida[5]~11_combout\ $end
$var wire 1 '' \processador|arquitetura|memReg|ALT_INV_registrador~32_q\ $end
$var wire 1 (' \processador|arquitetura|memReg|ALT_INV_registrador~16_q\ $end
$var wire 1 )' \processador|arquitetura|memReg|ALT_INV_registrador~40_q\ $end
$var wire 1 *' \processador|arquitetura|memReg|ALT_INV_registrador~24_q\ $end
$var wire 1 +' \processador|arquitetura|memReg|ALT_INV_registrador~31_q\ $end
$var wire 1 ,' \processador|arquitetura|memReg|ALT_INV_registrador~15_q\ $end
$var wire 1 -' \processador|arquitetura|memReg|ALT_INV_registrador~39_q\ $end
$var wire 1 .' \processador|arquitetura|memReg|ALT_INV_registrador~23_q\ $end
$var wire 1 /' \processador|arquitetura|ULA|ALT_INV_saida[3]~9_combout\ $end
$var wire 1 0' \processador|arquitetura|memReg|ALT_INV_registrador~30_q\ $end
$var wire 1 1' \processador|arquitetura|memReg|ALT_INV_registrador~14_q\ $end
$var wire 1 2' \processador|arquitetura|memReg|ALT_INV_registrador~38_q\ $end
$var wire 1 3' \processador|arquitetura|memReg|ALT_INV_registrador~22_q\ $end
$var wire 1 4' \processador|arquitetura|memReg|ALT_INV_registrador~29_q\ $end
$var wire 1 5' \processador|arquitetura|memReg|ALT_INV_registrador~13_q\ $end
$var wire 1 6' \processador|arquitetura|memReg|ALT_INV_registrador~37_q\ $end
$var wire 1 7' \processador|arquitetura|memReg|ALT_INV_registrador~21_q\ $end
$var wire 1 8' \processador|arquitetura|memReg|ALT_INV_registrador~28_q\ $end
$var wire 1 9' \processador|arquitetura|memReg|ALT_INV_registrador~12_q\ $end
$var wire 1 :' \processador|arquitetura|memReg|ALT_INV_registrador~36_q\ $end
$var wire 1 ;' \processador|arquitetura|memReg|ALT_INV_registrador~20_q\ $end
$var wire 1 <' \processador|UC|ALT_INV_habilitaResgistrador~0_combout\ $end
$var wire 1 =' \processador|fetch|ROM|ALT_INV_memROM~25_combout\ $end
$var wire 1 >' \processador|fetch|ROM|ALT_INV_memROM~24_combout\ $end
$var wire 1 ?' \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 @' \ALT_INV_out_dataRAM[0]~11_combout\ $end
$var wire 1 A' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~4_combout\ $end
$var wire 1 B' \processador|arquitetura|ULA|ALT_INV_saida[7]~6_combout\ $end
$var wire 1 C' \processador|arquitetura|ULA|ALT_INV_saida[6]~5_combout\ $end
$var wire 1 D' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~3_combout\ $end
$var wire 1 E' \processador|arquitetura|ULA|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 F' \processador|arquitetura|ULA|ALT_INV_saida[2]~3_combout\ $end
$var wire 1 G' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~2_combout\ $end
$var wire 1 H' \processador|arquitetura|ULA|ALT_INV_saida[5]~2_combout\ $end
$var wire 1 I' \processador|arquitetura|ULA|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 J' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~1_combout\ $end
$var wire 1 K' \ALT_INV_out_dataRAM[0]~10_combout\ $end
$var wire 1 L' \ALT_INV_out_dataRAM[0]~9_combout\ $end
$var wire 1 M' \ALT_INV_out_dataRAM[0]~8_combout\ $end
$var wire 1 N' \ALT_INV_out_dataRAM[0]~7_combout\ $end
$var wire 1 O' \ALT_INV_out_dataRAM[0]~6_combout\ $end
$var wire 1 P' \ALT_INV_out_dataRAM[0]~5_combout\ $end
$var wire 1 Q' \ALT_INV_out_dataRAM[0]~4_combout\ $end
$var wire 1 R' \de|ALT_INV_enderecoChave[3]~1_combout\ $end
$var wire 1 S' \de|ALT_INV_enderecoChave[3]~0_combout\ $end
$var wire 1 T' \de|ALT_INV_habilitaChave~0_combout\ $end
$var wire 1 U' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~0_combout\ $end
$var wire 1 V' \processador|UC|ALT_INV_Equal7~2_combout\ $end
$var wire 1 W' \processador|arquitetura|ULA|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 X' \processador|arquitetura|muxInstRAM|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 Y' \de|ALT_INV_limpaLeitura~combout\ $end
$var wire 1 Z' \de|ALT_INV_limpaLeitura~2_combout\ $end
$var wire 1 [' \baseTempo|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 \' \processador|arquitetura|memReg|ALT_INV_registrador~67_q\ $end
$var wire 1 ]' \processador|arquitetura|memReg|ALT_INV_registrador~51_q\ $end
$var wire 1 ^' \processador|arquitetura|memReg|ALT_INV_registrador~59_q\ $end
$var wire 1 _' \processador|arquitetura|memReg|ALT_INV_registrador~66_q\ $end
$var wire 1 `' \processador|arquitetura|memReg|ALT_INV_registrador~50_q\ $end
$var wire 1 a' \processador|arquitetura|memReg|ALT_INV_registrador~58_q\ $end
$var wire 1 b' \processador|arquitetura|memReg|ALT_INV_registrador~65_q\ $end
$var wire 1 c' \processador|arquitetura|memReg|ALT_INV_registrador~49_q\ $end
$var wire 1 d' \processador|arquitetura|memReg|ALT_INV_registrador~57_q\ $end
$var wire 1 e' \processador|arquitetura|memReg|ALT_INV_registrador~64_q\ $end
$var wire 1 f' \processador|arquitetura|memReg|ALT_INV_registrador~48_q\ $end
$var wire 1 g' \processador|arquitetura|memReg|ALT_INV_registrador~56_q\ $end
$var wire 1 h' \processador|arquitetura|memReg|ALT_INV_registrador~63_q\ $end
$var wire 1 i' \processador|arquitetura|memReg|ALT_INV_registrador~47_q\ $end
$var wire 1 j' \processador|arquitetura|memReg|ALT_INV_registrador~55_q\ $end
$var wire 1 k' \processador|arquitetura|memReg|ALT_INV_registrador~62_q\ $end
$var wire 1 l' \processador|arquitetura|memReg|ALT_INV_registrador~46_q\ $end
$var wire 1 m' \processador|arquitetura|memReg|ALT_INV_registrador~54_q\ $end
$var wire 1 n' \processador|arquitetura|memReg|ALT_INV_registrador~61_q\ $end
$var wire 1 o' \processador|arquitetura|memReg|ALT_INV_registrador~45_q\ $end
$var wire 1 p' \processador|arquitetura|memReg|ALT_INV_registrador~53_q\ $end
$var wire 1 q' \processador|arquitetura|memReg|ALT_INV_registrador~60_q\ $end
$var wire 1 r' \processador|fetch|ROM|ALT_INV_memROM~23_combout\ $end
$var wire 1 s' \processador|fetch|ROM|ALT_INV_memROM~22_combout\ $end
$var wire 1 t' \processador|fetch|ROM|ALT_INV_memROM~21_combout\ $end
$var wire 1 u' \processador|fetch|ROM|ALT_INV_memROM~20_combout\ $end
$var wire 1 v' \processador|fetch|ROM|ALT_INV_memROM~19_combout\ $end
$var wire 1 w' \processador|fetch|ROM|ALT_INV_memROM~18_combout\ $end
$var wire 1 x' \processador|arquitetura|memReg|ALT_INV_registrador~44_q\ $end
$var wire 1 y' \processador|arquitetura|memReg|ALT_INV_registrador~52_q\ $end
$var wire 1 z' \processador|fetch|ROM|ALT_INV_memROM~17_combout\ $end
$var wire 1 {' \processador|fetch|ROM|ALT_INV_memROM~16_combout\ $end
$var wire 1 |' \processador|arquitetura|flag|flipFlop|ALT_INV_DOUT~q\ $end
$var wire 1 }' \display|ALT_INV_Equal0~6_combout\ $end
$var wire 1 ~' \display|ALT_INV_Equal0~5_combout\ $end
$var wire 1 !( \display|ALT_INV_Equal0~4_combout\ $end
$var wire 1 "( \display|ALT_INV_Equal0~3_combout\ $end
$var wire 1 #( \de|ALT_INV_enderecoDisplay[1]~2_combout\ $end
$var wire 1 $( \display|ALT_INV_Equal0~2_combout\ $end
$var wire 1 %( \display|display0|ALT_INV_rascSaida7seg[6]~6_combout\ $end
$var wire 1 &( \display|display0|ALT_INV_rascSaida7seg[5]~5_combout\ $end
$var wire 1 '( \display|display0|ALT_INV_rascSaida7seg[4]~4_combout\ $end
$var wire 1 (( \display|display0|ALT_INV_rascSaida7seg[3]~3_combout\ $end
$var wire 1 )( \display|display0|ALT_INV_rascSaida7seg[2]~2_combout\ $end
$var wire 1 *( \display|display0|ALT_INV_rascSaida7seg[1]~1_combout\ $end
$var wire 1 +( \display|ALT_INV_Equal0~1_combout\ $end
$var wire 1 ,( \display|ALT_INV_Equal0~0_combout\ $end
$var wire 1 -( \processador|UC|ALT_INV_Equal7~1_combout\ $end
$var wire 1 .( \de|ALT_INV_enderecoDisplay[1]~1_combout\ $end
$var wire 1 /( \de|ALT_INV_enderecoDisplay[0]~0_combout\ $end
$var wire 1 0( \processador|fetch|ROM|ALT_INV_memROM~15_combout\ $end
$var wire 1 1( \de|ALT_INV_limpaLeitura~1_combout\ $end
$var wire 1 2( \de|ALT_INV_Equal7~0_combout\ $end
$var wire 1 3( \de|ALT_INV_Equal2~0_combout\ $end
$var wire 1 4( \display|display0|ALT_INV_rascSaida7seg[0]~0_combout\ $end
$var wire 1 5( \baseTempo|ALT_INV_leituraUmSegundo[0]~1_combout\ $end
$var wire 1 6( \processador|fetch|ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 7( \processador|fetch|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 8( \baseTempo|ALT_INV_leituraUmSegundo[0]~0_combout\ $end
$var wire 1 9( \processador|fetch|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 :( \processador|fetch|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 ;( \processador|fetch|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 <( \processador|fetch|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 =( \processador|fetch|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 >( \de|ALT_INV_limpaLeitura~0_combout\ $end
$var wire 1 ?( \processador|fetch|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 @( \processador|fetch|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 A( \processador|fetch|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 B( \processador|UC|ALT_INV_Equal7~0_combout\ $end
$var wire 1 C( \processador|fetch|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 D( \processador|fetch|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 E( \processador|fetch|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 F( \processador|fetch|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 G( \processador|fetch|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 H( \baseTempo|registraUmSegundo|ALT_INV_DOUT~q\ $end
$var wire 1 I( \processador|arquitetura|ULA|ALT_INV_saida[0]~14_combout\ $end
$var wire 1 J( \ALT_INV_out_dataRAM[0]~12_combout\ $end
$var wire 1 K( \baseTempo|baseTempo|ALT_INV_contador\ [24] $end
$var wire 1 L( \baseTempo|baseTempo|ALT_INV_contador\ [23] $end
$var wire 1 M( \baseTempo|baseTempo|ALT_INV_contador\ [22] $end
$var wire 1 N( \baseTempo|baseTempo|ALT_INV_contador\ [21] $end
$var wire 1 O( \baseTempo|baseTempo|ALT_INV_contador\ [20] $end
$var wire 1 P( \baseTempo|baseTempo|ALT_INV_contador\ [19] $end
$var wire 1 Q( \baseTempo|baseTempo|ALT_INV_contador\ [18] $end
$var wire 1 R( \baseTempo|baseTempo|ALT_INV_contador\ [17] $end
$var wire 1 S( \baseTempo|baseTempo|ALT_INV_contador\ [16] $end
$var wire 1 T( \baseTempo|baseTempo|ALT_INV_contador\ [15] $end
$var wire 1 U( \baseTempo|baseTempo|ALT_INV_contador\ [14] $end
$var wire 1 V( \baseTempo|baseTempo|ALT_INV_contador\ [13] $end
$var wire 1 W( \baseTempo|baseTempo|ALT_INV_contador\ [12] $end
$var wire 1 X( \baseTempo|baseTempo|ALT_INV_contador\ [11] $end
$var wire 1 Y( \baseTempo|baseTempo|ALT_INV_contador\ [10] $end
$var wire 1 Z( \baseTempo|baseTempo|ALT_INV_contador\ [9] $end
$var wire 1 [( \baseTempo|baseTempo|ALT_INV_contador\ [8] $end
$var wire 1 \( \baseTempo|baseTempo|ALT_INV_contador\ [7] $end
$var wire 1 ]( \baseTempo|baseTempo|ALT_INV_contador\ [6] $end
$var wire 1 ^( \baseTempo|baseTempo|ALT_INV_contador\ [5] $end
$var wire 1 _( \baseTempo|baseTempo|ALT_INV_contador\ [4] $end
$var wire 1 `( \baseTempo|baseTempo|ALT_INV_contador\ [3] $end
$var wire 1 a( \baseTempo|baseTempo|ALT_INV_contador\ [2] $end
$var wire 1 b( \baseTempo|baseTempo|ALT_INV_contador\ [1] $end
$var wire 1 c( \baseTempo|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 d( \processador|arquitetura|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 e( \processador|arquitetura|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 f( \processador|arquitetura|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 g( \processador|arquitetura|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 h( \processador|arquitetura|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 i( \processador|arquitetura|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 j( \ALT_INV_out_dataRAM[0]~0_combout\ $end
$var wire 1 k( \processador|arquitetura|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 l( \processador|arquitetura|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 m( \processador|arquitetura|memReg|ALT_INV_registrador~136_combout\ $end
$var wire 1 n( \processador|arquitetura|memReg|ALT_INV_registrador~132_combout\ $end
$var wire 1 o( \processador|arquitetura|memReg|ALT_INV_registrador~128_combout\ $end
$var wire 1 p( \processador|arquitetura|memReg|ALT_INV_registrador~124_combout\ $end
$var wire 1 q( \processador|arquitetura|memReg|ALT_INV_registrador~120_combout\ $end
$var wire 1 r( \processador|arquitetura|memReg|ALT_INV_registrador~116_combout\ $end
$var wire 1 s( \processador|arquitetura|memReg|ALT_INV_registrador~112_combout\ $end
$var wire 1 t( \processador|arquitetura|memReg|ALT_INV_registrador~108_combout\ $end
$var wire 1 u( \processador|fetch|somPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 v( \processador|arquitetura|memReg|ALT_INV_registrador~104_combout\ $end
$var wire 1 w( \processador|arquitetura|memReg|ALT_INV_registrador~100_combout\ $end
$var wire 1 x( \processador|arquitetura|memReg|ALT_INV_registrador~96_combout\ $end
$var wire 1 y( \processador|arquitetura|memReg|ALT_INV_registrador~92_combout\ $end
$var wire 1 z( \processador|arquitetura|memReg|ALT_INV_registrador~88_combout\ $end
$var wire 1 {( \processador|arquitetura|memReg|ALT_INV_registrador~84_combout\ $end
$var wire 1 |( \processador|arquitetura|memReg|ALT_INV_registrador~80_combout\ $end
$var wire 1 }( \processador|arquitetura|memReg|ALT_INV_registrador~76_combout\ $end
$var wire 1 ~( \processador|fetch|registerPC|ALT_INV_DOUT\ [9] $end
$var wire 1 !) \processador|fetch|registerPC|ALT_INV_DOUT\ [8] $end
$var wire 1 ") \processador|fetch|registerPC|ALT_INV_DOUT\ [7] $end
$var wire 1 #) \processador|fetch|registerPC|ALT_INV_DOUT\ [6] $end
$var wire 1 $) \processador|fetch|registerPC|ALT_INV_DOUT\ [5] $end
$var wire 1 %) \processador|fetch|registerPC|ALT_INV_DOUT\ [4] $end
$var wire 1 &) \processador|fetch|registerPC|ALT_INV_DOUT\ [3] $end
$var wire 1 ') \processador|fetch|registerPC|ALT_INV_DOUT\ [2] $end
$var wire 1 () \processador|fetch|registerPC|ALT_INV_DOUT\ [1] $end
$var wire 1 )) \processador|fetch|registerPC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0s
1t
xu
1v
1w
1x
1y
1z
1{
0|
0p!
0q!
1r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
1|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
1z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
1:#
1;#
1<#
0=#
0>#
0?#
0@#
1A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
1d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
16$
17$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
1Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
1|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
0?'
0@'
0A'
1B'
1C'
0D'
1E'
1F'
0G'
1H'
1I'
1J'
1K'
1L'
1M'
1N'
1O'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
0u'
1v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
1$(
0%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
0.(
1/(
10(
11(
12(
13(
14(
15(
16(
17(
18(
19(
1:(
1;(
1<(
1=(
1>(
1?(
1@(
0A(
1B(
0C(
1D(
1E(
0F(
0G(
1H(
1I(
1J(
1d(
1e(
1f(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1r(
1s(
1t(
0u(
1v(
1w(
1x(
1y(
1z(
1{(
1|(
1}(
0L
0M
0N
0O
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
x;%
1<%
1=%
x>%
x?%
x@%
xA%
xB%
xC%
xD%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
x^%
x_%
x`%
xa%
xb%
xc%
xd%
xe%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
xn%
xo%
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
xx%
xy%
xz%
x{%
x|%
x}%
x~%
x!&
x"&
04&
05&
x6&
x7&
x8&
x9&
x:&
x;&
x<&
x=&
x>&
x?&
x@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
xH&
xI&
xJ&
xK&
xL&
xM&
xN&
xO&
xP&
xQ&
xR&
xS&
xT&
xU&
xV&
xW&
xX&
xY&
xZ&
x[&
x\&
x]&
x^&
x_&
1K(
1L(
1M(
1N(
1O(
1P(
1Q(
1R(
1S(
1T(
1U(
1V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
1_(
1`(
1a(
1b(
1c(
1~(
1!)
1")
1#)
1$)
1%)
1&)
1')
1()
1))
x"
x#
x$
x%
x&
x'
x(
x)
x*
x+
x,
x-
x.
x/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
x>
x?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
xJ
xK
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
$end
#10000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
0A#
1u'
0>'
1u(
1_!
1e$
1A"
0s!
1+"
1Y
0='
1K#
0Q#
#20000
0!
0|
0p!
0q!
#30000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0*"
1A#
1C#
0e$
1f$
0t'
0u'
1>'
0u(
1^!
0_!
1g$
1e$
0f$
1C"
1A"
0B"
1s!
0+"
1D#
0Y
1X
0C"
0g$
0r'
1='
0K#
1M#
#40000
0!
0|
0p!
0q!
#50000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
0A#
1u'
0>'
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1+"
1Y
1C"
1g$
0='
0M#
1O#
#60000
0!
0|
0p!
0q!
#70000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
18%
0')
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1e$
0f$
1("
0*"
1A#
0C#
0g$
1h$
1t'
0u'
1>'
0w'
0u(
1]!
0^!
0_!
1i$
1g$
0h$
0e$
1E"
1C"
0D"
0A"
1s!
1)"
0+"
0D#
0Y
0X
1W
0E"
0i$
1r'
1='
0v'
1G#
0O#
#80000
0!
0|
0p!
0q!
#90000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
0A#
1u'
0>'
1u(
1_!
1e$
1A"
0s!
1+"
1Y
0='
1E#
0G#
1S#
1a#
1l#
1"$
13$
1A$
1O$
1v$
0r(
0m(
0n(
0o(
0p(
0q(
0s(
0t(
#100000
0!
0|
0p!
0q!
#110000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0{!
0("
0*"
0e$
1f$
1>'
1w'
1F(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
1?#
1}$
0)"
0+"
0Y
1X
1C"
0D"
1E"
1g$
0h$
1i$
1='
1v'
0-(
0<'
0p&
1'"
1n$
1~$
1T#
1b#
1p#
1#$
14$
1B$
1P$
1y$
0E#
0S#
0a#
0l#
0"$
03$
0A$
0O$
0v$
0i$
0E"
1r(
1m(
1n(
1o(
1p(
1q(
1s(
1t(
0{(
0v(
0w(
0x(
0y(
0z(
0|(
0}(
0,(
0n&
0k&
1#%
1=#
1V#
1e#
1w#
1'$
18$
1R$
1s#
1$%
1%%
1&%
0)%
0T#
0b#
0p#
0#$
04$
0B$
0P$
0y$
1{(
1v(
1w(
1x(
1y(
1z(
1|(
1}(
1%(
0((
0)(
0*(
0g(
0d(
0e(
0h(
0i(
0f(
0l(
0k(
0+(
1e!
1`!
1a!
1b!
1c!
1d!
1f!
1g!
0D%
0@%
0?%
1C%
1B%
1A%
0>%
0=#
0V#
0e#
0w#
0'$
08$
0R$
0s#
0$%
0%%
0&%
1)%
1r
1q
1p
1o
1n
1m
1l
1k
0%(
1((
1)(
1*(
1g(
1d(
1e(
1h(
1i(
1f(
1l(
1k(
1Y&
0\&
0]&
0^&
1Z&
1[&
1_&
0e!
0`!
0a!
0b!
0c!
0d!
0f!
0g!
0C%
0B%
0A%
1>%
0r
0q
0p
0o
0n
0m
0l
0k
0Y&
1\&
1]&
1^&
0,!
1/!
10!
11!
0-!
0.!
02!
0(
1'
1&
1%
0$
0#
0"
1,!
0/!
00!
01!
0'
0&
0%
1"
#120000
0!
0|
0p!
0q!
#130000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
1b$
0=(
0>'
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1+"
1c$
1Y
0C"
1D"
0g$
1h$
0<(
0='
0;#
1=#
0U#
1T$
1"%
1i$
1E"
0/(
0I(
0k(
1?'
1V#
0c#
1>#
0#%
1*%
0l(
1s#
0d#
0$(
1+(
0g(
0"&
0!&
0~%
0}%
0|%
0{%
1z%
1e#
0v#
0f(
0R&
1S&
1T&
1U&
1V&
1W&
1X&
1w#
0&$
0i(
1'$
07$
13!
04!
05!
06!
07!
08!
09!
0h(
18$
0Q$
0/
0.
0-
0,
0+
0*
1)
0e(
1R$
0d(
#140000
0!
0|
0p!
0q!
#150000
1!
1|
1p!
1q!
0?"
0\%
0[%
1Z%
0]%
0:%
09%
08%
17%
0&)
1')
1()
1))
1c(
0`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
0E"
1F"
1r!
0d$
1e$
0f$
1g$
0h$
0*"
10"
1C#
0b$
0i$
1j$
1=(
0t'
0;(
1>'
0u(
1\!
0]!
0^!
0_!
1k$
1i$
0j$
0g$
0e$
1G"
1E"
0F"
0C"
0A"
1s!
0+"
11"
12"
1D#
0c$
0Y
0X
0W
1V
0G"
0k$
1<(
0r'
0:(
0i&
1='
0V#
13"
0~$
1+%
1;#
0=#
1U#
0T$
0"%
1/(
1I(
1k(
0?'
0#(
1,(
0X'
1l(
1V#
1W#
0>#
0*%
1,%
0l(
0"(
1$(
0W'
1Y#
1_#
0y%
0x%
0w%
0v%
0u%
0t%
1s%
0K&
1L&
1M&
1N&
1O&
1P&
1Q&
1:!
0;!
0<!
0=!
0>!
0?!
0@!
06
05
04
03
02
01
10
#160000
0!
0|
0p!
0q!
#170000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
1b$
0=(
0>'
1u(
1_!
1e$
1A"
0s!
1+"
1c$
1Y
0<(
0='
1##
0;#
1=#
0U#
1T$
1"%
0/(
0I(
0k(
1?'
08(
0V#
1>#
0,%
1-%
1l(
0!(
1"(
0r%
0q%
0p%
0o%
0n%
0m%
1l%
0D&
1E&
1F&
1G&
1H&
1I&
1J&
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0=
0<
0;
0:
09
08
17
#180000
0!
0|
0p!
0q!
#190000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
1("
0*"
1-"
00"
0C#
0b$
0e$
1f$
1=(
1t'
1;(
07(
1>'
0w'
0u(
1^!
0_!
1g$
1e$
0f$
1C"
1A"
0B"
1s!
1)"
0+"
1/"
14"
0|$
01"
02"
1{"
0D#
0c$
0Y
1X
0C"
0g$
1<(
1r'
02(
1:(
1i&
1.(
00(
0d&
1='
0v'
0s#
1r#
1V#
03"
1~$
0+%
1!%
0##
1;#
0=#
1U#
0T$
0"%
1/(
1I(
1k(
0?'
18(
01(
1#(
0,(
1X'
0l(
0F'
1g(
0V#
1c#
0t#
1p$
0W#
0>#
0-%
1.%
1l(
1s#
0~'
1!(
1W'
1D'
0g(
0Y#
0_#
0k%
0j%
0i%
0h%
0g%
0f%
1e%
0=&
1>&
1?&
1@&
1A&
1B&
1C&
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0D
0C
0B
0A
0@
0?
1>
#200000
0!
0|
0p!
0q!
#210000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1*"
1A#
1B#
1b$
0=(
0s'
0u'
0>'
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1+"
1c$
1Y
1C"
1g$
0<(
0='
1S#
1a#
1l#
1"$
13$
1A$
1O$
1v$
0;#
1=#
0U#
1T$
1"%
0/(
0I(
0k(
1?'
0r(
0m(
0n(
0o(
0p(
0q(
0s(
0t(
1V#
0c#
1>#
0.%
1/%
0l(
0s#
0}'
1~'
1g(
0d%
0c%
0b%
0a%
0`%
0_%
1^%
06&
17&
18&
19&
1:&
1;&
1<&
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0K
0J
0I
0H
0G
0F
1E
#220000
0!
0|
0p!
0q!
#230000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
18%
0')
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1e$
0f$
1z!
0*"
0-"
10"
15"
0A#
0B#
1C#
0g$
1h$
0t'
1s'
1u'
06(
0;(
17(
1>'
0E(
0u(
1]!
0^!
0_!
0i$
1j$
1g$
0h$
0e$
0E"
1F"
1C"
0D"
0A"
1s!
1#"
0$"
0?#
0}$
0+"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
0Y
0X
1W
1E"
0F"
1G"
1i$
0j$
1k$
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
1='
1-(
1<'
1p&
0B(
1!#
1;#
0=#
1U#
0T$
0'"
0n$
1s#
0r#
1##
0~$
0!%
0"%
1*%
0/%
1I#
0S#
0a#
0l#
0"$
03$
0A$
0O$
0v$
0k$
0G"
1r(
1m(
1n(
1o(
1p(
1q(
1s(
1t(
1}'
0$(
1/(
11(
1,(
08(
1F'
0g(
1n&
1k&
1I(
1k(
0?'
0>(
0V#
1c#
0>#
1t#
0p$
0*%
1l(
0s#
1d#
1$(
0D'
1g(
0e#
1v#
1f(
0w#
1&$
1i(
0'$
17$
1h(
08$
1Q$
1e(
0R$
1d(
#240000
0!
0|
0p!
0q!
#250000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#260000
0!
0|
0p!
0q!
#270000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
1C"
0D"
0E"
1F"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1G"
1E"
0F"
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0G"
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#280000
0!
0|
0p!
0q!
#290000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
0C"
1D"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
0E"
1F"
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1G"
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#300000
0!
0|
0p!
0q!
#310000
1!
1|
1p!
1q!
0?"
0\%
0[%
0Z%
1Y%
0]%
0:%
09%
1()
1))
1c(
0_(
1`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
1E"
0F"
0G"
1H"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
1I"
1G"
0H"
0E"
0C"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
0I"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#320000
0!
0|
0p!
0q!
#330000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#340000
0!
0|
0p!
0q!
#350000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
1C"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
0C"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#360000
0!
0|
0p!
0q!
#370000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
1C"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#380000
0!
0|
0p!
0q!
#390000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
1E"
1C"
0D"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
0E"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#400000
0!
0|
0p!
0q!
#410000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#420000
0!
0|
0p!
0q!
#430000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
1C"
0D"
1E"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
0E"
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#440000
0!
0|
0p!
0q!
#450000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
0C"
1D"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1E"
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#460000
0!
0|
0p!
0q!
#470000
1!
1|
1p!
1q!
0?"
0\%
0[%
1Z%
0]%
0:%
09%
1()
1))
1c(
0`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
0E"
1F"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
0G"
1H"
1E"
0F"
0C"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
1G"
0H"
1I"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
0I"
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#480000
0!
0|
0p!
0q!
#490000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#500000
0!
0|
0p!
0q!
#510000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
1C"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
0C"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#520000
0!
0|
0p!
0q!
#530000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
1C"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#540000
0!
0|
0p!
0q!
#550000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
0E"
1F"
1C"
0D"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
1E"
0F"
0G"
1H"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1I"
1G"
0H"
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0I"
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#560000
0!
0|
0p!
0q!
#570000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#580000
0!
0|
0p!
0q!
#590000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
1C"
0D"
0E"
1F"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
0G"
1H"
1E"
0F"
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
1G"
0H"
1I"
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0I"
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#600000
0!
0|
0p!
0q!
#610000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
0C"
1D"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
0E"
1F"
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
0G"
1H"
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1I"
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#620000
0!
0|
0p!
0q!
#630000
1!
1|
1p!
1q!
0?"
0\%
0[%
0Z%
0Y%
1X%
0]%
0:%
09%
1()
1))
1c(
0^(
1_(
1`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
1E"
0F"
1G"
0H"
0I"
1J"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
1K"
1I"
0J"
0G"
0E"
0C"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
0K"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#640000
0!
0|
0p!
0q!
#650000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#660000
0!
0|
0p!
0q!
#670000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
1C"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
0C"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#680000
0!
0|
0p!
0q!
#690000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
1C"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#700000
0!
0|
0p!
0q!
#710000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
1E"
1C"
0D"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
0E"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#720000
0!
0|
0p!
0q!
#730000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#740000
0!
0|
0p!
0q!
#750000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
1C"
0D"
1E"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
0E"
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#760000
0!
0|
0p!
0q!
#770000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
0C"
1D"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1E"
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#780000
0!
0|
0p!
0q!
#790000
1!
1|
1p!
1q!
0?"
0\%
0[%
1Z%
0]%
0:%
09%
1()
1))
1c(
0`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
0E"
1F"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
1G"
1E"
0F"
0C"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
0G"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#800000
0!
0|
0p!
0q!
#810000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#820000
0!
0|
0p!
0q!
#830000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
1C"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
0C"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#840000
0!
0|
0p!
0q!
#850000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
1C"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#860000
0!
0|
0p!
0q!
#870000
1!
1|
1p!
1q!
0?"
0\%
1[%
0]%
0:%
09%
1()
1))
1c(
0a(
1b(
1&&
1>"
0@"
1A"
0B"
0C"
1D"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
0E"
1F"
1C"
0D"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
1E"
0F"
1G"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
0G"
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#880000
0!
0|
0p!
0q!
#890000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#900000
0!
0|
0p!
0q!
#910000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
0C"
1D"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
1C"
0D"
0E"
1F"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1G"
1E"
0F"
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0G"
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#920000
0!
0|
0p!
0q!
#930000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
1z!
1}!
1-"
05"
1B#
1l$
1{$
0`&
0D(
0s'
16(
07(
0b&
0E(
1u(
1_!
0e$
1f$
0A"
1B"
0s!
1~!
1/"
14"
1{"
06"
09"
0<"
0|"
0"#
0u#
1Z$
1Y
0C"
1D"
0g$
1h$
1f&
15(
1Z'
1z'
13(
1S'
02(
00(
0d&
09(
1!"
1e#
0v#
1s#
0d#
1;"
1-#
10#
0="
0w#
1&$
0i$
1j$
0E"
1F"
1i(
1Q'
0g&
0h&
0T'
0g(
0f(
0{'
1G"
1k$
0'$
17$
0e#
1w#
0&$
1f#
0t#
1p$
0x#
0i(
1f(
1h(
1'$
07$
08$
1Q$
1D'
0/'
0($
0f#
1x#
1e(
0h(
1j#
0R$
18$
0Q$
1/'
1&'
1($
09$
0e(
1d(
0*$
0,$
0.$
0j#
1R$
0&'
0E$
19$
0d(
1*$
1,$
1.$
1{&
1E$
0J$
0M$
0{&
1J$
1M$
#940000
0!
0|
0p!
0q!
#950000
1!
1|
1p!
1q!
0?"
0\%
0[%
0Z%
1Y%
0]%
0:%
09%
1()
1))
1c(
0_(
1`(
1a(
1b(
1&&
1>"
0@"
1A"
0B"
1C"
0D"
1E"
0F"
0G"
1H"
1r!
0d$
1|!
0}!
1("
0-"
10"
15"
0B#
1C#
1b$
1e$
0f$
0l$
0{$
1`&
1D(
0=(
0t'
1s'
06(
0;(
17(
0w'
1b&
0C(
0u(
0^!
0_!
1g$
0h$
0e$
0I"
1J"
1G"
0H"
0E"
0C"
0A"
1s!
0~!
1)"
0/"
04"
11"
12"
0{"
16"
19"
1<"
1"#
1u#
1D#
1c$
1#"
0$"
0@#
0Z$
0Y
0X
1I"
0J"
1K"
1i$
0j$
1a&
1p&
0B(
0<(
0r'
0f&
05(
0z'
03(
0S'
12(
0:(
0i&
10(
1d&
0v'
19(
0!"
0-#
00#
0;"
1##
1!#
0s#
1d#
1e#
0'"
0n$
1I#
0k$
0K"
1n&
1k&
0f(
1g(
0>(
08(
1T'
1g&
1h&
1{'
0e#
1v#
0p$
1f#
1<%
1f(
0w#
1&$
04&
0/'
0f#
1t#
1i(
1j#
0x#
0($
16$
09$
0E$
1S$
0'$
17$
0D'
1/'
1h(
0A'
1{&
0G'
1&'
0j#
08$
1Q$
0*$
0,$
0.$
0J$
0M$
1e(
0R$
1d(
#960000
0!
0|
0p!
0q!
#970000
1!
1|
1p!
1q!
1?"
1]%
1:%
0))
0c(
0&&
0>"
1@"
0r!
1d$
0|!
00"
05"
1B#
0s'
16(
1;(
1C(
1u(
1_!
1e$
1A"
0s!
0#"
1?#
1U$
1m$
01"
02"
06"
09"
0<"
0"#
0u#
1|$
1Y
0.(
1f&
15(
1z'
13(
1S'
1:(
1i&
0q&
0V'
0<'
1B(
0!#
0;#
1=#
0U#
1T$
0I#
1V$
1n$
1o$
0##
1"%
0/(
18(
0o&
0n&
0J'
0I(
0k(
1?'
1>(
1V#
0c#
1>#
0V$
1X$
0<%
0l(
1s#
0d#
14&
1J'
0g(
0X$
1W#
0T$
1e#
0v#
0t#
1p$
0f(
1I(
0W'
1w#
0&$
1D'
1Y#
1_#
1f#
0i(
1'$
07$
0/'
1x#
06$
0h(
1j#
18$
0Q$
1G'
1($
0e(
1R$
0&'
19$
0S$
0d(
1*$
1,$
1.$
1A'
1E$
0{&
1J$
1M$
#980000
0!
0|
0p!
0q!
#990000
1!
1|
1p!
1q!
0?"
1\%
0]%
0:%
19%
0()
1))
1c(
0b(
1&&
1>"
0@"
0A"
1B"
1r!
0d$
0z!
0("
15"
0B#
0C#
0b$
0e$
1f$
1=(
1t'
1s'
06(
1w'
1E(
0u(
1^!
0_!
0g$
1h$
1e$
0f$
1C"
1A"
0B"
1s!
1$"
0?#
1@#
0U$
0m$
0)"
16"
19"
1<"
1"#
1u#
0|$
0D#
1|"
0c$
0Y
1X
0C"
1g$
0h$
0i$
1j$
1<(
0Z'
1r'
1.(
0f&
05(
0z'
03(
0S'
1v'
1q&
1V'
0a&
1<'
0p&
1'"
0o$
0w#
1="
1;#
0=#
1U#
0"%
1k$
1i$
0j$
1/(
1k(
0?'
0Q'
1i(
1o&
0k&
0k$
0V#
1c#
0x#
0>#
1l(
0s#
1d#
0W#
1g(
0e#
1v#
1W'
0p$
1f(
0Y#
0_#
1w#
0f#
1t#
0i(
0D'
1/'
1x#
0j#
#1000000
