# RISCV

I created an emulator that is able to execute a subset of the RISC-V instruction set architecture, under the guidance of Randy Katz. 
Provided the machinery to decode and execute a subset RISC-V instructions shown below. 

![ISA](https://github.com/YFateen/RISCV/blob/master/Photos/ISA.png)
