Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 21 12:10:49 2023
| Host         : DESKTOP-CI5QDN5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.232        0.000                      0                   37        0.153        0.000                      0                   37        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.232        0.000                      0                   28        0.153        0.000                      0                   28        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.118        0.000                      0                    9        0.503        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.642ns (25.682%)  route 1.858ns (74.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.559     7.652    bc/E[0]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    bc/result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.642ns (25.682%)  route 1.858ns (74.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.559     7.652    bc/E[0]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    bc/result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.642ns (25.682%)  route 1.858ns (74.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.559     7.652    bc/E[0]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    bc/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.642ns (25.682%)  route 1.858ns (74.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.559     7.652    bc/E[0]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    bc/result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.642ns (26.200%)  route 1.808ns (73.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.510     7.603    bc/E[0]
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    bc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.081%)  route 1.644ns (71.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.345     7.439    bc/E[0]
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.883    bc/result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.081%)  route 1.644ns (71.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.345     7.439    bc/E[0]
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.883    bc/result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.642ns (28.081%)  route 1.644ns (71.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.345     7.439    bc/E[0]
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.883    bc/result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 bdm/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.704ns (28.841%)  route 1.737ns (71.159%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  bdm/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  bdm/t2_reg/Q
                         net (fo=10, routed)          1.021     6.624    bc/op_select[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124     6.748 r  bc/result[5]_i_2/O
                         net (fo=1, routed)           0.716     7.464    bc/result[5]_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.588 r  bc/result[5]_i_1/O
                         net (fo=1, routed)           0.000     7.588    bc/result[5]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.031    15.120    bc/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 bds/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.642ns (29.800%)  route 1.512ns (70.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 r  bds/t2_reg/Q
                         net (fo=10, routed)          1.299     6.969    bds/t2_reg_0[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  bds/result[8]_i_1/O
                         net (fo=9, routed)           0.214     7.307    bc/E[0]
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_CE)      -0.169    14.919    bc/result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bda/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    bda/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bda/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bda/t2_reg/Q
                         net (fo=10, routed)          0.071     1.684    bc/op_select[3]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.729 r  bc/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    bc/result[0]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.576    bc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bdm/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.469%)  route 0.094ns (33.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  bdm/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bdm/t2_reg/Q
                         net (fo=10, routed)          0.094     1.705    bda/result_reg[8]_0[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  bda/result[8]_i_2/O
                         net (fo=1, routed)           0.000     1.750    bc/D[2]
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.092     1.575    bc/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bds/t0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bds/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bds/t0_reg/Q
                         net (fo=1, routed)           0.143     1.781    bds/t0_reg_n_0
    SLICE_X2Y15          FDRE                                         r  bds/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t1_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.083     1.557    bds/t1_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bda/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.437%)  route 0.144ns (43.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    bda/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bda/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bda/t2_reg/Q
                         net (fo=10, routed)          0.144     1.757    bc/op_select[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  bc/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    bc/result[5]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.092     1.577    bc/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bdd/t0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bdd/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bdd/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  bdd/t0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bdd/t0_reg/Q
                         net (fo=1, routed)           0.158     1.770    bdd/t0_reg_n_0
    SLICE_X1Y18          FDRE                                         r  bdd/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bdd/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  bdd/t1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.061     1.532    bdd/t1_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bda/t0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bda/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    bda/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bda/t0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bda/t0_reg/Q
                         net (fo=1, routed)           0.158     1.771    bda/t0_reg_n_0
    SLICE_X1Y17          FDRE                                         r  bda/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    bda/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bda/t1_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.061     1.533    bda/t1_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bds/t1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bds/t2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bds/t1_reg/Q
                         net (fo=1, routed)           0.190     1.828    bds/t1_reg_n_0
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t2_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.086     1.560    bds/t2_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 bdr/t1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bdr/t2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.174%)  route 0.277ns (62.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  bdr/t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bdr/t1_reg/Q
                         net (fo=1, routed)           0.277     1.915    bdr/t1
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.089     1.577    bdr/t2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 bdm/t0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bdm/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  bdm/t0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bdm/t0_reg/Q
                         net (fo=1, routed)           0.273     1.885    bdm/t0_reg_n_0
    SLICE_X1Y19          FDRE                                         r  bdm/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  bdm/t1_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.061     1.545    bdm/t1_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 bdm/t1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bdm/t2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  bdm/t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bdm/t1_reg/Q
                         net (fo=1, routed)           0.274     1.885    bdm/t1_reg_n_0
    SLICE_X1Y19          FDRE                                         r  bdm/t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  bdm/t2_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.059     1.529    bdm/t2_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    bc/result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    bc/result_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bc/result_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bc/result_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bc/result_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bc/result_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    bc/result_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    bc/result_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    bc/result_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    bc/result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    bc/result_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    bc/result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    bc/result_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    bc/result_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    bc/result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    bc/result_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    bc/result_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    bc/result_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.518ns (34.561%)  route 0.981ns (65.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.981     6.651    bc/op_select[4]
    SLICE_X2Y19          FDCE                                         f  bc/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Recov_fdce_C_CLR)     -0.319    14.769    bc/result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.518ns (38.166%)  route 0.839ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.839     6.510    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.683    bc/result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.518ns (38.166%)  route 0.839ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.839     6.510    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.683    bc/result_reg[6]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.518ns (38.166%)  route 0.839ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.839     6.510    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508    14.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Recov_fdce_C_CLR)     -0.405    14.683    bc/result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.518ns (38.370%)  route 0.832ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.832     6.502    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.684    bc/result_reg[2]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.518ns (38.370%)  route 0.832ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.832     6.502    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.684    bc/result_reg[3]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.518ns (38.370%)  route 0.832ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.832     6.502    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.684    bc/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.518ns (38.370%)  route 0.832ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.832     6.502    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509    14.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.405    14.684    bc/result_reg[5]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.518ns (42.592%)  route 0.698ns (57.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.631     5.152    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.698     6.368    bc/op_select[4]
    SLICE_X0Y17          FDCE                                         f  bc/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Recov_fdce_C_CLR)     -0.405    14.686    bc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  8.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.753%)  route 0.259ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.259     1.897    bc/op_select[4]
    SLICE_X0Y17          FDCE                                         f  bc/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.394    bc/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.008%)  route 0.318ns (65.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.318     1.956    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    bc/result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.008%)  route 0.318ns (65.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.318     1.956    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    bc/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.008%)  route 0.318ns (65.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.318     1.956    bc/op_select[4]
    SLICE_X0Y19          FDCE                                         f  bc/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    bc/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.536%)  route 0.325ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.325     1.963    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    bc/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.536%)  route 0.325ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.325     1.963    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    bc/result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.536%)  route 0.325ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.325     1.963    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    bc/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.536%)  route 0.325ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.325     1.963    bc/op_select[4]
    SLICE_X0Y18          FDCE                                         f  bc/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    bc/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 bdr/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bc/result_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.552%)  route 0.373ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bdr/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  bdr/t2_reg/Q
                         net (fo=10, routed)          0.373     2.011    bc/op_select[4]
    SLICE_X2Y19          FDCE                                         f  bc/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDCE (Remov_fdce_C_CLR)     -0.067     1.417    bc/result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.594    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bc/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 3.986ns (61.447%)  route 2.501ns (38.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  bc/result_reg[1]/Q
                         net (fo=1, routed)           2.501     8.104    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.634 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.634    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 4.019ns (63.938%)  route 2.267ns (36.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  bc/result_reg[7]/Q
                         net (fo=1, routed)           2.267     7.932    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.433 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.433    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 3.962ns (63.224%)  route 2.305ns (36.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  bc/result_reg[6]/Q
                         net (fo=1, routed)           2.305     7.908    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.414 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.414    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.240ns  (logic 3.960ns (63.460%)  route 2.280ns (36.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.626     5.147    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  bc/result_reg[8]/Q
                         net (fo=1, routed)           2.280     7.884    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.388 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.388    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.961ns (65.497%)  route 2.087ns (34.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.629     5.150    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  bc/result_reg[0]/Q
                         net (fo=1, routed)           2.087     7.693    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.198 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.198    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 3.970ns (65.759%)  route 2.067ns (34.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.627     5.148    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  bc/result_reg[5]/Q
                         net (fo=1, routed)           2.067     7.672    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.186 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.186    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.965ns (70.002%)  route 1.699ns (29.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.627     5.148    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  bc/result_reg[3]/Q
                         net (fo=1, routed)           1.699     7.303    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.812 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.812    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.638ns  (logic 3.965ns (70.317%)  route 1.674ns (29.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.627     5.148    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  bc/result_reg[4]/Q
                         net (fo=1, routed)           1.674     7.278    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.786 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.786    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.957ns (70.252%)  route 1.676ns (29.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.627     5.148    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  bc/result_reg[2]/Q
                         net (fo=1, routed)           1.676     7.280    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.781 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.781    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bc/result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.343ns (79.489%)  route 0.347ns (20.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  bc/result_reg[2]/Q
                         net (fo=1, routed)           0.347     1.959    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.161 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.161    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.351ns (79.815%)  route 0.342ns (20.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  bc/result_reg[4]/Q
                         net (fo=1, routed)           0.342     1.954    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.163 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.163    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.351ns (79.558%)  route 0.347ns (20.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  bc/result_reg[3]/Q
                         net (fo=1, routed)           0.347     1.959    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.169 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.169    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.347ns (72.243%)  route 0.518ns (27.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  bc/result_reg[0]/Q
                         net (fo=1, routed)           0.518     2.131    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.337 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.337    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.357ns (72.622%)  route 0.511ns (27.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.588     1.471    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  bc/result_reg[5]/Q
                         net (fo=1, routed)           0.511     2.124    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.339 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.339    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.346ns (69.376%)  route 0.594ns (30.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  bc/result_reg[8]/Q
                         net (fo=1, routed)           0.594     2.205    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.411 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.411    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.366ns (70.388%)  route 0.575ns (29.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  bc/result_reg[7]/Q
                         net (fo=1, routed)           0.575     2.209    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.411 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.411    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.348ns (69.144%)  route 0.602ns (30.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  bc/result_reg[6]/Q
                         net (fo=1, routed)           0.602     2.213    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.420 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.420    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bc/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.372ns (65.523%)  route 0.722ns (34.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  bc/result_reg[1]/Q
                         net (fo=1, routed)           0.722     2.333    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.563 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.563    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.062ns  (logic 9.838ns (39.256%)  route 15.224ns (60.744%))
  Logic Levels:           31  (CARRY4=19 IBUF=1 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.173    12.592    data3[5]
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.329    12.921 r  result0__293_carry_i_36/O
                         net (fo=1, routed)           0.000    12.921    result0__293_carry_i_36_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.471 r  result0__293_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.471    result0__293_carry_i_26_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  result_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.585    result_reg[4]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  result_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          1.330    15.071    data3[4]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.329    15.400 r  result0__293_carry_i_30/O
                         net (fo=1, routed)           0.000    15.400    result0__293_carry_i_30_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.932 r  result0__293_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.932    result0__293_carry_i_15_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.089 r  result_reg[3]_i_8/CO[1]
                         net (fo=12, routed)          1.263    17.352    data3[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.329    17.681 r  result0__293_carry_i_25/O
                         net (fo=1, routed)           0.000    17.681    result0__293_carry_i_25_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.231 r  result0__293_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.231    result0__293_carry_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.345 r  result0__293_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.345    result0__293_carry_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.502 r  result0__293_carry_i_7/CO[1]
                         net (fo=12, routed)          1.535    20.037    bc/result_reg[2]_0[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    20.366 r  bc/result0__293_carry_i_14/O
                         net (fo=1, routed)           0.000    20.366    bc/result0__293_carry_i_14_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.916 r  bc/result0__293_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.916    bc/result0__293_carry_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.030 r  bc/result0__293_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.030    bc/result0__293_carry__0_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.187 r  bc/result0__293_carry_i_1/CO[1]
                         net (fo=12, routed)          1.206    22.393    bc/data3[1]
    SLICE_X2Y14          LUT3 (Prop_lut3_I0_O)        0.329    22.722 r  bc/result0__293_carry_i_6/O
                         net (fo=1, routed)           0.000    22.722    bc/result0__293_carry_i_6_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.235 r  bc/result0__293_carry/CO[3]
                         net (fo=1, routed)           0.000    23.235    bc/result0__293_carry_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.352 r  bc/result0__293_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.352    bc/result0__293_carry__0_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.606 r  bc/result0__293_carry__1/CO[0]
                         net (fo=1, routed)           0.312    23.918    bc/data3[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I0_O)        0.367    24.285 r  bc/result[0]_i_2/O
                         net (fo=1, routed)           0.654    24.938    bc/result[0]_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124    25.062 r  bc/result[0]_i_1/O
                         net (fo=1, routed)           0.000    25.062    bc/result[0]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511     4.852    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.293ns  (logic 8.587ns (36.867%)  route 14.706ns (63.133%))
  Logic Levels:           27  (CARRY4=16 IBUF=1 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.173    12.592    data3[5]
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.329    12.921 r  result0__293_carry_i_36/O
                         net (fo=1, routed)           0.000    12.921    result0__293_carry_i_36_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.471 r  result0__293_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.471    result0__293_carry_i_26_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  result_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.585    result_reg[4]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  result_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          1.330    15.071    data3[4]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.329    15.400 r  result0__293_carry_i_30/O
                         net (fo=1, routed)           0.000    15.400    result0__293_carry_i_30_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.932 r  result0__293_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.932    result0__293_carry_i_15_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.089 r  result_reg[3]_i_8/CO[1]
                         net (fo=12, routed)          1.263    17.352    data3[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.329    17.681 r  result0__293_carry_i_25/O
                         net (fo=1, routed)           0.000    17.681    result0__293_carry_i_25_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.231 r  result0__293_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.231    result0__293_carry_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.345 r  result0__293_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.345    result0__293_carry_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.502 r  result0__293_carry_i_7/CO[1]
                         net (fo=12, routed)          1.535    20.037    bc/result_reg[2]_0[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    20.366 r  bc/result0__293_carry_i_14/O
                         net (fo=1, routed)           0.000    20.366    bc/result0__293_carry_i_14_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.916 r  bc/result0__293_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.916    bc/result0__293_carry_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.030 r  bc/result0__293_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.030    bc/result0__293_carry__0_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.187 r  bc/result0__293_carry_i_1/CO[1]
                         net (fo=12, routed)          0.992    22.179    bc/data3[1]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.329    22.508 r  bc/result[1]_i_2/O
                         net (fo=1, routed)           0.661    23.169    bc/result[1]_i_2_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.124    23.293 r  bc/result[1]_i_1/O
                         net (fo=1, routed)           0.000    23.293    bc/result[1]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.214ns  (logic 7.437ns (36.794%)  route 12.776ns (63.206%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.173    12.592    data3[5]
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.329    12.921 r  result0__293_carry_i_36/O
                         net (fo=1, routed)           0.000    12.921    result0__293_carry_i_36_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.471 r  result0__293_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.471    result0__293_carry_i_26_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  result_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.585    result_reg[4]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  result_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          1.330    15.071    data3[4]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.329    15.400 r  result0__293_carry_i_30/O
                         net (fo=1, routed)           0.000    15.400    result0__293_carry_i_30_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.932 r  result0__293_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.932    result0__293_carry_i_15_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.089 r  result_reg[3]_i_8/CO[1]
                         net (fo=12, routed)          1.263    17.352    data3[3]
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.329    17.681 r  result0__293_carry_i_25/O
                         net (fo=1, routed)           0.000    17.681    result0__293_carry_i_25_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.231 r  result0__293_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.231    result0__293_carry_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.345 r  result0__293_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.345    result0__293_carry_i_8_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.502 r  result0__293_carry_i_7/CO[1]
                         net (fo=12, routed)          0.964    19.466    bc/result_reg[2]_0[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.329    19.795 r  bc/result[2]_i_2/O
                         net (fo=1, routed)           0.294    20.090    bc/result[2]_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124    20.214 r  bc/result[2]_i_1/O
                         net (fo=1, routed)           0.000    20.214    bc/result[2]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509     4.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.707ns  (logic 6.287ns (35.508%)  route 11.420ns (64.492%))
  Logic Levels:           19  (CARRY4=10 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.173    12.592    data3[5]
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.329    12.921 r  result0__293_carry_i_36/O
                         net (fo=1, routed)           0.000    12.921    result0__293_carry_i_36_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.471 r  result0__293_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.471    result0__293_carry_i_26_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  result_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.585    result_reg[4]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  result_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          1.330    15.071    data3[4]
    SLICE_X3Y18          LUT3 (Prop_lut3_I0_O)        0.329    15.400 r  result0__293_carry_i_30/O
                         net (fo=1, routed)           0.000    15.400    result0__293_carry_i_30_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.932 r  result0__293_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.932    result0__293_carry_i_15_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.089 r  result_reg[3]_i_8/CO[1]
                         net (fo=12, routed)          0.874    16.963    bdd/data3[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.329    17.292 r  bdd/result[3]_i_3/O
                         net (fo=1, routed)           0.291    17.583    bda/result_reg[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124    17.707 r  bda/result[3]_i_1/O
                         net (fo=1, routed)           0.000    17.707    bc/D[0]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509     4.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[3]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.096ns  (logic 5.269ns (32.739%)  route 10.826ns (67.261%))
  Logic Levels:           16  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.173    12.592    data3[5]
    SLICE_X4Y18          LUT3 (Prop_lut3_I0_O)        0.329    12.921 r  result0__293_carry_i_36/O
                         net (fo=1, routed)           0.000    12.921    result0__293_carry_i_36_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.471 r  result0__293_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.471    result0__293_carry_i_26_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.585 r  result_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.585    result_reg[4]_i_4_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.742 r  result_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          1.334    15.075    bdd/data3[1]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.329    15.404 r  bdd/result[4]_i_2/O
                         net (fo=1, routed)           0.567    15.972    bda/result_reg[4]_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124    16.096 r  bda/result[4]_i_1/O
                         net (fo=1, routed)           0.000    16.096    bc/D[1]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509     4.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            bc/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.457ns  (logic 4.119ns (30.613%)  route 9.337ns (69.387%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sw_IBUF[8]_inst/O
                         net (fo=30, routed)          4.408     5.863    bc/sw_IBUF[8]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     5.987 f  bc/result[7]_i_2/O
                         net (fo=6, routed)           0.681     6.668    bc/result[7]_i_2_n_0
    SLICE_X4Y21          LUT4 (Prop_lut4_I1_O)        0.124     6.792 r  bc/result0__89_carry_i_1/O
                         net (fo=12, routed)          0.689     7.481    bc/data3[7]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     7.605 r  bc/result0__89_carry__0_i_4/O
                         net (fo=1, routed)           0.624     8.229    bc/result0__89_carry__0_i_4_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.779 r  bc/result0__89_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.779    bc/result0__89_carry__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.033 r  bc/result0__89_carry__1/CO[0]
                         net (fo=12, routed)          1.351    10.383    bc/data3[6]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.367    10.750 r  bc/result[5]_i_13/O
                         net (fo=1, routed)           0.000    10.750    bc/result[5]_i_13_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.148 r  bc/result_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.148    bc/result_reg[5]_i_7_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  bc/result_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.262    bc/result_reg[5]_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.419 r  bc/result_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          0.869    12.288    bc/CO[0]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.329    12.617 r  bc/result[5]_i_2/O
                         net (fo=1, routed)           0.716    13.333    bc/result[5]_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124    13.457 r  bc/result[5]_i_1/O
                         net (fo=1, routed)           0.000    13.457    bc/result[5]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.509     4.850    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[5]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            bc/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.490ns  (logic 3.640ns (29.143%)  route 8.850ns (70.857%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=27, routed)          4.898     6.356    bc/sw_IBUF[10]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  bc/result0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.642     7.122    bc/result0__24_carry__0_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.246 r  bc/result0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.246    bc/result0__24_carry__0_i_8_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.852 r  bc/result0__24_carry__0/O[3]
                         net (fo=2, routed)           0.873     8.724    bc/result0__24_carry__0_n_4
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.332     9.056 r  bc/result0__65_carry__0_i_1/O
                         net (fo=2, routed)           0.817     9.873    bc/result0__65_carry__0_i_1_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.326    10.199 r  bc/result0__65_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.199    bc/result0__65_carry__0_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.446 r  bc/result0__65_carry__0/O[0]
                         net (fo=1, routed)           1.168    11.615    bc/result0__65_carry__0_n_7
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.299    11.914 r  bc/result[7]_i_3/O
                         net (fo=1, routed)           0.452    12.366    bc/result[7]_i_3_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124    12.490 r  bc/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.490    bc/result[7]_i_1_n_0
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  bc/result_reg[7]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            bc/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.774ns  (logic 3.697ns (31.399%)  route 8.077ns (68.601%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=27, routed)          4.898     6.356    bc/sw_IBUF[10]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.480 r  bc/result0__24_carry__0_i_4/O
                         net (fo=2, routed)           0.642     7.122    bc/result0__24_carry__0_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.246 r  bc/result0__24_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.246    bc/result0__24_carry__0_i_8_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.852 r  bc/result0__24_carry__0/O[3]
                         net (fo=2, routed)           0.873     8.724    bc/result0__24_carry__0_n_4
    SLICE_X4Y25          LUT4 (Prop_lut4_I3_O)        0.332     9.056 r  bc/result0__65_carry__0_i_1/O
                         net (fo=2, routed)           0.817     9.873    bc/result0__65_carry__0_i_1_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.326    10.199 r  bc/result0__65_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.199    bc/result0__65_carry__0_i_3_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.623 r  bc/result0__65_carry__0/O[1]
                         net (fo=1, routed)           0.848    11.471    bda/result_reg[8]_2[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.303    11.774 r  bda/result[8]_i_2/O
                         net (fo=1, routed)           0.000    11.774    bc/D[2]
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[8]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            bc/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.440ns  (logic 3.558ns (31.101%)  route 7.882ns (68.899%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=27, routed)          4.945     6.403    bc/sw_IBUF[10]
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.527 r  bc/result0__24_carry_i_1/O
                         net (fo=1, routed)           0.610     7.136    bc/result0__24_carry_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.521 r  bc/result0__24_carry/CO[3]
                         net (fo=1, routed)           0.000     7.521    bc/result0__24_carry_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.743 r  bc/result0__24_carry__0/O[0]
                         net (fo=2, routed)           0.818     8.561    bc/result0__24_carry__0_n_7
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.299     8.860 r  bc/result0__65_carry_i_4/O
                         net (fo=1, routed)           0.000     8.860    bc/result0__65_carry_i_4_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.500 r  bc/result0__65_carry/O[3]
                         net (fo=1, routed)           1.000    10.501    bc/result0__65_carry_n_4
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.306    10.807 r  bc/result[6]_i_3/O
                         net (fo=1, routed)           0.509    11.316    bc/result[6]_i_3_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.124    11.440 r  bc/result[6]_i_1/O
                         net (fo=1, routed)           0.000    11.440    bc/result[6]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.508     4.849    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            bds/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.682ns  (logic 1.451ns (54.102%)  route 1.231ns (45.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.231     2.682    bds/btn_IBUF[0]
    SLICE_X2Y15          FDRE                                         r  bds/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513     4.854    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            bda/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.222ns (34.026%)  route 0.430ns (65.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.430     0.652    bda/btn_IBUF[0]
    SLICE_X1Y17          FDRE                                         r  bda/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    bda/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  bda/t0_reg/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            bdr/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.210ns (32.040%)  route 0.444ns (67.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[4]_inst/O
                         net (fo=1, routed)           0.444     0.654    bdr/btn_IBUF[0]
    SLICE_X2Y14          FDRE                                         r  bdr/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.988    bdr/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  bdr/t0_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            bds/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.219ns (33.055%)  route 0.444ns (66.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.444     0.663    bds/btn_IBUF[0]
    SLICE_X2Y15          FDRE                                         r  bds/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    bds/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bds/t0_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            bdd/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.219ns (32.764%)  route 0.450ns (67.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.450     0.670    bdd/btn_IBUF[0]
    SLICE_X1Y18          FDRE                                         r  bdd/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bdd/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  bdd/t0_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            bdm/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.221ns (32.342%)  route 0.461ns (67.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.461     0.682    bdm/btn_IBUF[0]
    SLICE_X1Y18          FDRE                                         r  bdm/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bdm/clk_100MHz_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  bdm/t0_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bc/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.443ns (43.086%)  route 0.585ns (56.914%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.428     0.649    bc/sw_IBUF[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.694 r  bc/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.694    bc/result0_carry_i_4_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.764 r  bc/result0_carry/O[0]
                         net (fo=1, routed)           0.158     0.921    bc/data1[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.107     1.028 r  bc/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.028    bc/result[0]_i_1_n_0
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  bc/result_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bc/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.452ns (40.515%)  route 0.664ns (59.485%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.402     0.623    bc/sw_IBUF[0]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.747 r  bc/result0_carry/O[1]
                         net (fo=1, routed)           0.262     1.009    bc/data1[1]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.107     1.116 r  bc/result[1]_i_1/O
                         net (fo=1, routed)           0.000     1.116    bc/result[1]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bc/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.486ns (42.440%)  route 0.659ns (57.560%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.402     0.623    bc/sw_IBUF[0]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.780 r  bc/result0_carry/O[2]
                         net (fo=1, routed)           0.258     1.037    bc/data1[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.108     1.145 r  bc/result[2]_i_1/O
                         net (fo=1, routed)           0.000     1.145    bc/result[2]_i_1_n_0
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bc/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.543ns (46.488%)  route 0.625ns (53.512%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.402     0.623    bc/sw_IBUF[0]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.784 r  bc/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.784    bc/result0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.838 r  bc/result0_carry__0/O[0]
                         net (fo=1, routed)           0.223     1.061    bda/result_reg[4][1]
    SLICE_X0Y18          LUT5 (Prop_lut5_I3_O)        0.107     1.168 r  bda/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.168    bc/D[1]
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.857     1.984    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  bc/result_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            bc/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.555ns (47.267%)  route 0.619ns (52.733%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=19, routed)          0.402     0.623    bc/sw_IBUF[0]
    SLICE_X1Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.784 r  bc/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.784    bc/result0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.849 r  bc/result0_carry__0/O[2]
                         net (fo=1, routed)           0.218     1.066    bc/data1[6]
    SLICE_X0Y19          LUT5 (Prop_lut5_I3_O)        0.108     1.174 r  bc/result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.174    bc/result[6]_i_1_n_0
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    bc/clk_100MHz_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  bc/result_reg[6]/C





