--
--Written by GowinSynthesis
--Product Version "GowinSynthesis V1.9.8.09"
--Sun May 14 16:07:09 2023

--Source file index table:
--file0 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/ahb_def_slave.v"
--file1 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/BusMatrix.v"
--file2 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/can.v"
--file3 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/can_define.vh"
--file4 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/can_static_macro_define.vh"
--file5 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/can_top.v"
--file6 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_adder.v"
--file7 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_ahb.v"
--file8 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_alu_dec.v"
--file9 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_core.v"
--file10 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_ctl.v"
--file11 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_ctl_add3.v"
--file12 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_decoder.v"
--file13 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_defs.v"
--file14 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_dp.v"
--file15 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_excpt.v"
--file16 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_fetch.v"
--file17 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_fns.vh"
--file18 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_mem_ctl.v"
--file19 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_multiplier.v"
--file20 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_multiply_shift.v"
--file21 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_mux4.v"
--file22 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic.v"
--file23 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_ahb.v"
--file24 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_ahb_os.v"
--file25 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_defs.v"
--file26 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_main.v"
--file27 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_pri_lvl.v"
--file28 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_pri_num.v"
--file29 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_tree.v"
--file30 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_nvic_undefs.v"
--file31 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_reg_bank.v"
--file32 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_shifter.v"
--file33 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_undef_check.v"
--file34 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cm1_undefs.v"
--file35 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac.v"
--file36 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_miim_wrapper.v"
--file37 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_rx_buffer_to_ahb.v"
--file38 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_rx_to_buffer.v"
--file39 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_rx_wrapper.v"
--file40 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_sdp_wrapper_32bit.v"
--file41 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_top.v"
--file42 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_tx_wrapper.v"
--file43 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_ethmac_wrapper.v"
--file44 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_gpio.v"
--file45 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash.v"
--file46 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_ahbif_ctrl.v"
--file47 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_arbiter.v"
--file48 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_async_fifo_clr.v"
--file49 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_config.v"
--file50 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_const.v"
--file51 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_ctrl.v"
--file52 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_eilmif_ctrl.v"
--file53 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_fifo.v"
--file54 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_gck.v"
--file55 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_pad_lib.v"
--file56 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_reg.v"
--file57 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_regif.v"
--file58 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_regif_ctrl.v"
--file59 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_spiif.v"
--file60 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_sync.v"
--file61 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_sync_l2l.v"
--file62 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_spi_flash_sync_p2p.v"
--file63 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_ahb_to_iop.v"
--file64 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_dualtimers.v"
--file65 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_dualtimers_defs.v"
--file66 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_dualtimers_frc.v"
--file67 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_spi.v"
--file68 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_timer.v"
--file69 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_autocorrelation.v"
--file70 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_balancefilter.v"
--file71 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_collector.v"
--file72 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_crngt_to_trng.v"
--file73 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dx_inv_chain.v"
--file74 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dx_trng_top.v"
--file75 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dxm_ff.v"
--file76 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dxm_interrupt_low.v"
--file77 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dxm_mux.v"
--file78 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dxm_mux_clk.v"
--file79 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_dxm_sync.v"
--file80 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_ehr.v"
--file81 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_entropy_gen.v"
--file82 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_gtech_models.v"
--file83 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_lfsr_new.v"
--file84 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_line.v"
--file85 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_noise_gen.v"
--file86 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_pmf_table.v"
--file87 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_prng_top_wrap.v"
--file88 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_reg_file.v"
--file89 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rng_engine.v"
--file90 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rng_misc.v"
--file91 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rng_top.v"
--file92 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rng_top_wrap_unconnected.v"
--file93 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rosc.v"
--file94 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_rst_logic.v"
--file95 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_sample_cntr.v"
--file96 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_slave_bus_ifc.v"
--file97 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_sync.v"
--file98 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_tests_misc.v"
--file99 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_trng_top.v"
--file100 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_uart.v"
--file101 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_watchdog.v"
--file102 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_watchdog_defs.v"
--file103 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_apb_watchdog_frc.v"
--file104 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/cmsdk_iop_gpio.v"
--file105 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/CortexM1.v"
--file106 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/CortexM1Integration.v"
--file107 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/CortexM1IntegrationWrapper.v"
--file108 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/ddr3_1_4code.v"
--file109 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/DDR3_define.v"
--file110 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/ddr3_name.v"
--file111 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/ddr3_to_ahb_top.v"
--file112 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/DDR3_TOP.v"
--file113 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/dtcm.v"
--file114 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/Gowin_EMPU_M1_top.v"
--file115 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/GowinAhbExt.v"
--file116 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/GowinCM1AhbExt.v"
--file117 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/GowinCM1AhbExtWrapper.v"
--file118 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/gw_ahb_psram.v"
--file119 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/gw_apb_i2c.v"
--file120 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/gw_apb_int_wrapper.v"
--file121 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/gw_apb_sd.v"
--file122 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/gw_gpio.v"
--file123 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/InputStage.v"
--file124 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/itcm.v"
--file125 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/MatrixDecodeS0.v"
--file126 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/MatrixDecodeS1.v"
--file127 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/MatrixDecodeS2.v"
--file128 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputArb1.v"
--file129 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputArb2.v"
--file130 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputArb3.v"
--file131 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputStage1.v"
--file132 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputStage2.v"
--file133 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/OutputStage3.v"
--file134 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/p_sse050_interconnect_f0_ahb_to_apb.v"
--file135 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/p_sse050_interconnect_f0_apb_slave_mux.v"
--file136 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/psram_code.v"
--file137 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/psram_top.v"
--file138 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/rng_addr_params.v"
--file139 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/rng_cc_params.v"
--file140 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/rng_params.v"
--file141 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/Rtc.v"
--file142 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcApbif.v"
--file143 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcControl.v"
--file144 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcCounter.v"
--file145 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcInterrupt.v"
--file146 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcParams.v"
--file147 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcRevAnd.v"
--file148 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcSynctoPCLK.v"
--file149 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/RtcUpdate.v"
--file150 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/sse050_int_apb_decoder.v"
--file151 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/sse050_integration_peripherals.v"
--file152 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/sync_p2p.v"
--file153 "\C:/Gowin/Gowin_V1.9.8.09/IDE/ipcore/GOWIN_EMPU_M1/data/no_debug/triple_speed_mac_name.v"
--file154 "\D:/work/gowinproject/tn9_zx/tn9k_zxsp48_v04_hdmi_aud/src/gowin_empu_m1/temp/gw_empu_m1/cm1_option_defs.v"
--file155 "\D:/work/gowinproject/tn9_zx/tn9k_zxsp48_v04_hdmi_aud/src/gowin_empu_m1/temp/gw_empu_m1/ahb_option_defs.v"
--file156 "\D:/work/gowinproject/tn9_zx/tn9k_zxsp48_v04_hdmi_aud/src/gowin_empu_m1/temp/gw_empu_m1/can_parameter.vh"
--file157 "\D:/work/gowinproject/tn9_zx/tn9k_zxsp48_v04_hdmi_aud/src/gowin_empu_m1/temp/gw_empu_m1/triple_speed_mac_param.v"
--file158 "\D:/work/gowinproject/tn9_zx/tn9k_zxsp48_v04_hdmi_aud/src/gowin_empu_m1/temp/gw_empu_m1/triple_speed_mac_define.v"
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library gw1n;
use gw1n.components.all;

entity Gowin_EMPU_M1_Top is
port(
  LOCKUP :  out std_logic;
  UART0RXD :  in std_logic;
  UART0TXD :  out std_logic;
  APB1PADDR :  out std_logic_vector(31 downto 0);
  APB1PENABLE :  out std_logic;
  APB1PWRITE :  out std_logic;
  APB1PSTRB :  out std_logic_vector(3 downto 0);
  APB1PPROT :  out std_logic_vector(2 downto 0);
  APB1PWDATA :  out std_logic_vector(31 downto 0);
  APB1PSEL :  out std_logic;
  APB1PRDATA :  in std_logic_vector(31 downto 0);
  APB1PREADY :  in std_logic;
  APB1PSLVERR :  in std_logic;
  APB1PCLK :  out std_logic;
  APB1PRESET :  out std_logic;
  EXTFLASH0HRDATA :  in std_logic_vector(31 downto 0);
  EXTFLASH0HREADYOUT :  in std_logic;
  EXTFLASH0HRESP :  in std_logic_vector(1 downto 0);
  EXTFLASH0HTRANS :  out std_logic_vector(1 downto 0);
  EXTFLASH0HBURST :  out std_logic_vector(2 downto 0);
  EXTFLASH0HPROT :  out std_logic_vector(3 downto 0);
  EXTFLASH0HSIZE :  out std_logic_vector(2 downto 0);
  EXTFLASH0HWRITE :  out std_logic;
  EXTFLASH0HREADYMUX :  out std_logic;
  EXTFLASH0HMASTER :  out std_logic_vector(3 downto 0);
  EXTFLASH0HMASTLOCK :  out std_logic;
  EXTFLASH0HADDR :  out std_logic_vector(31 downto 0);
  EXTFLASH0HWDATA :  out std_logic_vector(31 downto 0);
  EXTFLASH0HSEL :  out std_logic;
  EXTFLASH0HCLK :  out std_logic;
  EXTFLASH0HRESET :  out std_logic;
  MOSI :  out std_logic;
  MISO :  in std_logic;
  SCLK :  out std_logic;
  NSS :  out std_logic;
  HCLK :  in std_logic;
  hwRstn :  in std_logic);
end Gowin_EMPU_M1_Top;
architecture beh of Gowin_EMPU_M1_Top is
  signal UART0RXD_d : std_logic ;
  signal APB1PREADY_d : std_logic ;
  signal APB1PSLVERR_d : std_logic ;
  signal EXTFLASH0HREADYOUT_d : std_logic ;
  signal MISO_d : std_logic ;
  signal EXTFLASH0HCLK_d : std_logic ;
  signal hwRstn_d : std_logic ;
  signal EXTFLASH0HRESET_d : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_fetch_phase : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second_ex_phase : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second32_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dsb : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ld_slow_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_primask_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_flags_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_control_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_c_flag_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pc_mask1_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_force_c_in_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_sp_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_n_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_c_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_v_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_first_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_bcc_first_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_load : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_mul_last_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mode_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_dp_tbit_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_inter_tbit_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_tbit : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_primask : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_last_instr_faulted_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_fptr_align_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_rst_fptr_align_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_taken_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mask_sp_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_int_fault_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n_flag_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_wf : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_mux : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_wf : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_mux : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_c : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_wf : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_au : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_v : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_w_u_fault : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_irack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_drack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dwack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_SYSRESETREQ_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_reset_sync : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_pend_tree_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_int_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_lockup_pend : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_dside : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_drack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_ack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_wfault : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_RegWrite : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_DataValid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHRESP : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_txint : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_rxint : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_UART0TXD_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_iroe : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itoe : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itrdy : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_irrdy : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_ie : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_sso : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_tmt : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_NSS_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PWRITE_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_roe : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_12 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_16 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_17 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT71 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT70 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT69 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT68 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT67 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT66 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT65 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT64 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT63 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT62 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT61 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT60 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT59 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT58 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT57 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT56 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT55 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT54 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT53 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT52 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT51 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT50 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT49 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT48 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT47 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT46 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT45 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT44 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT43 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT42 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT41 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT40 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT39 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT38 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT37 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT36 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT35 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT34 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT33 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT32 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_carry : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1152 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1152_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1153 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1153_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1154 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1154_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1155 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1155_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_Active0to1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_Active0to3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_Active0to5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_Active0to7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_Active0to9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_Active0to11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_Active0to13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_Active0to15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n672 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n674 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n675 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n676 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n677 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n678 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n679 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n690 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n692 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n693 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n694 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n695 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n696 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n697 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_19 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_22 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_23 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_Active0to2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_Active0to6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_Active0to10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_Active0to14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n708 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n710 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n711 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n712 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n713 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n714 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n715 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_25 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_27 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_17 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_17 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_Active0to4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_Active0to12 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_Active0to8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_29 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_31 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_33 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_35 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_Readyout0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_21 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_23 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_25 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_27 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ld_slow_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n73 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_fe : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_second32_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n817 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n818 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n819 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n820 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_c_in : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dreq_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_primask : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_first_phase_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_primask_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_control_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n179 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_ret_taken : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_fptr_align : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n339 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n353 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_mask_sp_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_hdf_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_en_itcm_wr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_rsel_ppb_reg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_irack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_drack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_ack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n378 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_reg_txd : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n681 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n687 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n162 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n386 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n429 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n430 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n431 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n432 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n433 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n434 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n435 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n436 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n709 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n716 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n742 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n765 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PENABLE_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_set : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n107 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d : std_logic ;
  signal n13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n778 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_35 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_37 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_39 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_41 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_iAddrInPort_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_iAddrInPort_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n_status_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_31 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_30 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_29 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_28 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_27 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_26 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_25 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_24 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_23 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_22 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_21 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_20 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_19 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_18 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_17 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_16 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_12 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n158 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n157 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n156 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n155 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n154 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n153 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n152 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n151 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n150 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n149 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n148 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n147 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n614 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n613 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n611 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n610 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n537 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_sp : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_43 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n478 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n477 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n475 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n311 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n310 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n308 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_txd : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHSEL : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_pend_set : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_pc_mask1_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_n64 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_n64 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_n59 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_n64 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_n59 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_n64 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_n48 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_reg_sel_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_xpsr_mask_ctl_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_we_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_12 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_shift_op_de_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4_57 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_59 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_62 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_68 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_11_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_44 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_45 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1_18 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_28 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_30 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_19 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_20 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_21 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1_18 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0_18 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_76 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_26 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1_25 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2_27 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3_27 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_53 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_46 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_47 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_46 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_46 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_46 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_3 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_22 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_23 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_0x_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_23 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_4 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_60 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_63 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_69 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_77 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_78 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_22 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_23 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1_30 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_48 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_49 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_5 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_5 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_24 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_18 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_20 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_21 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_22 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_inter_tbit : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_wr_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_13 : std_logic ;
  signal n8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_49 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_half_Z : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_overflow : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HWRITE_d : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_4 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_cycle_count_ex_2 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_de : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode_50 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_19 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_12 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_47 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_49 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_51 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_53 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_55 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_57 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_33 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n97 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n95 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_48 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_iAddrInPort_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_iAddrInPort_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_59 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_iAddrInPort_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_trans_valid : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n752 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_1 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_16 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_iAddrInPort_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n92 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_35 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_14 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_7 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24_6 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_overrun : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_13 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n108 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_11 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_9 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_16 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_17 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_13 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_15 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1_7 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_nxt_hreadyout : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_12 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dwack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_drack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_irack : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_loaded : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_SlaveSel : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_read_wait_done : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1161 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HSEL : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HREADYMUX : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_set : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3_9 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_1 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_0 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_tick_cnt_2 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt_8 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225_14 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_67 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0_65 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_69 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPortNext : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPortNext : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_11 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n314 : std_logic ;
  signal M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n390 : std_logic ;
  signal u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_NoPort : std_logic ;
  signal GND_0 : std_logic ;
  signal VCC_0 : std_logic ;
  signal APB1PRDATA_d : std_logic_vector(31 downto 0);
  signal EXTFLASH0HRDATA_d : std_logic_vector(31 downto 0);
  signal EXTFLASH0HRESP_d : std_logic_vector(0 downto 0);
  signal sysRstGen : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\ : std_logic_vector(15 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\ : std_logic_vector(15 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\ : std_logic_vector(15 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\ : std_logic_vector(15 downto 3);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_Z\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\ : std_logic_vector(8 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\ : std_logic_vector(8 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\ : std_logic_vector(10 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\ : std_logic_vector(7 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret\ : std_logic_vector(3 downto 3);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\ : std_logic_vector(31 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\ : std_logic_vector(31 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\ : std_logic_vector(30 downto 29);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\ : std_logic_vector(11 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\ : std_logic_vector(31 downto 31);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\ : std_logic_vector(31 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\ : std_logic_vector(1 downto 1);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/AHB1HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\ : std_logic_vector(15 downto 2);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\ : std_logic_vector(6 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\ : std_logic_vector(19 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\ : std_logic_vector(15 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\ : std_logic_vector(6 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\ : std_logic_vector(12 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\ : std_logic_vector(12 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\ : std_logic_vector(4 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\ : std_logic_vector(23 downto 2);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PPROT_d\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/AHB3HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/AHB2HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/AHB6HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/AHB4HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/AHB8HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/AHB9HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/AHB10HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/AHB11HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/AHB12HRESP\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/AHB5HRESP\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\ : std_logic_vector(5 downto 5);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\ : std_logic_vector(31 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\ : std_logic_vector(5 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\ : std_logic_vector(30 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\ : std_logic_vector(31 downto 31);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\ : std_logic_vector(30 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0_Z\ : std_logic_vector(31 downto 31);
  signal \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\ : std_logic_vector(31 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\ : std_logic_vector(2 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\ : std_logic_vector(15 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\ : std_logic_vector(15 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded\ : std_logic_vector(3 downto 3);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\ : std_logic_vector(8 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\ : std_logic_vector(8 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr\ : std_logic_vector(24 downto 24);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\ : std_logic_vector(31 downto 13);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\ : std_logic_vector(12 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\ : std_logic_vector(31 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt\ : std_logic_vector(4 downto 4);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\ : std_logic_vector(31 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1\ : std_logic_vector(3 downto 3);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0\ : std_logic_vector(3 downto 3);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\ : std_logic_vector(31 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\ : std_logic_vector(15 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\ : std_logic_vector(7 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo\ : std_logic_vector(2 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi\ : std_logic_vector(2 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\ : std_logic_vector(2 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\ : std_logic_vector(7 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\ : std_logic_vector(31 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\ : std_logic_vector(31 downto 8);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\ : std_logic_vector(7 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\ : std_logic_vector(3 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z\ : std_logic_vector(0 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\ : std_logic_vector(31 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\ : std_logic_vector(23 downto 2);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\ : std_logic_vector(15 downto 2);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\ : std_logic_vector(31 downto 16);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\ : std_logic_vector(3 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\ : std_logic_vector(3 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f\ : std_logic_vector(2 downto 2);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\ : std_logic_vector(1 downto 1);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0\ : std_logic_vector(1 downto 0);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\ : std_logic_vector(4 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x\ : std_logic_vector(0 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\ : std_logic_vector(1 downto 0);
  signal \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\ : std_logic_vector(31 downto 8);
  signal \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d\ : std_logic_vector(1 downto 1);
begin
UART0RXD_ibuf: IBUF
port map (
  O => UART0RXD_d,
  I => UART0RXD);
APB1PRDATA_0_ibuf: IBUF
port map (
  O => APB1PRDATA_d(0),
  I => APB1PRDATA(0));
APB1PRDATA_1_ibuf: IBUF
port map (
  O => APB1PRDATA_d(1),
  I => APB1PRDATA(1));
APB1PRDATA_2_ibuf: IBUF
port map (
  O => APB1PRDATA_d(2),
  I => APB1PRDATA(2));
APB1PRDATA_3_ibuf: IBUF
port map (
  O => APB1PRDATA_d(3),
  I => APB1PRDATA(3));
APB1PRDATA_4_ibuf: IBUF
port map (
  O => APB1PRDATA_d(4),
  I => APB1PRDATA(4));
APB1PRDATA_5_ibuf: IBUF
port map (
  O => APB1PRDATA_d(5),
  I => APB1PRDATA(5));
APB1PRDATA_6_ibuf: IBUF
port map (
  O => APB1PRDATA_d(6),
  I => APB1PRDATA(6));
APB1PRDATA_7_ibuf: IBUF
port map (
  O => APB1PRDATA_d(7),
  I => APB1PRDATA(7));
APB1PRDATA_8_ibuf: IBUF
port map (
  O => APB1PRDATA_d(8),
  I => APB1PRDATA(8));
APB1PRDATA_9_ibuf: IBUF
port map (
  O => APB1PRDATA_d(9),
  I => APB1PRDATA(9));
APB1PRDATA_10_ibuf: IBUF
port map (
  O => APB1PRDATA_d(10),
  I => APB1PRDATA(10));
APB1PRDATA_11_ibuf: IBUF
port map (
  O => APB1PRDATA_d(11),
  I => APB1PRDATA(11));
APB1PRDATA_12_ibuf: IBUF
port map (
  O => APB1PRDATA_d(12),
  I => APB1PRDATA(12));
APB1PRDATA_13_ibuf: IBUF
port map (
  O => APB1PRDATA_d(13),
  I => APB1PRDATA(13));
APB1PRDATA_14_ibuf: IBUF
port map (
  O => APB1PRDATA_d(14),
  I => APB1PRDATA(14));
APB1PRDATA_15_ibuf: IBUF
port map (
  O => APB1PRDATA_d(15),
  I => APB1PRDATA(15));
APB1PRDATA_16_ibuf: IBUF
port map (
  O => APB1PRDATA_d(16),
  I => APB1PRDATA(16));
APB1PRDATA_17_ibuf: IBUF
port map (
  O => APB1PRDATA_d(17),
  I => APB1PRDATA(17));
APB1PRDATA_18_ibuf: IBUF
port map (
  O => APB1PRDATA_d(18),
  I => APB1PRDATA(18));
APB1PRDATA_19_ibuf: IBUF
port map (
  O => APB1PRDATA_d(19),
  I => APB1PRDATA(19));
APB1PRDATA_20_ibuf: IBUF
port map (
  O => APB1PRDATA_d(20),
  I => APB1PRDATA(20));
APB1PRDATA_21_ibuf: IBUF
port map (
  O => APB1PRDATA_d(21),
  I => APB1PRDATA(21));
APB1PRDATA_22_ibuf: IBUF
port map (
  O => APB1PRDATA_d(22),
  I => APB1PRDATA(22));
APB1PRDATA_23_ibuf: IBUF
port map (
  O => APB1PRDATA_d(23),
  I => APB1PRDATA(23));
APB1PRDATA_24_ibuf: IBUF
port map (
  O => APB1PRDATA_d(24),
  I => APB1PRDATA(24));
APB1PRDATA_25_ibuf: IBUF
port map (
  O => APB1PRDATA_d(25),
  I => APB1PRDATA(25));
APB1PRDATA_26_ibuf: IBUF
port map (
  O => APB1PRDATA_d(26),
  I => APB1PRDATA(26));
APB1PRDATA_27_ibuf: IBUF
port map (
  O => APB1PRDATA_d(27),
  I => APB1PRDATA(27));
APB1PRDATA_28_ibuf: IBUF
port map (
  O => APB1PRDATA_d(28),
  I => APB1PRDATA(28));
APB1PRDATA_29_ibuf: IBUF
port map (
  O => APB1PRDATA_d(29),
  I => APB1PRDATA(29));
APB1PRDATA_30_ibuf: IBUF
port map (
  O => APB1PRDATA_d(30),
  I => APB1PRDATA(30));
APB1PRDATA_31_ibuf: IBUF
port map (
  O => APB1PRDATA_d(31),
  I => APB1PRDATA(31));
APB1PREADY_ibuf: IBUF
port map (
  O => APB1PREADY_d,
  I => APB1PREADY);
APB1PSLVERR_ibuf: IBUF
port map (
  O => APB1PSLVERR_d,
  I => APB1PSLVERR);
EXTFLASH0HRDATA_0_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(0),
  I => EXTFLASH0HRDATA(0));
EXTFLASH0HRDATA_1_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(1),
  I => EXTFLASH0HRDATA(1));
EXTFLASH0HRDATA_2_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(2),
  I => EXTFLASH0HRDATA(2));
EXTFLASH0HRDATA_3_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(3),
  I => EXTFLASH0HRDATA(3));
EXTFLASH0HRDATA_4_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(4),
  I => EXTFLASH0HRDATA(4));
EXTFLASH0HRDATA_5_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(5),
  I => EXTFLASH0HRDATA(5));
EXTFLASH0HRDATA_6_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(6),
  I => EXTFLASH0HRDATA(6));
EXTFLASH0HRDATA_7_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(7),
  I => EXTFLASH0HRDATA(7));
EXTFLASH0HRDATA_8_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(8),
  I => EXTFLASH0HRDATA(8));
EXTFLASH0HRDATA_9_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(9),
  I => EXTFLASH0HRDATA(9));
EXTFLASH0HRDATA_10_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(10),
  I => EXTFLASH0HRDATA(10));
EXTFLASH0HRDATA_11_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(11),
  I => EXTFLASH0HRDATA(11));
EXTFLASH0HRDATA_12_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(12),
  I => EXTFLASH0HRDATA(12));
EXTFLASH0HRDATA_13_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(13),
  I => EXTFLASH0HRDATA(13));
EXTFLASH0HRDATA_14_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(14),
  I => EXTFLASH0HRDATA(14));
EXTFLASH0HRDATA_15_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(15),
  I => EXTFLASH0HRDATA(15));
EXTFLASH0HRDATA_16_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(16),
  I => EXTFLASH0HRDATA(16));
EXTFLASH0HRDATA_17_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(17),
  I => EXTFLASH0HRDATA(17));
EXTFLASH0HRDATA_18_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(18),
  I => EXTFLASH0HRDATA(18));
EXTFLASH0HRDATA_19_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(19),
  I => EXTFLASH0HRDATA(19));
EXTFLASH0HRDATA_20_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(20),
  I => EXTFLASH0HRDATA(20));
EXTFLASH0HRDATA_21_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(21),
  I => EXTFLASH0HRDATA(21));
EXTFLASH0HRDATA_22_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(22),
  I => EXTFLASH0HRDATA(22));
EXTFLASH0HRDATA_23_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(23),
  I => EXTFLASH0HRDATA(23));
EXTFLASH0HRDATA_24_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(24),
  I => EXTFLASH0HRDATA(24));
EXTFLASH0HRDATA_25_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(25),
  I => EXTFLASH0HRDATA(25));
EXTFLASH0HRDATA_26_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(26),
  I => EXTFLASH0HRDATA(26));
EXTFLASH0HRDATA_27_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(27),
  I => EXTFLASH0HRDATA(27));
EXTFLASH0HRDATA_28_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(28),
  I => EXTFLASH0HRDATA(28));
EXTFLASH0HRDATA_29_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(29),
  I => EXTFLASH0HRDATA(29));
EXTFLASH0HRDATA_30_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(30),
  I => EXTFLASH0HRDATA(30));
EXTFLASH0HRDATA_31_ibuf: IBUF
port map (
  O => EXTFLASH0HRDATA_d(31),
  I => EXTFLASH0HRDATA(31));
EXTFLASH0HREADYOUT_ibuf: IBUF
port map (
  O => EXTFLASH0HREADYOUT_d,
  I => EXTFLASH0HREADYOUT);
EXTFLASH0HRESP_0_ibuf: IBUF
port map (
  O => EXTFLASH0HRESP_d(0),
  I => EXTFLASH0HRESP(0));
MISO_ibuf: IBUF
port map (
  O => MISO_d,
  I => MISO);
HCLK_ibuf: IBUF
port map (
  O => EXTFLASH0HCLK_d,
  I => HCLK);
hwRstn_ibuf: IBUF
port map (
  O => hwRstn_d,
  I => hwRstn);
LOCKUP_obuf: OBUF
port map (
  O => LOCKUP,
  I => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d);
UART0TXD_obuf: OBUF
port map (
  O => UART0TXD,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_UART0TXD_d);
APB1PADDR_0_obuf: OBUF
port map (
  O => APB1PADDR(0),
  I => GND_0);
APB1PADDR_1_obuf: OBUF
port map (
  O => APB1PADDR(1),
  I => GND_0);
APB1PADDR_2_obuf: OBUF
port map (
  O => APB1PADDR(2),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(2));
APB1PADDR_3_obuf: OBUF
port map (
  O => APB1PADDR(3),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(3));
APB1PADDR_4_obuf: OBUF
port map (
  O => APB1PADDR(4),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(4));
APB1PADDR_5_obuf: OBUF
port map (
  O => APB1PADDR(5),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(5));
APB1PADDR_6_obuf: OBUF
port map (
  O => APB1PADDR(6),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(6));
APB1PADDR_7_obuf: OBUF
port map (
  O => APB1PADDR(7),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(7));
APB1PADDR_8_obuf: OBUF
port map (
  O => APB1PADDR(8),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(8));
APB1PADDR_9_obuf: OBUF
port map (
  O => APB1PADDR(9),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(9));
APB1PADDR_10_obuf: OBUF
port map (
  O => APB1PADDR(10),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(10));
APB1PADDR_11_obuf: OBUF
port map (
  O => APB1PADDR(11),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(11));
APB1PADDR_12_obuf: OBUF
port map (
  O => APB1PADDR(12),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(12));
APB1PADDR_13_obuf: OBUF
port map (
  O => APB1PADDR(13),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(13));
APB1PADDR_14_obuf: OBUF
port map (
  O => APB1PADDR(14),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(14));
APB1PADDR_15_obuf: OBUF
port map (
  O => APB1PADDR(15),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(15));
APB1PADDR_16_obuf: OBUF
port map (
  O => APB1PADDR(16),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(16));
APB1PADDR_17_obuf: OBUF
port map (
  O => APB1PADDR(17),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(17));
APB1PADDR_18_obuf: OBUF
port map (
  O => APB1PADDR(18),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(18));
APB1PADDR_19_obuf: OBUF
port map (
  O => APB1PADDR(19),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(19));
APB1PADDR_20_obuf: OBUF
port map (
  O => APB1PADDR(20),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(20));
APB1PADDR_21_obuf: OBUF
port map (
  O => APB1PADDR(21),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(21));
APB1PADDR_22_obuf: OBUF
port map (
  O => APB1PADDR(22),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(22));
APB1PADDR_23_obuf: OBUF
port map (
  O => APB1PADDR(23),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(23));
APB1PADDR_24_obuf: OBUF
port map (
  O => APB1PADDR(24),
  I => GND_0);
APB1PADDR_25_obuf: OBUF
port map (
  O => APB1PADDR(25),
  I => GND_0);
APB1PADDR_26_obuf: OBUF
port map (
  O => APB1PADDR(26),
  I => GND_0);
APB1PADDR_27_obuf: OBUF
port map (
  O => APB1PADDR(27),
  I => GND_0);
APB1PADDR_28_obuf: OBUF
port map (
  O => APB1PADDR(28),
  I => GND_0);
APB1PADDR_29_obuf: OBUF
port map (
  O => APB1PADDR(29),
  I => GND_0);
APB1PADDR_30_obuf: OBUF
port map (
  O => APB1PADDR(30),
  I => GND_0);
APB1PADDR_31_obuf: OBUF
port map (
  O => APB1PADDR(31),
  I => GND_0);
APB1PENABLE_obuf: OBUF
port map (
  O => APB1PENABLE,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PENABLE_d);
APB1PWRITE_obuf: OBUF
port map (
  O => APB1PWRITE,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PWRITE_d);
APB1PSTRB_0_obuf: OBUF
port map (
  O => APB1PSTRB(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(0));
APB1PSTRB_1_obuf: OBUF
port map (
  O => APB1PSTRB(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(1));
APB1PSTRB_2_obuf: OBUF
port map (
  O => APB1PSTRB(2),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(2));
APB1PSTRB_3_obuf: OBUF
port map (
  O => APB1PSTRB(3),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(3));
APB1PPROT_0_obuf: OBUF
port map (
  O => APB1PPROT(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PPROT_d\(0));
APB1PPROT_1_obuf: OBUF
port map (
  O => APB1PPROT(1),
  I => GND_0);
APB1PPROT_2_obuf: OBUF
port map (
  O => APB1PPROT(2),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PPROT_d\(2));
APB1PWDATA_0_obuf: OBUF
port map (
  O => APB1PWDATA(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(0));
APB1PWDATA_1_obuf: OBUF
port map (
  O => APB1PWDATA(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(1));
APB1PWDATA_2_obuf: OBUF
port map (
  O => APB1PWDATA(2),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(2));
APB1PWDATA_3_obuf: OBUF
port map (
  O => APB1PWDATA(3),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(3));
APB1PWDATA_4_obuf: OBUF
port map (
  O => APB1PWDATA(4),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(4));
APB1PWDATA_5_obuf: OBUF
port map (
  O => APB1PWDATA(5),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(5));
APB1PWDATA_6_obuf: OBUF
port map (
  O => APB1PWDATA(6),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(6));
APB1PWDATA_7_obuf: OBUF
port map (
  O => APB1PWDATA(7),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(7));
APB1PWDATA_8_obuf: OBUF
port map (
  O => APB1PWDATA(8),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(8));
APB1PWDATA_9_obuf: OBUF
port map (
  O => APB1PWDATA(9),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(9));
APB1PWDATA_10_obuf: OBUF
port map (
  O => APB1PWDATA(10),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(10));
APB1PWDATA_11_obuf: OBUF
port map (
  O => APB1PWDATA(11),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(11));
APB1PWDATA_12_obuf: OBUF
port map (
  O => APB1PWDATA(12),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(12));
APB1PWDATA_13_obuf: OBUF
port map (
  O => APB1PWDATA(13),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(13));
APB1PWDATA_14_obuf: OBUF
port map (
  O => APB1PWDATA(14),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(14));
APB1PWDATA_15_obuf: OBUF
port map (
  O => APB1PWDATA(15),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(15));
APB1PWDATA_16_obuf: OBUF
port map (
  O => APB1PWDATA(16),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(16));
APB1PWDATA_17_obuf: OBUF
port map (
  O => APB1PWDATA(17),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(17));
APB1PWDATA_18_obuf: OBUF
port map (
  O => APB1PWDATA(18),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(18));
APB1PWDATA_19_obuf: OBUF
port map (
  O => APB1PWDATA(19),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(19));
APB1PWDATA_20_obuf: OBUF
port map (
  O => APB1PWDATA(20),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(20));
APB1PWDATA_21_obuf: OBUF
port map (
  O => APB1PWDATA(21),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(21));
APB1PWDATA_22_obuf: OBUF
port map (
  O => APB1PWDATA(22),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(22));
APB1PWDATA_23_obuf: OBUF
port map (
  O => APB1PWDATA(23),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(23));
APB1PWDATA_24_obuf: OBUF
port map (
  O => APB1PWDATA(24),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(24));
APB1PWDATA_25_obuf: OBUF
port map (
  O => APB1PWDATA(25),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(25));
APB1PWDATA_26_obuf: OBUF
port map (
  O => APB1PWDATA(26),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(26));
APB1PWDATA_27_obuf: OBUF
port map (
  O => APB1PWDATA(27),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(27));
APB1PWDATA_28_obuf: OBUF
port map (
  O => APB1PWDATA(28),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(28));
APB1PWDATA_29_obuf: OBUF
port map (
  O => APB1PWDATA(29),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(29));
APB1PWDATA_30_obuf: OBUF
port map (
  O => APB1PWDATA(30),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(30));
APB1PWDATA_31_obuf: OBUF
port map (
  O => APB1PWDATA(31),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(31));
APB1PSEL_obuf: OBUF
port map (
  O => APB1PSEL,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d);
APB1PCLK_obuf: OBUF
port map (
  O => APB1PCLK,
  I => EXTFLASH0HCLK_d);
APB1PRESET_obuf: OBUF
port map (
  O => APB1PRESET,
  I => EXTFLASH0HRESET_d);
EXTFLASH0HTRANS_0_obuf: OBUF
port map (
  O => EXTFLASH0HTRANS(0),
  I => GND_0);
EXTFLASH0HTRANS_1_obuf: OBUF
port map (
  O => EXTFLASH0HTRANS(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d\(1));
EXTFLASH0HBURST_0_obuf: OBUF
port map (
  O => EXTFLASH0HBURST(0),
  I => GND_0);
EXTFLASH0HBURST_1_obuf: OBUF
port map (
  O => EXTFLASH0HBURST(1),
  I => GND_0);
EXTFLASH0HBURST_2_obuf: OBUF
port map (
  O => EXTFLASH0HBURST(2),
  I => GND_0);
EXTFLASH0HPROT_0_obuf: OBUF
port map (
  O => EXTFLASH0HPROT(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d\(0));
EXTFLASH0HPROT_1_obuf: OBUF
port map (
  O => EXTFLASH0HPROT(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d\(1));
EXTFLASH0HPROT_2_obuf: OBUF
port map (
  O => EXTFLASH0HPROT(2),
  I => GND_0);
EXTFLASH0HPROT_3_obuf: OBUF
port map (
  O => EXTFLASH0HPROT(3),
  I => GND_0);
EXTFLASH0HSIZE_0_obuf: OBUF
port map (
  O => EXTFLASH0HSIZE(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d\(0));
EXTFLASH0HSIZE_1_obuf: OBUF
port map (
  O => EXTFLASH0HSIZE(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d\(1));
EXTFLASH0HSIZE_2_obuf: OBUF
port map (
  O => EXTFLASH0HSIZE(2),
  I => GND_0);
EXTFLASH0HWRITE_obuf: OBUF
port map (
  O => EXTFLASH0HWRITE,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HWRITE_d);
EXTFLASH0HREADYMUX_obuf: OBUF
port map (
  O => EXTFLASH0HREADYMUX,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d);
EXTFLASH0HMASTER_0_obuf: OBUF
port map (
  O => EXTFLASH0HMASTER(0),
  I => GND_0);
EXTFLASH0HMASTER_1_obuf: OBUF
port map (
  O => EXTFLASH0HMASTER(1),
  I => GND_0);
EXTFLASH0HMASTER_2_obuf: OBUF
port map (
  O => EXTFLASH0HMASTER(2),
  I => GND_0);
EXTFLASH0HMASTER_3_obuf: OBUF
port map (
  O => EXTFLASH0HMASTER(3),
  I => GND_0);
EXTFLASH0HMASTLOCK_obuf: OBUF
port map (
  O => EXTFLASH0HMASTLOCK,
  I => GND_0);
EXTFLASH0HADDR_0_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(0),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(0));
EXTFLASH0HADDR_1_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(1),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(1));
EXTFLASH0HADDR_2_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(2),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(2));
EXTFLASH0HADDR_3_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(3),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(3));
EXTFLASH0HADDR_4_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(4),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(4));
EXTFLASH0HADDR_5_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(5),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(5));
EXTFLASH0HADDR_6_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(6),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(6));
EXTFLASH0HADDR_7_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(7),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(7));
EXTFLASH0HADDR_8_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(8),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(8));
EXTFLASH0HADDR_9_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(9),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(9));
EXTFLASH0HADDR_10_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(10),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(10));
EXTFLASH0HADDR_11_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(11),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(11));
EXTFLASH0HADDR_12_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(12),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(12));
EXTFLASH0HADDR_13_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(13),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(13));
EXTFLASH0HADDR_14_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(14),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(14));
EXTFLASH0HADDR_15_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(15),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(15));
EXTFLASH0HADDR_16_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(16),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(16));
EXTFLASH0HADDR_17_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(17),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(17));
EXTFLASH0HADDR_18_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(18),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(18));
EXTFLASH0HADDR_19_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(19),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(19));
EXTFLASH0HADDR_20_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(20),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(20));
EXTFLASH0HADDR_21_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(21),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(21));
EXTFLASH0HADDR_22_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(22),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(22));
EXTFLASH0HADDR_23_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(23),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(23));
EXTFLASH0HADDR_24_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(24),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(24));
EXTFLASH0HADDR_25_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(25),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(25));
EXTFLASH0HADDR_26_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(26),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(26));
EXTFLASH0HADDR_27_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(27),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(27));
EXTFLASH0HADDR_28_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(28),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(28));
EXTFLASH0HADDR_29_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(29),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(29));
EXTFLASH0HADDR_30_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(30),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(30));
EXTFLASH0HADDR_31_obuf: OBUF
port map (
  O => EXTFLASH0HADDR(31),
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(31));
EXTFLASH0HWDATA_0_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(0),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_0);
EXTFLASH0HWDATA_1_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(1),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_1);
EXTFLASH0HWDATA_2_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(2),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_2);
EXTFLASH0HWDATA_3_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(3),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_3);
EXTFLASH0HWDATA_4_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(4),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_4);
EXTFLASH0HWDATA_5_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(5),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_5);
EXTFLASH0HWDATA_6_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(6),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_6);
EXTFLASH0HWDATA_7_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(7),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_7);
EXTFLASH0HWDATA_8_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(8),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_8);
EXTFLASH0HWDATA_9_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(9),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_9);
EXTFLASH0HWDATA_10_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(10),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_10);
EXTFLASH0HWDATA_11_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(11),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_11);
EXTFLASH0HWDATA_12_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(12),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_12);
EXTFLASH0HWDATA_13_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(13),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_13);
EXTFLASH0HWDATA_14_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(14),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_14);
EXTFLASH0HWDATA_15_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(15),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_15);
EXTFLASH0HWDATA_16_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(16),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_16);
EXTFLASH0HWDATA_17_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(17),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_17);
EXTFLASH0HWDATA_18_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(18),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_18);
EXTFLASH0HWDATA_19_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(19),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_19);
EXTFLASH0HWDATA_20_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(20),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_20);
EXTFLASH0HWDATA_21_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(21),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_21);
EXTFLASH0HWDATA_22_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(22),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_22);
EXTFLASH0HWDATA_23_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(23),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_23);
EXTFLASH0HWDATA_24_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(24),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_24);
EXTFLASH0HWDATA_25_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(25),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_25);
EXTFLASH0HWDATA_26_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(26),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_26);
EXTFLASH0HWDATA_27_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(27),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_27);
EXTFLASH0HWDATA_28_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(28),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_28);
EXTFLASH0HWDATA_29_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(29),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_29);
EXTFLASH0HWDATA_30_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(30),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_30);
EXTFLASH0HWDATA_31_obuf: OBUF
port map (
  O => EXTFLASH0HWDATA(31),
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_31);
EXTFLASH0HSEL_obuf: OBUF
port map (
  O => EXTFLASH0HSEL,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_12);
EXTFLASH0HCLK_obuf: OBUF
port map (
  O => EXTFLASH0HCLK,
  I => EXTFLASH0HCLK_d);
EXTFLASH0HRESET_obuf: OBUF
port map (
  O => EXTFLASH0HRESET,
  I => EXTFLASH0HRESET_d);
MOSI_obuf: OBUF
port map (
  O => MOSI,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI_d);
SCLK_obuf: OBUF
port map (
  O => SCLK,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d);
NSS_obuf: OBUF
port map (
  O => NSS,
  I => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_NSS_d);
sysRstGen_2_s0: DFFR
generic map (
  INIT => '0'
)
port map (
  Q => sysRstGen(2),
  D => sysRstGen(1),
  CLK => EXTFLASH0HCLK_d,
  RESET => n8);
sysRstGen_1_s0: DFFR
generic map (
  INIT => '0'
)
port map (
  Q => sysRstGen(1),
  D => sysRstGen(0),
  CLK => EXTFLASH0HCLK_d,
  RESET => n8);
sysRstGen_0_s0: DFF
generic map (
  INIT => '0'
)
port map (
  Q => sysRstGen(0),
  D => n13,
  CLK => EXTFLASH0HCLK_d);
sysRstGen_3_s0: DFFR
generic map (
  INIT => '0'
)
port map (
  Q => EXTFLASH0HRESET_d,
  D => sysRstGen(2),
  CLK => EXTFLASH0HCLK_d,
  RESET => n8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/int_rack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/hi_pre_fetch_addr_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_1,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ld_slow_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ifetch_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_fetch_phase,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second_ex_phase_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second_ex_phase,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n73,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault0_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault0,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_fe,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_fault1_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault1,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_fe,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_13_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_10_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_9_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_8_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_4_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branch_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de_6,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_7,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de_6,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de_6,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/second32_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second32_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_second32_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/any_dsb_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dsb,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_data_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ld_slow_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ld_slow_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ld_slow_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_primask_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_primask_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_primask_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_flags_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_flags_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_control_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_control_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_control_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(3),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(3),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(2),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_imm_ex_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_r_list_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_byte_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ls_half_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/use_c_flag_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_c_flag_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_13,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_a_use_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/au_b_use_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex2_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex2,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_mask1_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pc_mask1_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_pc_mask1_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rd_mux_a_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_byte_wb_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/se_half_wb_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_half_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_byte_wb_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ze_half_wb_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/invert_b_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/force_c_in_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_force_c_in_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/zero_a_ex_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(3),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n817,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(2),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n818,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n819,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n820,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(3),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(2),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_3_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_2_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(2),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_0_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_sp_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_sp_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_phase_ex_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_phase_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_n_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_n_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_c_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_c_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_update_v_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_v_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_first_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_first_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/bcc_first_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_bcc_first_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/branching_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first_pop_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_d_phase_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_d_done_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex_6,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_load_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_load,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_rd_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/dreq_wr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_write_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/i_nxt_mul_last_phase_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_mul_last_phase_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_first_phase_ex_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_uncond_phase_ex_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(4),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mode_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mode_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode_50,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_6,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_1_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0_0_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/force_ipsr_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_ret_taken,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_tbit_reg_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_dp_tbit_reg,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/inter_tbit_reg_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_inter_tbit_reg,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_inter_tbit,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_tbit_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_tbit,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/primask_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_primask,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_primask,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/last_instr_faulted_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_last_instr_faulted_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/fptr_align_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_fptr_align_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_fptr_align,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n339,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n353,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_sp,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/rst_fptr_align_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_rst_fptr_align_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_de_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_de,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_de_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_rst_fptr_align_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_de,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_taken_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_taken_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n179,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mask_sp_ex_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_mask_sp_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/int_fault_ex_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_int_fault_ex,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s0\: DFFPE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  D => GND_0,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code_6,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n_flag_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n_flag_Z,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_wf_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_wf,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_mux,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_z_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_wf_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_wf,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/c_flag_mux_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_mux,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_c_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_c,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_wf_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_wf,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/v_flag_au_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_au,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_overflow,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/sel_wf_v_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_v,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_ex_Z,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_30_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_29_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_28_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_27_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_26_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_25_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_24_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_23_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_22_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_21_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_20_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_19_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_18_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_17_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_16_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_15_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_14_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_13_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_12_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_11_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_10_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_9_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_8_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_7_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_6_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_5_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_4_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_3_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_2_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_1_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_1,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_31_s0\: DFFPE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_2_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(2),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(1),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_0_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(0),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_3_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(3),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_2_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(2),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_1_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(1),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(0),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_3_s0\: DFF
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(3),
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_30_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(30),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_29_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(29),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_28_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(28),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_27_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(27),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_26_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(26),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_25_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(25),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_24_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(24),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_23_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(23),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_22_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(22),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_21_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(21),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_20_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(20),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_19_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(19),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_18_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(18),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_17_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(17),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_16_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(16),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_15_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(15),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_14_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(14),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_13_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(13),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_12_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(12),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_11_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(11),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_10_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(10),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_9_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(9),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_8_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(8),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_7_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(7),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_6_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(6),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_5_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(5),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_4_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_3_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_2_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_4_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_3_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_2_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_ex2_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_ex2_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3_31_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(31),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/w_u_fault_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_w_u_fault,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_30_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(30),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg_29_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(29),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/irack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_irack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_irack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_drack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_drack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dwack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dwack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dwack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_wr_en_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_wr_en,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_11_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_10_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_9_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_8_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_7_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_6_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_5_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_4_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_3_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q_2_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_31_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(31),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_30_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(18),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_29_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(16),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_24_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(14),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_9_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(9),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_7_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(7),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_6_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(6),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_4_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_3_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATA_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en\(0),
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_lvl_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en\(0),
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/SYSRESETREQ_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_SYSRESETREQ_Z,
  D => VCC_0,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_1_s0\: DFFRE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_en_itcm_wr,
  RESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_reset_sync);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_0_s0\: DFFRE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_en_itcm_wr,
  RESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_reset_sync);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_ahb_rd_en_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_13,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/reset_sync_s0\: DFFP
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_reset_sync,
  D => GND_0,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_0_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0\(0),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_pend2_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend2,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend1,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_1_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1\(1),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2_0_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1\(0),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_tree_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_pend_tree_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend2,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_1_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1\(3),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_0_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0\(3),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_irq1_0_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend1,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1_1_s0\: DFFP
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl1\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0\(1),
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_hdf_actv_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_hdf_actv,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_int_actv,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/lockup_pend_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_lockup_pend,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_nmi_actv_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_10,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\(1),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_11,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_dside_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dreq_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_write_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_reg_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_reg,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_reg_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb_reg,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_rsel_ppb_reg,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_reg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_dside_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_dside,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_write_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/dsel_ppb_s0\: DFFCE
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_irack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_irack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_drack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_drack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_drack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_ack_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_ack,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_ack,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hsize_1_0_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_31_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_30_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_29_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_28_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_27_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_26_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_25_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_24_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_23_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_22_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_21_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_20_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_19_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_18_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_17_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_16_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_15_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_14_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_13_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_12_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_11_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_10_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_9_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_8_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_7_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_6_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_5_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_4_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_3_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_2_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_1_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_0_s0\: DFFCE
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/wdata\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_31_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(31),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_30_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(30),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_29_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(29),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_28_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(28),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_27_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(27),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_26_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(26),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_25_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(25),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_24_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(24),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_23_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(23),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_22_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(22),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_21_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(21),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_20_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(20),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_19_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(19),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_18_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(18),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_17_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(17),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_16_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(16),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_15_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(15),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_14_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(14),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_13_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(13),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_12_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(12),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_11_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(11),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_10_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(10),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_9_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(9),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_8_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(8),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_7_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(7),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_6_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(6),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_5_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(5),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_4_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_3_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_2_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_1_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_0_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_rfault_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault_6,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/i_biu_wfault_s0\: DFFC
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_wfault,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg_31_s0\: DFFC
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(31),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_31_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(31),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(31),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_30_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(30),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_29_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(29),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(29),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_28_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(28),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(28),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_27_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(27),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_26_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(26),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(26),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_25_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(25),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_24_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(24),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_23_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(23),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_22_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(22),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_21_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(21),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_20_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_19_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(19),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_18_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(18),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_17_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(17),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_16_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(16),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_15_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(15),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_14_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(14),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_13_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(13),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(12),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_11_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(11),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(10),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(9),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(8),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(7),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(6),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(5),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(4),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(3),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(2),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegWrite_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_RegWrite,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(1),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(0),
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(1),
  D => VCC_0,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(0),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/DataValid_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_DataValid,
  D => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_7,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_n64,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_iAddrInPort_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_7,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_n64,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_iAddrInPort_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_8,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_n59,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_iAddrInPort_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_n64,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_iAddrInPort_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_11,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_9,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_n59,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_iAddrInPort_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_12,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_n64,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_iAddrInPort_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_11,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/SlaveSel_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HREADYMUX,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/iNoPort_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HREADYMUX,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HRESP_0_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHRESP,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid_6,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/AHB1HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(14),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_11_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(13),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(12),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(11),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(10),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(9),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(8),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/wr_reg_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_2_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_2,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_1_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg_0_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/addr_reg_13_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(15),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_overrun,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_19_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(19),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_18_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(18),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_17_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(17),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_16_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(16),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_15_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(15),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_14_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(14),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_13_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(13),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(12),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_11_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(11),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(10),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(9),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(8),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_15_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(15),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_14_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(14),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_13_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(13),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(12),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_11_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(11),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(9),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_tick_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n378,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_buf_full_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_7,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_1_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_1,
  D => UART0RXD_d,
  CLK => EXTFLASH0HCLK_d,
  CE => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_sync_2_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_2,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_1,
  CLK => EXTFLASH0HCLK_d,
  CE => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_2_s0\: DFFPE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_1_s0\: DFFPE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf_0_s0\: DFFPE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxd_sync_2,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_buf\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txintr_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_txint,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n681,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rxintr_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_rxint,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n687,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_txd_s0\: DFFPE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_UART0TXD_d,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_txd,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_reg_txd,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw04_cs_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90_6,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw08_cs_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n92,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw0c_cs_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n95,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw10_cs_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n97,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_wr_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_8,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rd_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n108,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(12),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(12),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(10),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(10),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(9),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(9),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(8),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(8),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_7_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(7),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_6_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_5_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_4_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_3_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_2_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_1_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data_0_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_dir_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpha_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_cpol_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_iroe_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_iroe,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itoe_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itoe,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_itrdy_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itrdy,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_irrdy_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_irrdy,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ie_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_ie,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_sso_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_sso,
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(12),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n308,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(10),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n310,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(9),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n311,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(8),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/latch_s_data\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n386,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n429,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n430,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n431,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n432,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n433,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n434,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n435,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n436,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_rx_latch_flag,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n475,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n477,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n478,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_2_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_1_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status_0_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_tmt_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_tmt,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n778,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/dw00_cs_s0\: DFFC
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/NSS_0_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_NSS_d,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n390,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_20_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(22),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(22),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_19_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(21),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(21),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_18_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(20),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(20),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_17_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(19),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(19),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_16_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(18),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(18),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_15_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(17),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(17),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_14_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(16),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(16),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_13_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(15),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(15),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_12_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(14),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(14),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_11_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(13),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(13),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_10_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(12),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(12),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_9_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(11),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(11),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_8_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(10),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(10),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_7_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(9),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(9),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_6_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(8),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(8),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_5_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(7),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(7),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_4_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(6),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(6),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(5),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(5),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(4),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(4),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/wr_reg_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PWRITE_d,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PPROT_d\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pprot_reg_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PPROT_d\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_3_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(3),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_2_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(2),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_1_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_reg_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PSTRB_d\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_reg_s0\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_set,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n107,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_2_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_2,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_1_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg_0_s0\: DFFC
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/addr_reg_21_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(23),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(23),
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/AHB3HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/AHB2HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/AHB6HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/AHB4HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/AHB8HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/AHB9HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/AHB10HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/AHB11HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/AHB12HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HRESP_0_s0\: DFFCE
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/AHB5HRESP\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_trans_valid,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/HREADYOUT_s0\: DFFP
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_nxt_hreadyout,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n314,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\(5),
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_pend_set,
  CLK => EXTFLASH0HCLK_d,
  CE => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_0,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(31),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n147,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_30_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(30),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n148,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_29_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(29),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n149,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_28_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(28),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n150,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_27_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(27),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n151,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_26_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(26),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n152,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_25_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(25),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n153,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_24_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(24),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n154,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_23_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(23),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n155,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_22_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(22),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n156,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_21_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(21),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n157,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_20_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(20),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n158,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(19),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(18),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(17),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(16),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(15),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(14),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(13),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(12),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(11),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(10),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(9),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(8),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n162,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n610,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n611,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n613,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n614,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_9,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI_d,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n708,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n709,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n710,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n711,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n712,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n713,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n714,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n715,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n716,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s1\: DFFPE
generic map (
  INIT => '1'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n742,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy_10,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n752,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy_8,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_roe_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_roe,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n765,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(31),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_30_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(30),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_29_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(29),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_28_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(28),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_27_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(27),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_26_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(26),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_25_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(25),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_24_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(24),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_23_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(23),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_22_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(22),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_21_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(21),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_20_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(20),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(19),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(18),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(17),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(16),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(15),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(14),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(13),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(12),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(11),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(10),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(9),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(8),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(7),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(6),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(5),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(4),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s8\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267,
  COUT => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_12,
  I0 => VCC_0,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(0),
  I3 => GND_0,
  CIN => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s9\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_13,
  COUT => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_14,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(1),
  I3 => GND_0,
  CIN => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_12);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s10\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_15,
  COUT => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_16,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(2),
  I3 => GND_0,
  CIN => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_14);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n267_s11\: ALU
generic map (
  ALU_MODE => 1
)
port map (
  SUM => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_17,
  COUT => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_18,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(3),
  I3 => GND_0,
  CIN => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3 downto 0),
  DI(3 downto 2) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(3 downto 2),
  DI(1 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata\(1 downto 0),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7 downto 4),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(7 downto 4),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11 downto 8),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(11 downto 8),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15 downto 12),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(15 downto 12),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19 downto 16),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(19 downto 16),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23 downto 20),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(23 downto 20),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27 downto 24),
  DI(3 downto 1) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(27 downto 25),
  DI(0) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit,
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s\: RAM16SDP4
port map (
  DO(3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  DO(2 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30 downto 28),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(31 downto 28),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3 downto 0),
  DI(3 downto 2) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(3 downto 2),
  DI(1 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata\(1 downto 0),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_1_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7 downto 4),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(7 downto 4),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_2_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(11 downto 8),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(11 downto 8),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_3_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(15 downto 12),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(15 downto 12),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_4_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(19 downto 16),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(19 downto 16),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_5_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(23 downto 20),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(23 downto 20),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_6_s0\: RAM16SDP4
port map (
  DO(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(27 downto 24),
  DI(3 downto 1) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(27 downto 25),
  DI(0) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit,
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_7_s0\: RAM16SDP4
port map (
  DO(3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0_Z\(31),
  DO(2 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(30 downto 28),
  DI(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(31 downto 28),
  WAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3 downto 0),
  RAD(3 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex\(3 downto 0),
  WRE => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  CLK => EXTFLASH0HCLK_d);
\M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s\: SP
generic map (
  BIT_WIDTH => 8,
  BLK_SEL => "000",
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  WRITE_MODE => "10"
)
port map (
  DO(31) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO31,
  DO(30) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO30,
  DO(29) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO29,
  DO(28) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO28,
  DO(27) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO27,
  DO(26) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO26,
  DO(25) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO25,
  DO(24) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO24,
  DO(23) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO23,
  DO(22) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO22,
  DO(21) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO21,
  DO(20) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO20,
  DO(19) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO19,
  DO(18) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO18,
  DO(17) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO17,
  DO(16) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO16,
  DO(15) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO15,
  DO(14) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO14,
  DO(13) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO13,
  DO(12) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO12,
  DO(11) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO11,
  DO(10) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO10,
  DO(9) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO9,
  DO(8) => M1_inst_u_CortexM1Integration_u_dtcm_mem3_mem3_0_0_0_DO8,
  DO(7 downto 0) => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(31 downto 24),
  DI(31) => GND_0,
  DI(30) => GND_0,
  DI(29) => GND_0,
  DI(28) => GND_0,
  DI(27) => GND_0,
  DI(26) => GND_0,
  DI(25) => GND_0,
  DI(24) => GND_0,
  DI(23) => GND_0,
  DI(22) => GND_0,
  DI(21) => GND_0,
  DI(20) => GND_0,
  DI(19) => GND_0,
  DI(18) => GND_0,
  DI(17) => GND_0,
  DI(16) => GND_0,
  DI(15) => GND_0,
  DI(14) => GND_0,
  DI(13) => GND_0,
  DI(12) => GND_0,
  DI(11) => GND_0,
  DI(10) => GND_0,
  DI(9) => GND_0,
  DI(8) => GND_0,
  DI(7 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(31 downto 24),
  BLKSEL(2) => GND_0,
  BLKSEL(1) => GND_0,
  BLKSEL(0) => GND_0,
  AD(13 downto 3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12 downto 2),
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => GND_0,
  WRE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(3),
  CLK => EXTFLASH0HCLK_d,
  CE => VCC_0,
  OCE => GND_0,
  RESET => GND_0);
\M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s\: SP
generic map (
  BIT_WIDTH => 8,
  BLK_SEL => "000",
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  WRITE_MODE => "10"
)
port map (
  DO(31) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO31,
  DO(30) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO30,
  DO(29) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO29,
  DO(28) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO28,
  DO(27) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO27,
  DO(26) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO26,
  DO(25) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO25,
  DO(24) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO24,
  DO(23) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO23,
  DO(22) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO22,
  DO(21) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO21,
  DO(20) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO20,
  DO(19) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO19,
  DO(18) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO18,
  DO(17) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO17,
  DO(16) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO16,
  DO(15) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO15,
  DO(14) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO14,
  DO(13) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO13,
  DO(12) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO12,
  DO(11) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO11,
  DO(10) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO10,
  DO(9) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO9,
  DO(8) => M1_inst_u_CortexM1Integration_u_dtcm_mem2_mem2_0_0_0_DO8,
  DO(7 downto 0) => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(23 downto 16),
  DI(31) => GND_0,
  DI(30) => GND_0,
  DI(29) => GND_0,
  DI(28) => GND_0,
  DI(27) => GND_0,
  DI(26) => GND_0,
  DI(25) => GND_0,
  DI(24) => GND_0,
  DI(23) => GND_0,
  DI(22) => GND_0,
  DI(21) => GND_0,
  DI(20) => GND_0,
  DI(19) => GND_0,
  DI(18) => GND_0,
  DI(17) => GND_0,
  DI(16) => GND_0,
  DI(15) => GND_0,
  DI(14) => GND_0,
  DI(13) => GND_0,
  DI(12) => GND_0,
  DI(11) => GND_0,
  DI(10) => GND_0,
  DI(9) => GND_0,
  DI(8) => GND_0,
  DI(7 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(23 downto 16),
  BLKSEL(2) => GND_0,
  BLKSEL(1) => GND_0,
  BLKSEL(0) => GND_0,
  AD(13 downto 3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12 downto 2),
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => GND_0,
  WRE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(2),
  CLK => EXTFLASH0HCLK_d,
  CE => VCC_0,
  OCE => GND_0,
  RESET => GND_0);
\M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s\: SP
generic map (
  BIT_WIDTH => 8,
  BLK_SEL => "000",
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  WRITE_MODE => "10"
)
port map (
  DO(31) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO31,
  DO(30) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO30,
  DO(29) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO29,
  DO(28) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO28,
  DO(27) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO27,
  DO(26) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO26,
  DO(25) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO25,
  DO(24) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO24,
  DO(23) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO23,
  DO(22) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO22,
  DO(21) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO21,
  DO(20) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO20,
  DO(19) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO19,
  DO(18) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO18,
  DO(17) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO17,
  DO(16) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO16,
  DO(15) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO15,
  DO(14) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO14,
  DO(13) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO13,
  DO(12) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO12,
  DO(11) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO11,
  DO(10) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO10,
  DO(9) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO9,
  DO(8) => M1_inst_u_CortexM1Integration_u_dtcm_mem1_mem1_0_0_0_DO8,
  DO(7 downto 0) => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(15 downto 8),
  DI(31) => GND_0,
  DI(30) => GND_0,
  DI(29) => GND_0,
  DI(28) => GND_0,
  DI(27) => GND_0,
  DI(26) => GND_0,
  DI(25) => GND_0,
  DI(24) => GND_0,
  DI(23) => GND_0,
  DI(22) => GND_0,
  DI(21) => GND_0,
  DI(20) => GND_0,
  DI(19) => GND_0,
  DI(18) => GND_0,
  DI(17) => GND_0,
  DI(16) => GND_0,
  DI(15) => GND_0,
  DI(14) => GND_0,
  DI(13) => GND_0,
  DI(12) => GND_0,
  DI(11) => GND_0,
  DI(10) => GND_0,
  DI(9) => GND_0,
  DI(8) => GND_0,
  DI(7 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(15 downto 8),
  BLKSEL(2) => GND_0,
  BLKSEL(1) => GND_0,
  BLKSEL(0) => GND_0,
  AD(13 downto 3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12 downto 2),
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => GND_0,
  WRE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(1),
  CLK => EXTFLASH0HCLK_d,
  CE => VCC_0,
  OCE => GND_0,
  RESET => GND_0);
\M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s\: SP
generic map (
  BIT_WIDTH => 8,
  BLK_SEL => "000",
  READ_MODE => '0',
  RESET_MODE => "SYNC",
  WRITE_MODE => "10"
)
port map (
  DO(31) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO31,
  DO(30) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO30,
  DO(29) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO29,
  DO(28) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO28,
  DO(27) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO27,
  DO(26) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO26,
  DO(25) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO25,
  DO(24) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO24,
  DO(23) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO23,
  DO(22) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO22,
  DO(21) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO21,
  DO(20) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO20,
  DO(19) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO19,
  DO(18) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO18,
  DO(17) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO17,
  DO(16) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO16,
  DO(15) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO15,
  DO(14) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO14,
  DO(13) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO13,
  DO(12) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO12,
  DO(11) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO11,
  DO(10) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO10,
  DO(9) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO9,
  DO(8) => M1_inst_u_CortexM1Integration_u_dtcm_mem0_mem0_0_0_0_DO8,
  DO(7 downto 0) => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(7 downto 0),
  DI(31) => GND_0,
  DI(30) => GND_0,
  DI(29) => GND_0,
  DI(28) => GND_0,
  DI(27) => GND_0,
  DI(26) => GND_0,
  DI(25) => GND_0,
  DI(24) => GND_0,
  DI(23) => GND_0,
  DI(22) => GND_0,
  DI(21) => GND_0,
  DI(20) => GND_0,
  DI(19) => GND_0,
  DI(18) => GND_0,
  DI(17) => GND_0,
  DI(16) => GND_0,
  DI(15) => GND_0,
  DI(14) => GND_0,
  DI(13) => GND_0,
  DI(12) => GND_0,
  DI(11) => GND_0,
  DI(10) => GND_0,
  DI(9) => GND_0,
  DI(8) => GND_0,
  DI(7 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(7 downto 0),
  BLKSEL(2) => GND_0,
  BLKSEL(1) => GND_0,
  BLKSEL(0) => GND_0,
  AD(13 downto 3) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12 downto 2),
  AD(2) => GND_0,
  AD(1) => GND_0,
  AD(0) => GND_0,
  WRE => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(0),
  CLK => EXTFLASH0HCLK_d,
  CE => VCC_0,
  OCE => GND_0,
  RESET => GND_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_102_s2\: MULT36X36
generic map (
  AREG => '1',
  ASIGN_REG => '0',
  BREG => '1',
  BSIGN_REG => '0',
  MULT_RESET_MODE => "ASYNC",
  OUT0_REG => '1',
  OUT1_REG => '0',
  PIPE_REG => '0'
)
port map (
  DOUT(71) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT71,
  DOUT(70) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT70,
  DOUT(69) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT69,
  DOUT(68) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT68,
  DOUT(67) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT67,
  DOUT(66) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT66,
  DOUT(65) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT65,
  DOUT(64) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT64,
  DOUT(63) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT63,
  DOUT(62) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT62,
  DOUT(61) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT61,
  DOUT(60) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT60,
  DOUT(59) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT59,
  DOUT(58) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT58,
  DOUT(57) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT57,
  DOUT(56) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT56,
  DOUT(55) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT55,
  DOUT(54) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT54,
  DOUT(53) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT53,
  DOUT(52) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT52,
  DOUT(51) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT51,
  DOUT(50) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT50,
  DOUT(49) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT49,
  DOUT(48) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT48,
  DOUT(47) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT47,
  DOUT(46) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT46,
  DOUT(45) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT45,
  DOUT(44) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT44,
  DOUT(43) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT43,
  DOUT(42) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT42,
  DOUT(41) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT41,
  DOUT(40) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT40,
  DOUT(39) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT39,
  DOUT(38) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT38,
  DOUT(37) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT37,
  DOUT(36) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT36,
  DOUT(35) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT35,
  DOUT(34) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT34,
  DOUT(33) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT33,
  DOUT(32) => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_mult_102_3_DOUT32,
  DOUT(31 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(31 downto 0),
  A(35) => GND_0,
  A(34) => GND_0,
  A(33) => GND_0,
  A(32) => GND_0,
  A(31) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  A(30 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30 downto 0),
  B(35) => GND_0,
  B(34) => GND_0,
  B(33) => GND_0,
  B(32) => GND_0,
  B(31) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0_Z\(31),
  B(30 downto 0) => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(30 downto 0),
  ASIGN => GND_0,
  BSIGN => GND_0,
  CLK => EXTFLASH0HCLK_d,
  CE => VCC_0,
  RESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_0_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(0),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_67,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0,
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_c_in);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_1_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(1),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi\(1),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset_2_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(2),
  COUT => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi\(2),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_r_list_add_r_list_offset_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_0_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(0),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_1_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(1),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(2),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(2),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(3),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(3),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(4),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(4),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_3);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(5),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(5),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(6),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(6),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(7),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(7),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(8),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(8),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(9),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(9),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(10),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(10),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(11),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(11),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(12),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(12),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(13),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(13),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(14),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(14),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(15),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(15),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(16),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(16),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(17),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(17),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(18),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(18),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(19),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(19),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(20),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(20),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_19);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(21),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(21),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(22),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(22),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_21);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(23),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_23,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(23),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_22);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(24),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_24,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(24),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_23);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(25),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_25,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(25),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_24);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(26),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_26,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(26),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_25);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(27),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_27,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(27),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_26);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(28),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_28,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(28),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_27);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(29),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_28);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_30,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(30),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_31_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_carry,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(31),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_out_30);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SCLK_s1\: DFFCE
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_6,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s3\: DFFNCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n537,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n_status_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3\: DFFNCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n_status_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3\: DFFNCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539,
  CLK => EXTFLASH0HCLK_d,
  CE => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n_status_1,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1152_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1152,
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1152_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(0),
  I3 => GND_0,
  CIN => GND_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1153_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1153,
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1153_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(1),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1152_3);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1154_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1154,
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1154_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(2),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1153_3);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1155_s0\: ALU
generic map (
  ALU_MODE => 3
)
port map (
  SUM => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1155,
  COUT => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1155_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(3),
  I3 => GND_0,
  CIN => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1154_3);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_Active0to1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s7\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_Active0to3,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s8\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_Active0to5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s9\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_Active0to7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s10\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_Active0to9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s11\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_Active0to11,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s12\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_Active0to13,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s13\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_Active0to15,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n672,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n674,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n675,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n676,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n677,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n678,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n679,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n690,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n692,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n693,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n694,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n695,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n696,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n697,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHRESP,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/AHB1HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s7\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_19,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/AHB2HRESP\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/AHB3HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s8\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_22,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/AHB9HRESP\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/AHB10HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s9\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_23,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/AHB11HRESP\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/AHB12HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s12\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s13\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_15,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_rxint,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s12\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s13\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_15,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_txint,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s2\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_Active0to2,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_Active0to1,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_Active0to3,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s3\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_Active0to6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_Active0to5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_Active0to7,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s4\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_Active0to10,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_Active0to9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_Active0to11,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s5\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_Active0to14,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_Active0to13,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_Active0to15,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n708_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n708,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n690,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n672,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n710_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n710,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n692,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n674,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n711_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n711,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n693,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n675,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n712_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n712,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n694,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n676,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n713_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n713,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n695,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n677,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n714_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n714,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n696,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n678,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n715_s0\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n715,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n697,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n679,
  S0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s2\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_25,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_19,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s5\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_27,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_22,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_23,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n142_s11\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_17,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_15,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n143_s11\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_17,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_15,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s0\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_Active0to4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_Active0to2,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_Active0to6,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s1\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_Active0to12,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_Active0to10,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_Active0to14,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/Active0to8_s\: MUX2_LUT7
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_Active0to8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_Active0to4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_Active0to12,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s3\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_29,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_37,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_39,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s4\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_31,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_41,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_43,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s0\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_33,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_25,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_29,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s1\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_35,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_31,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_27,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s\: MUX2_LUT7
port map (
  O => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_33,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_35,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3\: MUX2_LUT6
port map (
  O => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_11,
  S0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6\: MUX2_LUT5
port map (
  O => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629,
  S0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s7\: MUX2_LUT5
port map (
  O => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_z_flag_mux_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199,
  S0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s\: MUX2_LUT7
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_Readyout0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_21,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s0\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_23,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_25,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s1\: MUX2_LUT6
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_21,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_27,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_29,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s2\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_23,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_47,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_59,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s3\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_25,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_35,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_55,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s4\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_27,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_57,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_49,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s5\: MUX2_LUT5
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_29,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_51,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_53,
  S0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s0\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s0\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_12,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(12),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(10),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(8),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_3,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_2,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_1,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s\: LUT4
generic map (
  INIT => X"F022"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/uhalf_instr\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s0\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ld_slow_de_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s0\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s0\: LUT4
generic map (
  INIT => X"D700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_bcc_first_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_fe_to_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n73_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n73,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pf_fault_fe_s0\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_fe,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s0\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s0\: LUT4
generic map (
  INIT => X"0E01"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_1_s0\: LUT4
generic map (
  INIT => X"0B04"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s0\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_1_s0\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_fe,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s0\: LUT4
generic map (
  INIT => X"880F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s0\: LUT4
generic map (
  INIT => X"004F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s0\: LUT4
generic map (
  INIT => X"EE0F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s0\: LUT4
generic map (
  INIT => X"004F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s0\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s0\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s0\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_de_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_second32_ex_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_second32_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s0\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_de_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex_s0\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s0\: LUT4
generic map (
  INIT => X"C500"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s0\: LUT4
generic map (
  INIT => X"FFF4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s0\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s0\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_30_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_29_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_28_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_27_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_26_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_25_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_24_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s0\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n817_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n817,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n818_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n818,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n819_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n819,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n820_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n820,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_3_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n817,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_2_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n818,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_1_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n819,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z_0_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_a_ex_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n820,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_a_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s0\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s0\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s0\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_3_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_2_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_1_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z_0_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rptr_b_ex_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s0\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s0\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s0\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded_3_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wptr_decoded\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s0\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_n_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_ex_Z_s\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_c_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pre_update_v_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s0\: LUT4
generic map (
  INIT => X"0F88"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s0\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s0\: LUT3
generic map (
  INIT => X"F1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_c_in_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_c_in,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_8_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_c_in,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_7_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_6_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_5_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_4_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_3_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_2_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex_1_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_first\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_ex\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_1_s0\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_3_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_5_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_7_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_8_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(8),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_0_s0\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(5),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_reg_sel_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_2_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_reg_sel_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_3_s0\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s0\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s0\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s0\: LUT4
generic map (
  INIT => X"44F0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/biu_dreq_Z_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dreq_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s0\: LUT4
generic map (
  INIT => X"F4FF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_flags_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z_3,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_primask_s0\: LUT4
generic map (
  INIT => X"F888"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_primask,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z_3,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1636_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1636,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_first_phase_ex_Z_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_first_phase_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s0\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_force_c_in_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_c_flag_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s0\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_1_s0\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s0\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_1,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s0\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s\: LUT4
generic map (
  INIT => X"0F11"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_primask_Z_s\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_primask_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_control_Z_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_control_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_xpsr_mask_ctl_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_0_s1\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_primask_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s0\: LUT4
generic map (
  INIT => X"6000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n179_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n179,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nvic_excpt_ret_taken_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_ret_taken,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr_24_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_dp_tbit_reg,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_inter_tbit_reg,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_tbit);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s0\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_fptr_align_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_fptr_align,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s0\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n339_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n339,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n353_s0\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n353,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_drack,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_we_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_mask_sp_ex_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_mask_sp_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_0_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_sp_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata_1_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/rf_wdata\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_sp_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_31_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_30_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_29_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(29),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_28_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(28),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_27_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_26_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(26),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_25_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_24_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(24),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_23_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_22_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_21_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_20_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_19_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_18_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_17_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_16_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_15_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_14_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_13_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_12_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_11_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_10_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_9_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_8_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_7_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_6_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_5_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_4_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_3_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_1,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(31),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(30),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(30),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_30,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(29),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_29,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(28),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_28,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(27),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(27),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(26),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(26),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_26,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(25),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(25),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_25,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(24),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_24,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(23),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(23),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_23,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(22),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(22),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_22,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(21),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(21),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_21,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(20),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_20,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(19),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(19),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_19,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(17),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(16),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(15),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(13),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(12),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_1,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_0_s1\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(26),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(23),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_23,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(23),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(22),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_22,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(22),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(21),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_21,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(21),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(20),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_20,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(20),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(19),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_19,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(19),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_18,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(18),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(17),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_17,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(17),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(16),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_16,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(16),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(15),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(13),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(12),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_12,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s0\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s0\: LUT4
generic map (
  INIT => X"F011"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_7_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_6_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s0\: LUT4
generic map (
  INIT => X"333A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s0\: LUT4
generic map (
  INIT => X"5300"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s0\: LUT4
generic map (
  INIT => X"000D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_1_s0\: LUT3
generic map (
  INIT => X"18"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex_0_s0\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_ctl_ex\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_carry,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s\: LUT4
generic map (
  INIT => X"44F0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(24),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(22),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s\: LUT4
generic map (
  INIT => X"44F0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(31),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(30),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_30,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(29),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_29,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(28),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_28,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(27),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(27),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(26),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_26,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(25),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(24),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_24,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(23),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(23),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(22),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_22,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(21),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(20),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_20,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(19),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_19,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(17),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(16),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(15),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(13),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(12),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_3,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_2_s0\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_1_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_0_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_1_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_3_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_4_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_5_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_6_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_7_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_8_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_9_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_10_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(10));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_11_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_12_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_13_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_14_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_15_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_16_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(16));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_17_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(17));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_18_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(18));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_19_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(19));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_20_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(20));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_21_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(21));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_22_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(22));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_23_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_24_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(24));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_25_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(25));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_26_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(26));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_27_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(27));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_28_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(28));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_29_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_30_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(30));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_31_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s0\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_3_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_2_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_1_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_0_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s0\: LUT4
generic map (
  INIT => X"01FF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_ext_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_2_s\: LUT4
generic map (
  INIT => X"F100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_3_s\: LUT4
generic map (
  INIT => X"F100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_4_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_9_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_31,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(16));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s0\: LUT4
generic map (
  INIT => X"C5CC"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s0\: LUT4
generic map (
  INIT => X"4F44"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_8,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/hdf_actv_s0\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_hdf_actv,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_0_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z_1_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/int_actv_lvl_Z\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/en_itcm_wr_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_en_itcm_wr,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_reset_sync);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0_0_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_irq0\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1_3_s0\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl1\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0_3_s0\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl2/lvl0\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/high_lvl2\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_high_pend2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s0\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/rsel_ppb_reg_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_rsel_ppb_reg,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/asel_ppb_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_rsel_ppb_reg,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb_reg,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_reg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_irack_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_irack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_dside,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_drack_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_drack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_dside,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_ack_s0\: LUT4
generic map (
  INIT => X"D000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_ack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s0\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(31),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(30),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(30),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(29),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(28),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(27),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(25),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(24),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(20),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(19),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(30),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(16),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(15),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/HRDATAppb\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s0\: LUT3
generic map (
  INIT => X"08"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq_0_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_txint,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_uart0_rxint);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s0\: LUT3
generic map (
  INIT => X"8C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(19),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(18),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(17),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(16),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(15),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(14),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(13),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(12),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(11),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(10),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(9),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(8),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s0\: LUT4
generic map (
  INIT => X"440F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable08_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable08,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n92);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s0\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(7),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s0\: LUT4
generic map (
  INIT => X"F044"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(6),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_11,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s0\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(5),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s0\: LUT4
generic map (
  INIT => X"30EA"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(4),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s0\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(3),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s0\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(2),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s0\: LUT4
generic map (
  INIT => X"40FF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s0\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(15),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(19),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_15,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(15),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(14),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(18),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_14,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(14),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(13),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(17),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(13),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_13,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(12),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(16),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_12,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(12),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(11),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(15),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_11,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(11),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(10),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(14),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_10,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(9),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(13),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_9,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(9),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(8),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(12),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(7),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(11),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_7,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(7),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(6),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(10),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_6,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(6),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(5),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(4),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(8),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_4,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(3),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_3,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s0\: LUT4
generic map (
  INIT => X"AA3C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(2),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(6),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_2,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_1_s0\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n310_s0\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n310,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n378_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n378,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_6_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(6),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_5_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(5),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_4_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(4),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_3_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(3),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_2_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(2),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_1_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_0_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s0\: LUT4
generic map (
  INIT => X"13B1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_6,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_reg_txd_s0\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_reg_txd,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_UART0TXD_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_txd);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_shift_in_s0\: LUT3
generic map (
  INIT => X"E8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxd_lpf\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_update_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_update,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_1_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set_0_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n681_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n681,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n95,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n687_s0\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n687,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n95,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/intr_stat_set\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n162_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n162,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n190_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n190,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s0\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rxdata\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n386_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n386,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n428_s0\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n428,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n429_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n429,
  I0 => MISO_d,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n430_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n430,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n431_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n431,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n432_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n432,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n433_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n433,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n434_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n434,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n435_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n435,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n436_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n436,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/rx_shift_data\(1),
  I1 => MISO_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s0\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s0\: LUT3
generic map (
  INIT => X"EB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671_4,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n709_s0\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n709,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n716_s0\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n716,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/tx_shift_data\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n742_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n742,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460_4,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n765_s0\: LUT3
generic map (
  INIT => X"B8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n765,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PENABLE_d_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_APB1PENABLE_d,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s0\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_6,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_1_s0\: LUT4
generic map (
  INIT => X"2F00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(1),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_6,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s0\: LUT4
generic map (
  INIT => X"2F00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(2),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_2,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_3_s0\: LUT4
generic map (
  INIT => X"1F00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt\(3),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_2,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/sample_wdata_set_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_set,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n107_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n107,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_set);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163,
  I0 => APB1PRDATA_d(31),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164,
  I0 => APB1PRDATA_d(30),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165,
  I0 => APB1PRDATA_d(29),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166,
  I0 => APB1PRDATA_d(28),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167,
  I0 => APB1PRDATA_d(27),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168,
  I0 => APB1PRDATA_d(26),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169,
  I0 => APB1PRDATA_d(25),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170,
  I0 => APB1PRDATA_d(24),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171,
  I0 => APB1PRDATA_d(23),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172,
  I0 => APB1PRDATA_d(22),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173,
  I0 => APB1PRDATA_d(21),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174,
  I0 => APB1PRDATA_d(20),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175,
  I0 => APB1PRDATA_d(19),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176,
  I0 => APB1PRDATA_d(18),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177,
  I0 => APB1PRDATA_d(17),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178,
  I0 => APB1PRDATA_d(16),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179,
  I0 => APB1PRDATA_d(15),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180,
  I0 => APB1PRDATA_d(14),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181,
  I0 => APB1PRDATA_d(13),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182,
  I0 => APB1PRDATA_d(12),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183,
  I0 => APB1PRDATA_d(11),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184,
  I0 => APB1PRDATA_d(10),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185,
  I0 => APB1PRDATA_d(9),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186,
  I0 => APB1PRDATA_d(8),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187,
  I0 => APB1PRDATA_d(7),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188,
  I0 => APB1PRDATA_d(6),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189,
  I0 => APB1PRDATA_d(5),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190,
  I0 => APB1PRDATA_d(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191,
  I0 => APB1PRDATA_d(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192,
  I0 => APB1PRDATA_d(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193,
  I0 => APB1PRDATA_d(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s0\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194,
  I0 => APB1PRDATA_d(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d_4,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1));
n13_s1: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => n13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_SYSRESETREQ_Z,
  I1 => hwRstn_d);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n778_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n778,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_1_s22\: LUT4
generic map (
  INIT => X"7EE8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_1_s22\: LUT4
generic map (
  INIT => X"7EE8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n13_s10\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_1_s\: LUT3
generic map (
  INIT => X"2C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s\: LUT4
generic map (
  INIT => X"013C"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_shift_op_de_Z_0,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_5,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s41\: LUT4
generic map (
  INIT => X"F444"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4_57,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s42\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_59,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s44\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_62,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s47\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_68,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s3\: LUT4
generic map (
  INIT => X"3F50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s3\: LUT4
generic map (
  INIT => X"503F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s3\: LUT4
generic map (
  INIT => X"503F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_22);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_21);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_19);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s4\: LUT4
generic map (
  INIT => X"23E3"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_3);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s4\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s\: LUT4
generic map (
  INIT => X"A03F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(31),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s\: LUT4
generic map (
  INIT => X"A0CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s\: LUT4
generic map (
  INIT => X"CF50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(29),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(28),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s\: LUT4
generic map (
  INIT => X"A0CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(26),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s\: LUT4
generic map (
  INIT => X"CF50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(22),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s\: LUT4
generic map (
  INIT => X"CF50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(20),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s\: LUT4
generic map (
  INIT => X"EFC0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s\: LUT4
generic map (
  INIT => X"A0CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(16),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s\: LUT4
generic map (
  INIT => X"3FA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s\: LUT4
generic map (
  INIT => X"3FA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s\: LUT4
generic map (
  INIT => X"3FA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s\: LUT4
generic map (
  INIT => X"EFC0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s\: LUT4
generic map (
  INIT => X"A0CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(7),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(6),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s\: LUT4
generic map (
  INIT => X"A0CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s\: LUT4
generic map (
  INIT => X"50CF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s\: LUT4
generic map (
  INIT => X"3FA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s\: LUT4
generic map (
  INIT => X"CF50"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s\: LUT4
generic map (
  INIT => X"CFA0"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s4\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s4\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s4\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_hstart_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_11_1,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_0_s4\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_11_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s8\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_35,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s10\: LUT4
generic map (
  INIT => X"F088"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_37,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_44,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_45,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s11\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_39,
  I0 => EXTFLASH0HRESP_d(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/AHB4HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s12\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_41,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/AHB5HRESP\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/AHB6HRESP\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s10\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1_18);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s10\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s22\: LUT4
generic map (
  INIT => X"0C05"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_35,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_30,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s19\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s12\: LUT4
generic map (
  INIT => X"FFF1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_19,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_20,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_21);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s10\: LUT4
generic map (
  INIT => X"10FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1_18);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s10\: LUT4
generic map (
  INIT => X"FF0E"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_set,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0_18);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s\: LUT4
generic map (
  INIT => X"53FF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/fetch_internal_s2\: LUT3
generic map (
  INIT => X"EC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s3\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_drack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s2\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n339,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/reset_code_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s3\: LUT4
generic map (
  INIT => X"FFF8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_taken_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_1_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_hdf_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_taken_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_0_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_taken_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_pend_set);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/PendTranReg_s3\: LUT4
generic map (
  INIT => X"CACC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_Readyout0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/iAddrInPort_1_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_iAddrInPort_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_n64,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/iAddrInPort_0_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_iAddrInPort_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_n59,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_overrun_s2\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_overrun_s2\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_overrun);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s2\: LUT4
generic map (
  INIT => X"F33B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_3,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_35,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_buf_full_s2\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_buf_full_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/pending_data_s3\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n162);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_2_s4\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n_status_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s3\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_10,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_11,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s3\: LUT4
generic map (
  INIT => X"FF10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/MOSI_s3\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_MOSI,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_11,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_toe_s3\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n752);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_rrdy_s3\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rd,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s3\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_31_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_31,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_30_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_30,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(30));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_29_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_29,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(29));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_28_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_28,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(28));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_27_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_27,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(27));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_26_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_26,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(26));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_25_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_25,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(25));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_24_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_24,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(24));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_23_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_23,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(23));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_22_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_22,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(22));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_21_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_21,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(21));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_20_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_20,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(20));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_19_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_19,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(19));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_18_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_18,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(18));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_17_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_17,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(17));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_16_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_16,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(16));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_15_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_15,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_14_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_14,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_13_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_13,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(13));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_12_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_12,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(12));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_11_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_10_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(10));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_9_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(9));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_8_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(8));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_7_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(7));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_6_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(6));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_5_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(5));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_4_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_3_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_2_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_1_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/HWDATAM_0_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_HWDATAM_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_31_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_30_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_29_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_28_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_15_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_14_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_13_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_12_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s2\: LUT4
generic map (
  INIT => X"2003"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n158_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n158,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(20));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n157_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n157,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(21));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n156_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n156,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(22));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n155_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n155,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(23));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n154_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n154,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(24));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n153_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n153,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(25));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n152_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n152,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(26));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n151_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n151,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(27));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n150_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n150,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(28));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n149_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n149,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(29));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n148_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n148,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(30));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n147_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n147,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s13\: LUT4
generic map (
  INIT => X"070C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_21,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s1\: LUT4
generic map (
  INIT => X"8300"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(1),
  I0 => EXTFLASH0HRDATA_d(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s1\: LUT4
generic map (
  INIT => X"8300"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(2),
  I0 => EXTFLASH0HRDATA_d(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_2,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(5),
  I0 => EXTFLASH0HRDATA_d(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(8),
  I0 => EXTFLASH0HRDATA_d(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(10),
  I0 => EXTFLASH0HRDATA_d(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(11),
  I0 => EXTFLASH0HRDATA_d(11),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(12),
  I0 => EXTFLASH0HRDATA_d(12),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(13),
  I0 => EXTFLASH0HRDATA_d(13),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(17),
  I0 => EXTFLASH0HRDATA_d(17),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_17,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(21),
  I0 => EXTFLASH0HRDATA_d(21),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_21,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(22),
  I0 => EXTFLASH0HRDATA_d(22),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_22,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(23),
  I0 => EXTFLASH0HRDATA_d(23),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_23,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata\(26),
  I0 => EXTFLASH0HRDATA_d(26),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_26,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n614_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n614,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n613_s1\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n613,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n611_s1\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n611,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612_6,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n610_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n610,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n537_s12\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n537,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_20,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s23\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s24\: LUT4
generic map (
  INIT => X"0B04"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(2),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_2,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_3_s24\: LUT4
generic map (
  INIT => X"100C"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state\(3),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_2);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_2_s10\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s19\: LUT4
generic map (
  INIT => X"D304"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1_25);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s20\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2_27,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s20\: LUT4
generic map (
  INIT => X"00D7"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3_27);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_2_s10\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s40\: LUT4
generic map (
  INIT => X"9601"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_53,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s37\: LUT4
generic map (
  INIT => X"11F0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_46,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_47,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_sp_s36\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_sp,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/halt_hold1_s19\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s36\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_46);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_up_ipsr_s36\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s36\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_48);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s36\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_46);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_s19\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_zero_a_s38\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_zero_a,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_46);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z_0_s\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sbit_ctl_de_Z\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s36\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_46);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0_0_s13\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_43,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/AHB8HRESP\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s5\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n478_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n478,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n477_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n477,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s1\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n475_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n475,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itrdy,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n311_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n311,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_irrdy,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n310_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n310,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_ie,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n308_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n308,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw00_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_sso,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_txd_s1\: LUT4
generic map (
  INIT => X"DF50"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_txd,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_4,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_shift_buf\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s1\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_1_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(1),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s1\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(2),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_2,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s1\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt\(3),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_3);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s1\: LUT3
generic map (
  INIT => X"8F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s1\: LUT4
generic map (
  INIT => X"F8FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_11);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s1\: LUT3
generic map (
  INIT => X"8F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s1\: LUT4
generic map (
  INIT => X"8FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HSEL_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1\: LUT4
generic map (
  INIT => X"8FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HSEL_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s1\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPort,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL_4,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/uOutputArb/NoPortNext_s1\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HSEL_s\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_2_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_3_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_4_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_5_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_6_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_7_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_8_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(8),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_9_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(9),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_10_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(10),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_11_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(11),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_12_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(12),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_13_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(13),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_14_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(14),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_15_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(15),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_16_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(16),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(16),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_17_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(17),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(17),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_18_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(18),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(18),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_19_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(19),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(19),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_20_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(20),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_21_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(21),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_2_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_3_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_4_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_5_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_6_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_7_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_8_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(8),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_9_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(9),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_10_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(10),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_11_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(11),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_12_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(12),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_13_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(13),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_14_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(14),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_15_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(15),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_16_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(16),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(16),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_17_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(17),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(17),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_18_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(18),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(18),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_19_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(19),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(19),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_20_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(20),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_21_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(21),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_2_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_3_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_4_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_5_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(5),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_6_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_7_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_8_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(8),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_9_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(9),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_10_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(10),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_11_s\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(11),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(11),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_12_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(12),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_13_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(13),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_14_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(14),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR_15_s\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHADDR\(15),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s1\: LUT4
generic map (
  INIT => X"8FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHSEL_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s1\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_7,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_3,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_31_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_30_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(30));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_29_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_28_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(28));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_27_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(27));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_26_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(26));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_25_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(25));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_24_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(24));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_23_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_22_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(22));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_21_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(21));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_20_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(20));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(19));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_18_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(18));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_17_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(17));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata_16_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/rdata\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(16));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_0_s\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(17),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_pend_set_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_pend_set,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_0_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_a_use_pc_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_0_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/pc_mask1_de_Z_s\: LUT4
generic map (
  INIT => X"0140"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_pc_mask1_de_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_1_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s1\: LUT4
generic map (
  INIT => X"FFE0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_1_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s1\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_cycle_count_ex_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_3_s1\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(3),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_cycle_count_ex_2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_0_s1\: LUT4
generic map (
  INIT => X"00EF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt_1_s1\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cnt\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(23),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(23),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_23,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(22),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(22),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_22,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(21),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(21),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_21,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(20),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_20,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(19),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(19),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_19,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(17),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(16),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(15),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(14),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(13),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(12),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(11),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s1\: LUT4
generic map (
  INIT => X"00CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(10),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(9),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(8),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s1\: LUT4
generic map (
  INIT => X"003A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1\: LUT4
generic map (
  INIT => X"00CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1\: LUT4
generic map (
  INIT => X"00CA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_0_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pc_mux_ctl_ex\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/n64_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_n64,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/n64_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_n64,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/n59_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_n59,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/n64_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_n64,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/n59_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_n59,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/n64_s2\: LUT4
generic map (
  INIT => X"B0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_n64,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/HREADY_s\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_Readyout0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_DataValid);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_3_s1\: LUT4
generic map (
  INIT => X"F7F8"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(3),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_2_s1\: LUT4
generic map (
  INIT => X"FEF1"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f\(2),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/AHB9HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/AHB8HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage8/AHB5HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HREADYMUX_d_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d,
  I0 => EXTFLASH0HREADYOUT_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHREADYMUX_s\: LUT4
generic map (
  INIT => X"0BFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/GPIOHREADYMUX_s\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_SlaveSel);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_1_s\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/n48_s3\: LUT3
generic map (
  INIT => X"8F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_n48,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s9\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s10\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s11\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(30));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/buf_wr_en_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_buf_wr_en_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_irack);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s2\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s3\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_fetch_internal_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_fetch_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_first_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_15_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_14_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_13_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_12_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_11_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_10_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_9_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_8_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_7_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_6_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_5_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_4_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_3_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_2_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_1_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z_0_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_instr_fe_Z_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_hi_pre_fetch_addr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s1\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s2\: LUT3
generic map (
  INIT => X"90"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s3\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s4\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s2\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s1\: LUT4
generic map (
  INIT => X"1001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_pc_Z_s0\: LUT4
generic map (
  INIT => X"00F1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_pc_Z_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_first_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s2\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_pf_fault_de_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_pf_fault_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_held_fault1,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s2\: LUT4
generic map (
  INIT => X"41FE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s2\: LUT4
generic map (
  INIT => X"6B7B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s2\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_8,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s2\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s2\: LUT4
generic map (
  INIT => X"D26C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s2\: LUT4
generic map (
  INIT => X"DA3C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s1\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s2\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s2\: LUT4
generic map (
  INIT => X"0140"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s1\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s2\: LUT4
generic map (
  INIT => X"0C05"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s1\: LUT4
generic map (
  INIT => X"0FFE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mode_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s3\: LUT4
generic map (
  INIT => X"0C05"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s2\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s1\: LUT4
generic map (
  INIT => X"B64B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s2\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_46,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s3\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s4\: LUT4
generic map (
  INIT => X"0305"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s1\: LUT4
generic map (
  INIT => X"3FF8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s2\: LUT4
generic map (
  INIT => X"0305"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/instr_fe_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s2\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/load_de_s1\: LUT4
generic map (
  INIT => X"1C00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_de_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s1\: LUT4
generic map (
  INIT => X"3037"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cps_de_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_de_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s1\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pop_pc_de_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s1\: LUT4
generic map (
  INIT => X"004F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_16,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s2\: LUT4
generic map (
  INIT => X"4F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s2\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s1\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s3\: LUT4
generic map (
  INIT => X"E300"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s1\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s2\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s1\: LUT4
generic map (
  INIT => X"0070"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_14,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s2\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s3\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s1\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s2\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s2\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_r_list_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_r_list_add/r_list_offset\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s2\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s1\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s3\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_48);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s1\: LUT4
generic map (
  INIT => X"EE0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s1\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s1\: LUT4
generic map (
  INIT => X"EE0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n829_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n829_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n830_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n830_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n831_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n831_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n832_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n832_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s2\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_sp_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_sp_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_ex_Z\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s1\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s2\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/w_enable_ex_Z_s0\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_w_enable_ex_Z_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s1\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_first_pop_pc_ex_s2\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_last_instr_faulted_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_de_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_br_first_ex_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_br_first_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_branching_ex_s2\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_bcc_first_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s1\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_reg_sel_1_s1\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_reg_sel_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(8),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s1\: LUT4
generic map (
  INIT => X"F69F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s2\: LUT4
generic map (
  INIT => X"DB7D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_rd_ex_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_rd_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s1\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mode_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s2\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_write_flags_ex_Z_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/carry_in_ex_Z_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_wf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_c_flag_mux,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_c);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s1\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s3\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_loaded,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_0_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_0_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_loaded,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s0\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_2,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s2\: LUT4
generic map (
  INIT => X"CDC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s0\: LUT4
generic map (
  INIT => X"BBB0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s0\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s1\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_9,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s0\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s1\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_flags_Z_s0\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_2_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_xpsr_mask_ctl_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s1\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n139_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_mode_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_mode_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_tbit_s1\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_tbit_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ret_ld_pc_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n309_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n309_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_primask_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s1\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_we_Z_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_we_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_drack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_2_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_zero_a_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_mask_sp_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a_1_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_mux_a_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pc_mask1_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_31_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_31,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_30_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_30,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_29_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_28_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_28,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_27_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_27,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_26_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_26,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_25_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_25,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_24_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_24,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_23_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_23,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_22_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_21_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_20_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_19_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_18_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_17_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_16_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_15_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_14_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_13_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_12_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_11_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_10_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_9_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_8_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_7_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_6_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_5_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_4_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_3_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_1_s2\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_au_b_int_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pc_mask1_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_au_b_use_pc_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s2\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s1\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_half_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s2\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n_flag_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s2\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(30));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s2\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s2\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(28));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s1\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s1\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s1\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s2\: LUT4
generic map (
  INIT => X"770F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr\(24),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(24),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_23_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_23,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_22_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_21_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_20_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_19_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_18_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_17_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_16_s1\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_15_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_14_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_13_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_12_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_11_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_10_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_9_s2\: LUT4
generic map (
  INIT => X"770F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_fptr_align_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_push_xpsr_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_8_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s1\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_4_s1\: LUT4
generic map (
  INIT => X"7077"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s1\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s1\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s1\: LUT4
generic map (
  INIT => X"DD0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1347_s1\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1347_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_load);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s1\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_4,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s2\: LUT4
generic map (
  INIT => X"5F30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s1\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s0\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s1\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s0\: LUT4
generic map (
  INIT => X"D700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_30,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_29,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s0\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_28,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(27),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s0\: LUT4
generic map (
  INIT => X"007D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_26,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s0\: LUT4
generic map (
  INIT => X"D700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s1\: LUT4
generic map (
  INIT => X"0ACF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(23),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s0\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s0\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_20,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s0\: LUT4
generic map (
  INIT => X"007D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_19,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s0\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s0\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s0\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s0\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s0\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s0\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_11_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_11_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s0\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s0\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s0\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s0\: LUT4
generic map (
  INIT => X"8700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_7_s1\: LUT4
generic map (
  INIT => X"0ACF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_7_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s0\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s0\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_4,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s0\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_3_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_3_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s0\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_30_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_30,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_29_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_28_s1\: LUT3
generic map (
  INIT => X"87"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_28,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_27_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_27,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_26_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_26,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_24_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_24,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_22_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_21_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_20_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_17_s1\: LUT3
generic map (
  INIT => X"87"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_16_s1\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_15_s1\: LUT3
generic map (
  INIT => X"87"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_12_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_5_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_4_s1\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_3_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(9),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s0\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s2\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dreq_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_w_u_fault,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s3\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_7_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_7_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_6_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_6_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_5_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_5_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s1\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_4_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_4_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s1\: LUT4
generic map (
  INIT => X"FE01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s1\: LUT4
generic map (
  INIT => X"A5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s1\: LUT4
generic map (
  INIT => X"3500"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s2\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s0\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_w_u_fault_s1\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dtcm_sel_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s0\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s1\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dwack,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s0\: LUT4
generic map (
  INIT => X"D000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dwack,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(5),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_0_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_14_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_16_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_31_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_31,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s1\: LUT4
generic map (
  INIT => X"0305"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s2\: LUT4
generic map (
  INIT => X"0305"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_1to0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nmi_actv_s3\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s1\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s2\: LUT4
generic map (
  INIT => X"3500"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/fast_hdf_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_int_fault_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_wfault);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nxt_lockup_pend_s1\: LUT4
generic map (
  INIT => X"00F1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_lockup_pend);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_int_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s1\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_0x_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s1\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_ack,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_ack,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s0\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31,
  I0 => EXTFLASH0HRDATA_d(31),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30,
  I0 => EXTFLASH0HRDATA_d(30),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29,
  I0 => EXTFLASH0HRDATA_d(29),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28,
  I0 => EXTFLASH0HRDATA_d(28),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27,
  I0 => EXTFLASH0HRDATA_d(27),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25,
  I0 => EXTFLASH0HRDATA_d(25),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24,
  I0 => EXTFLASH0HRDATA_d(24),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20,
  I0 => EXTFLASH0HRDATA_d(20),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19,
  I0 => EXTFLASH0HRDATA_d(19),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18,
  I0 => EXTFLASH0HRDATA_d(18),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16,
  I0 => EXTFLASH0HRDATA_d(16),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15,
  I0 => EXTFLASH0HRDATA_d(15),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14,
  I0 => EXTFLASH0HRDATA_d(14),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9,
  I0 => EXTFLASH0HRDATA_d(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7,
  I0 => EXTFLASH0HRDATA_d(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6,
  I0 => EXTFLASH0HRDATA_d(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4,
  I0 => EXTFLASH0HRDATA_d(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3,
  I0 => EXTFLASH0HRDATA_d(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s1\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0,
  I0 => EXTFLASH0HRDATA_d(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_DataValid,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Resp0\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_6,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s2\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_Active0to8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(19));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n160_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n160_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(18));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n161_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n161_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(17));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n162_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n162_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(16));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n163_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n163_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n164_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n164_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n165_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n165_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(13));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n166_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n166_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(12),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(12),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n167_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n167_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/DataInPort\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n168_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n168_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(10),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(10),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n169_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n169_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(9),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(9),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n170_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n170_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(8),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(8),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n171_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n171_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(7),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(7),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n172_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n172_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(6),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n173_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n173_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(5),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(5),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n174_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n174_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n175_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n175_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(3),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n176_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n176_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n177_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n177_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n178_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n178_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_reg\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_DAT_O\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(12),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(13),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s3\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(7),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s1\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(6),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_7,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s1\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s1\: LUT4
generic map (
  INIT => X"E033"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(5),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_rx_overrun,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s2\: LUT4
generic map (
  INIT => X"7077"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s1\: LUT4
generic map (
  INIT => X"B303"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_6,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_tx_overrun);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s1\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n143_17,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s3\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s1\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_6,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_15_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_15,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(13),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(14),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_13);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_14_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_14,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(13),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_13);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_13_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_13,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(11),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(12),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_12_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_12,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(11),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_10_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(9),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_9_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_8_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(7),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_7_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(6),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_5_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(4),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_3);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_3_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_2_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_5,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_3,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(6));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n483_s3\: LUT3
generic map (
  INIT => X"0E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_shift_in,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state_inc_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rxbuf_sample_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_overrun_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_overrun_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n88_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(7));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s1\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(7),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(6),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(5),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s1\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n319_s1\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n319_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s1\: LUT4
generic map (
  INIT => X"0FEE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_5,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_txdata\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n460_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n1007_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n1007_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n671_s1\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n671_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s1\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_0_s3\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_1);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/pstrb_nxt_2_s1\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_2,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_pstrb_nxt_0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_1);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n163_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n163_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n164_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n164_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(30));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n165_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n165_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(29));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n166_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n166_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(28));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n167_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n167_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(27));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n168_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n168_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(26));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n169_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n169_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(25));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n170_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n170_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(24));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n171_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n171_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(23));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n172_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n172_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(22));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n173_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n173_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(21));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n174_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n174_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(20));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n175_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n175_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(19));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n176_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n176_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(18));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n177_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n177_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(17));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n178_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n178_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(16));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n179_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n179_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n180_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n180_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n181_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n181_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(13));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n182_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n182_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(12));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n183_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n183_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n184_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n184_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(10));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n185_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n185_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(9));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n186_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n186_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(8));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n187_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n187_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(7));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n188_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n188_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(6));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n189_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n189_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(5));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n190_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n190_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n191_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n191_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n192_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n192_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n193_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n193_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/n194_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_n194_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/DataInPort\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_apb_slave_mux/APB1PSEL_d_s0\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(21),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(22),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/APB1PADDR_d\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/shift_op_de_Z_0_s0\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_shift_op_de_Z_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s0\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_46);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s1\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s2\: LUT4
generic map (
  INIT => X"0A03"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s0\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s1\: LUT4
generic map (
  INIT => X"EFF3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s0\: LUT4
generic map (
  INIT => X"004F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_46,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s1\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s42\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_4_s43\: LUT4
generic map (
  INIT => X"15FE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_4_57,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s43\: LUT4
generic map (
  INIT => X"823F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_60,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s44\: LUT4
generic map (
  INIT => X"FC23"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_59,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s45\: LUT4
generic map (
  INIT => X"AFC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_63,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s46\: LUT4
generic map (
  INIT => X"E7FE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_62,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s48\: LUT4
generic map (
  INIT => X"D33C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_69,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s49\: LUT4
generic map (
  INIT => X"FC8F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_68,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s7\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s6\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s7\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s6\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s6\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s6\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s6\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s4\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s5\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_9,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s6\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s4\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s5\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s6\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s7\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(26),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s5\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(25),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s5\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_22_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_21_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_20_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_19_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_18_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_17_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s5\: LUT4
generic map (
  INIT => X"F5C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_15_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s6\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s5\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s5\: LUT4
generic map (
  INIT => X"F53C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10,
  I0 => \M1_inst/u_CortexM1Integration/u_dtcm/DTCMRDATA\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_dtcm_sel_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_9_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_8_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_7_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_6_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_5_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_4_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_3_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_2_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_1_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_ex_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pc_de_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(31),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s1\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s0\: LUT4
generic map (
  INIT => X"C05F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s0\: LUT4
generic map (
  INIT => X"C05F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(28),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s0\: LUT4
generic map (
  INIT => X"C05F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s0\: LUT4
generic map (
  INIT => X"FCCA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(26),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(25),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(24),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(24),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(22),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(22),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s0\: LUT4
generic map (
  INIT => X"FB00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(21),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s0\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s0\: LUT4
generic map (
  INIT => X"00D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(18),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s0\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_12,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(16),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s0\: LUT4
generic map (
  INIT => X"00D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s0\: LUT4
generic map (
  INIT => X"5FC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s0\: LUT4
generic map (
  INIT => X"00D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s1\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s0\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s0\: LUT4
generic map (
  INIT => X"5FC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s0\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_17,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s1\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s0\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s1\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s0\: LUT4
generic map (
  INIT => X"C05F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_6,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s1\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s0\: LUT4
generic map (
  INIT => X"30AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s1\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_8,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s0\: LUT4
generic map (
  INIT => X"5FC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s1\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s0\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s1\: LUT4
generic map (
  INIT => X"0040"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf1_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s6\: LUT4
generic map (
  INIT => X"F2CF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s5\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_0_s5\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_11_1_s5\: LUT4
generic map (
  INIT => X"BB0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_11_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s32\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_44,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/HRESPS_0_s33\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HRESPS_0_45,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_1_s11\: LUT3
generic map (
  INIT => X"E3"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_1_18,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s11\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/next_state_0_s12\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s23\: LUT4
generic map (
  INIT => X"77F0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_28,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_33);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s25\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_30,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_0_s20\: LUT4
generic map (
  INIT => X"09D0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rxbuf_sample_4,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s13\: LUT4
generic map (
  INIT => X"CFF5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_19,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_pending_data,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_21,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s14\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_20,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_22,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s15\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_21,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_1_s11\: LUT3
generic map (
  INIT => X"E3"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_1_18,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31_9,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s11\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/next_state_0_s12\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_next_state_0_18,
  I0 => APB1PSLVERR_d,
  I1 => APB1PREADY_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_0_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/instr_faulted_s4\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s3\: LUT4
generic map (
  INIT => X"FD3F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_locked_up_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state_5_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_pend_state_5_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/irq\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state_3_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_state_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s5\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s6\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_11,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/wait_one_tick_done_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(4),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(5));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg_31_s4\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_rwdata_reg_31_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_apb_slave_mux_APB1PSEL_d,
  I1 => APB1PREADY_d,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/state_reg\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s55\: LUT4
generic map (
  INIT => X"CBB4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_77,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s56\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_76,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_78,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_21,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_22,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_23);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s2\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_1_s3\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_1_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_2_s2\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_5_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(5),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_8_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(8),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_10_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(10),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_11_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(11),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(11),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_12_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_12,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(12),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(12),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_13_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_13,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(13),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(13),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_17_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_17,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(17),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(17),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_21_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_21,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(21),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(21),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_22_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_22,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(22),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(22),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_23_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_23,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(23),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(23),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_26_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_26,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(26),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(26),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s2\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n612_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n612_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s24\: LUT4
generic map (
  INIT => X"F38C"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1_30,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_2_s25\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_1_s20\: LUT4
generic map (
  INIT => X"0770"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_1_25,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_2_s21\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_2_27,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_state_3_s21\: LUT4
generic map (
  INIT => X"F78F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_state_3_27,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mask_write_s41\: LUT4
generic map (
  INIT => X"5BCF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mask_write_53,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s38\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_46,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s39\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_47,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_48,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_49);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/load_xpsr_s37\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_46,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s38\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_s37\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_46,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s37\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_46,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_49,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s20\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s20\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s7\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n479_s2\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n479_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n476_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n476_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_0_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_2_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_2,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_tick_cnt_3_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_3,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_HREADY,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/uOutputArb/NoPortNext_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s2\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s0\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/AHB11HSEL_s1\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_11,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s2\: LUT3
generic map (
  INIT => X"04"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/uOutputArb/NoPortNext_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage9/AHB6HSEL_s0\: LUT3
generic map (
  INIT => X"08"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL_4,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_0_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s0\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSIZE_d_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_22,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_23,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(26),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(28),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(29),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s0\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(31),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_5,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_6,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s0\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s3\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s0\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage0/uOutputArb/NoPortNext_s3\: LUT4
generic map (
  INIT => X"0080"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_6,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_10,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s3\: LUT4
generic map (
  INIT => X"9000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s4\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_10,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s2\: LUT3
generic map (
  INIT => X"67"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s3\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_3);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s2\: LUT3
generic map (
  INIT => X"C4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_9,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_10,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_6,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_10);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_3_s2\: LUT4
generic map (
  INIT => X"0028"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_3,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_0x_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_0x\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/core_req_state_1x\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_0_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z_0_s0\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rf_mux_ctl_de_Z_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s1\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s0\: LUT4
generic map (
  INIT => X"0043"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s0\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s0\: LUT4
generic map (
  INIT => X"DFF3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_byte_de_Z_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_byte_de_Z_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n649_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n649_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_23_s2\: LUT4
generic map (
  INIT => X"007D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_23,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_22_s2\: LUT4
generic map (
  INIT => X"007D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_22,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(10),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_21_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_19_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_18_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_17_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_16_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_15_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(3),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_14_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_13_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_11_s2\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s2\: LUT4
generic map (
  INIT => X"CDC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s2\: LUT4
generic map (
  INIT => X"0130"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_8,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s2\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s2\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s2\: LUT3
generic map (
  INIT => X"4E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s2\: LUT4
generic map (
  INIT => X"8300"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s2\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s3\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s2\: LUT4
generic map (
  INIT => X"3553"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s5\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_16,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n108_s4\: LUT4
generic map (
  INIT => X"0ACF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s5\: LUT4
generic map (
  INIT => X"0B04"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s7\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_4,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/three_phase_de_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s4\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s5\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/count\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_mul_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s6\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s2\: LUT4
generic map (
  INIT => X"0440"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s3\: LUT4
generic map (
  INIT => X"0130"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s4\: LUT4
generic map (
  INIT => X"E800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/last_phase_ex_s5\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n_flag_Z,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cond_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s3\: LUT4
generic map (
  INIT => X"00BE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_write_addr_0_s2\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_write_addr_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branch_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_read_addr_0_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_read_addr_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_branching_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_15_s4\: LUT4
generic map (
  INIT => X"B400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_15_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s3\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s4\: LUT4
generic map (
  INIT => X"4001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s5\: LUT4
generic map (
  INIT => X"AEEC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_9,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s3\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s4\: LUT4
generic map (
  INIT => X"97FC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_13_s5\: LUT4
generic map (
  INIT => X"3D0A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_13_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s3\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s4\: LUT4
generic map (
  INIT => X"3097"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_8,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_11_s4\: LUT4
generic map (
  INIT => X"BE6F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_11_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_10_s4\: LUT4
generic map (
  INIT => X"1335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_10_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_9_s4\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_9_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_8_s4\: LUT4
generic map (
  INIT => X"E915"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_8_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_7_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_7_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_6_s4\: LUT4
generic map (
  INIT => X"DFF3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s3\: LUT4
generic map (
  INIT => X"0110"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_8,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_3_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s3\: LUT4
generic map (
  INIT => X"BECF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s6\: LUT4
generic map (
  INIT => X"FE9F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_1_s7\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_1_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s3\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/latched_excpt_num\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s4\: LUT4
generic map (
  INIT => X"78CC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_0_s5\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_0_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr0\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/held_instr1\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s3\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s4\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s5\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s2\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/store_de_s4\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/mul_de_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/push_de_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s4\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s6\: LUT4
generic map (
  INIT => X"00EF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pf_fault_de,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/xpsr\(24),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s3\: LUT4
generic map (
  INIT => X"4DBF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s4\: LUT4
generic map (
  INIT => X"EE0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_11,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_force_c_in_ex_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_force_c_in_ex_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s4\: LUT4
generic map (
  INIT => X"007D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s2\: LUT4
generic map (
  INIT => X"DC0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s3\: LUT4
generic map (
  INIT => X"33D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_11,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s5\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s5\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s6\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s3\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s4\: LUT4
generic map (
  INIT => X"CDC0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s3\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s3\: LUT4
generic map (
  INIT => X"0D00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_imm_int_31_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_imm_int_31_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(10));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s2\: LUT4
generic map (
  INIT => X"00EF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s3\: LUT4
generic map (
  INIT => X"4100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_49);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s3\: LUT4
generic map (
  INIT => X"F33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s2\: LUT4
generic map (
  INIT => X"F33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s2\: LUT4
generic map (
  INIT => X"F33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s3\: LUT4
generic map (
  INIT => X"F0EE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_47,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s3\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s4\: LUT4
generic map (
  INIT => X"F400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s5\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s6\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s7\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s2\: LUT4
generic map (
  INIT => X"06E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s3\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_bcc_first_ex_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_bcc_first_ex_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s3\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_ex\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lsm_last_a_phase_ex_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_a_phase_ex_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ifetch_s2\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ifetch_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_branching_ex_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/excpt_ret_fe_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_excpt_ret_fe_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(29),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(30));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s4\: LUT4
generic map (
  INIT => X"C503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s6\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ld_slow_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/a_use_pc_Z_s4\: LUT4
generic map (
  INIT => X"1C00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s1\: LUT4
generic map (
  INIT => X"0503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_10,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s3\: LUT4
generic map (
  INIT => X"C8BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s4\: LUT4
generic map (
  INIT => X"1800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s5\: LUT4
generic map (
  INIT => X"DD0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s6\: LUT4
generic map (
  INIT => X"03CE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_12,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s7\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s2\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s3\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s4\: LUT4
generic map (
  INIT => X"0305"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_9,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_int_fault_ex_s2\: LUT4
generic map (
  INIT => X"D000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_int_fault_ex_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n139_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_fptr_align_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s3\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s4\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_fptr_align_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s3\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s2\: LUT4
generic map (
  INIT => X"C0AF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s4\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_30_s4\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_wf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_z_flag_mux,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_29_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_28_s4\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_wf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_v_flag_au,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_sel_wf_v);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_27_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_27_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_26_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_26_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_25_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_25_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_24_s3\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s2\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_3_s2\: LUT4
generic map (
  INIT => X"0A0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_2_s2\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_force_ipsr,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s2\: LUT4
generic map (
  INIT => X"0110"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_control_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_0_s2\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nmi_actv_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_primask,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_primask_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s3\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s4\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_10,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/pre_pc_mux_ctl_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s3\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_carry_in_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s4\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s2\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(31),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_31_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_30_s2\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_29_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(29),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_28_s1\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(28),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_27_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_27_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(27),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_26_s1\: LUT4
generic map (
  INIT => X"F350"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_25_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_23_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(23),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_21_s1\: LUT4
generic map (
  INIT => X"55C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_21_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_20_s1\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(20),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_19_s1\: LUT4
generic map (
  INIT => X"F350"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_held_addr_Z\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_18_s1\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(18),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_17_s1\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(17),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_16_s1\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(16),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_15_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(15),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_14_s1\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_13_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_12_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s1\: LUT4
generic map (
  INIT => X"55C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_10_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_9_s1\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_9_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_8_s1\: LUT4
generic map (
  INIT => X"AAC3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_8_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_5_s1\: LUT4
generic map (
  INIT => X"55C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_5_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_4_s1\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_4_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(4),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_2_s1\: LUT4
generic map (
  INIT => X"55C3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_2_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_25_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_25_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(20),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(19));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_23_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_23_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_18_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_14_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(22),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(21));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(26),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(25));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s6\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s7\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(18),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(17));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s8\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s9\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_au_zero_Z_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s4\: LUT4
generic map (
  INIT => X"0010"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_26,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_19,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_25,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_20,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_16,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s6\: LUT3
generic map (
  INIT => X"08"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s7\: LUT4
generic map (
  INIT => X"0020"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_23,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_13,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_28);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s8\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s9\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_w_u_fault_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt_4_s5\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s4\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s5\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s6\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_16,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s7\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_18,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_19,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s8\: LUT3
generic map (
  INIT => X"08"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_11,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s4\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_13,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s5\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s6\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_16,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s4\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s5\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s6\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_17,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s4\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_12,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s5\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s6\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_19,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_9_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_9_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s2\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_17,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_8_s3\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_8_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s2\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt_4_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s3\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s1\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_3_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_3_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_0_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_irq_i_en_0_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_irq_actv_s3\: LUT4
generic map (
  INIT => X"0503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/dp_ipsr_7to2\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_use_dp_ipsr);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s1\: LUT4
generic map (
  INIT => X"D4DD"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_4,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/pend_lvl_tree_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/r_int_actv_lvl\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_primask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_pend_tree_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_s3\: LUT4
generic map (
  INIT => X"00F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nvic_excpt_pend_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_hdf_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_r_nmi_actv);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s2\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s3\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_8,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_0x_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s4\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dsb,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_dside,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s1\: LUT4
generic map (
  INIT => X"5333"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\(31),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_31_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_31_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(31),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(31),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_30_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_30_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(30),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(30),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_29_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_29_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(29),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(29),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_28_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_28_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(28),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(28),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_27_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_27_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(27),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(27),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_25_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_25_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(25),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(25),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_24_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_24_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(24),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(24),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_20_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_20_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(20),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(20),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_19_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_19_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(19),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(19),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_18_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_18_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(18),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(18),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_16_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_16_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(16),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(16),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_15_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_15_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(15),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(15),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_14_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_14_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(14),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(14),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_9_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_9_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(9),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_7_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_7_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(7),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(7),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_6_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_6_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_4_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_4_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_3_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_3_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rdata_0_s2\: LUT4
generic map (
  INIT => X"0CFA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rdata_0_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/rwdata_reg\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_wfault_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_5,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s3\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_8,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s4\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_8,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_9,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(2));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_enable_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(15),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable00_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(9),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(10),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_9,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(7),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(8));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(7),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s4\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(6),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s3\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(5),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_7,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_4_s2\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_4_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_3_s4\: LUT3
generic map (
  INIT => X"E9"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_3_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s3\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_2_s4\: LUT4
generic map (
  INIT => X"B000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_2_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_1_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_1_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n142_17,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s3\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(6),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(7),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(13),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s4\: LUT4
generic map (
  INIT => X"000D"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n267_18,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reload_i_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(9),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(12),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s2\: LUT4
generic map (
  INIT => X"BFFC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_6,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(12),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(13),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n313_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n313_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_roe);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n314_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n314_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_itoe,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_rrdy,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n315_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n315_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_iroe,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n316_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n316_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_tmt,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n317_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n317_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_toe,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n318_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n318_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_roe,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n320_s2\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n320_5,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_dir,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/clock_cnt\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s4\: LUT4
generic map (
  INIT => X"3FF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s2\: LUT4
generic map (
  INIT => X"3FF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_1_s3\: LUT4
generic map (
  INIT => X"FA3C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_1_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_0_s2\: LUT4
generic map (
  INIT => X"0BBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_0_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_c_in,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_3_s45\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_3_60,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_2_s47\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_2_63,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_1_s50\: LUT4
generic map (
  INIT => X"F4CF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_1_69,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s8\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s9\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s8\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_6_s9\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_5_s8\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_5_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_4_s8\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_4_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_3_s8\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_3_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_2_s8\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_2_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s7\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_1_s8\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_1_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_0_s6\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_0_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_31_s8\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_31_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_30_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_30_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_29_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_29_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_28_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_28_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_27_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_27_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_26_s7\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_26_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_25_s7\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_25_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_24_s7\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_24_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_23_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_23_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_16_s7\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_16_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_14_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_14_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_13_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_13_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_12_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_12_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_11_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_11_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_mux_out_10_s7\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pc_mux_out_10_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdata_Z\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_rd_mux_a_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_12,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_14,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s3\: LUT4
generic map (
  INIT => X"FA03"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_30_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s2\: LUT4
generic map (
  INIT => X"3553"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s3\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_29_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s2\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s3\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_28_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_14,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s3\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_16,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s2\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(26),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(26),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s4\: LUT4
generic map (
  INIT => X"AF30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(26),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s2\: LUT4
generic map (
  INIT => X"3553"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s2\: LUT4
generic map (
  INIT => X"3553"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s3\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_24_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_15,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s2\: LUT4
generic map (
  INIT => X"3CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s2\: LUT3
generic map (
  INIT => X"5C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_14,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s3\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s2\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s2\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s3\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s2\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s3\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s2\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s3\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s2\: LUT4
generic map (
  INIT => X"FA03"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s2\: LUT4
generic map (
  INIT => X"A33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s3\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s2\: LUT4
generic map (
  INIT => X"FA03"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s2\: LUT4
generic map (
  INIT => X"A33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_9_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s2\: LUT4
generic map (
  INIT => X"A33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s3\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_15,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s2\: LUT4
generic map (
  INIT => X"A33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s2\: LUT3
generic map (
  INIT => X"C5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s3\: LUT4
generic map (
  INIT => X"0CF5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_4,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s2\: LUT4
generic map (
  INIT => X"C55C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s3\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_3,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s2\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s3\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s4\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_fptr_align_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s2\: LUT4
generic map (
  INIT => X"03FA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_7,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s3\: LUT4
generic map (
  INIT => X"F50C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s7\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_10_1_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_10_1_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s16\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n539_22,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s57\: LUT4
generic map (
  INIT => X"8AFC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_77,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s58\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_78,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/i_mcode_dec\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_nxt_lockup_pend_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s15\: LUT4
generic map (
  INIT => X"F69F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_22,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpha,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s16\: LUT4
generic map (
  INIT => X"1400"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_23,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(4),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_cpol,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SCLK_d,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_24);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s3\: LUT4
generic map (
  INIT => X"F53F"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_10,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_9,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_1_s25\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_1_30,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n483_5,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s40\: LUT4
generic map (
  INIT => X"0FF7"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_48,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_3_s41\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_49,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s8\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\(31),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/haddr_en_s9\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_11\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_10\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_addr_31_29_reg\(31),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s1\: LUT4
generic map (
  INIT => X"5030"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_5,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_23,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_22);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s2\: LUT4
generic map (
  INIT => X"0020"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s5\: LUT4
generic map (
  INIT => X"3C5A"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_0_s6\: LUT3
generic map (
  INIT => X"CB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_0_10,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s4\: LUT4
generic map (
  INIT => X"8008"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s5\: LUT4
generic map (
  INIT => X"7FC7"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_2_s6\: LUT4
generic map (
  INIT => X"00AC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_2_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s3\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(20),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(21));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_wr_en,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(28),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(29),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(26));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/set_sysresetreq_s6\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_set_sysresetreq_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(24),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HWDATA_Z\(22));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_pri_lvl_wr_en_0_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_haddr_q\(10));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s2\: LUT4
generic map (
  INIT => X"305F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_half_Z_s3\: LUT4
generic map (
  INIT => X"01BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_half_Z_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/zext_byte_Z_s1\: LUT4
generic map (
  INIT => X"45BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_zext_byte_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_byte_Z_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_byte_Z_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/ls_half_de_Z_s1\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_ls_half_de_Z_5,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_10_s3\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_10_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s3\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s4\: LUT4
generic map (
  INIT => X"C8BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_3_49,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s3\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_8_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s3\: LUT4
generic map (
  INIT => X"0E23"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_9,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s3\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_9,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s3\: LUT4
generic map (
  INIT => X"77F0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_8,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s3\: LUT4
generic map (
  INIT => X"C503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_0_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(31),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(31),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s7\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_15,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_16,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s8\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(5),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s9\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s10\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s11\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_14,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_18,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_19,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s7\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s9\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s10\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_19,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s11\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_14,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s12\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_15,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s13\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_21);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s14\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s6\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s7\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s8\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(29),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(30),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s9\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(22),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s10\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(18),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(19));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/n199_s11\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_mul_n199_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(26),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_out\(27));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_lockup_br_de_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s4\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/read_addr\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_14_s6\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_14_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_12_s5\: LUT3
generic map (
  INIT => X"3D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_12_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_4_s5\: LUT4
generic map (
  INIT => X"EFF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_4_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_LOCKUP_d,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_2_s5\: LUT3
generic map (
  INIT => X"D3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_2_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_reset_code,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s6\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_12,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_13,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s7\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_8,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s8\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_15,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_16,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_push_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s5\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s6\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n483_s4\: LUT4
generic map (
  INIT => X"EC30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n483_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s6\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s7\: LUT3
generic map (
  INIT => X"A3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_12,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s8\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s5\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_14,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s6\: LUT4
generic map (
  INIT => X"A300"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_12,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s4\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n618_s4\: LUT3
generic map (
  INIT => X"07"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s5\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n651_s4\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n651_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n652_s4\: LUT4
generic map (
  INIT => X"ACCC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n652_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s8\: LUT4
generic map (
  INIT => X"9E00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s9\: LUT4
generic map (
  INIT => X"0C0A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s10\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_16,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n618_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s11\: LUT4
generic map (
  INIT => X"FC8A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s12\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_15,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_mul_last_phase_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_17,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_v_s4\: LUT4
generic map (
  INIT => X"FE17"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s3\: LUT4
generic map (
  INIT => X"EEF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s4\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s8\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_1_s9\: LUT4
generic map (
  INIT => X"F335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s5\: LUT4
generic map (
  INIT => X"F335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_0_s6\: LUT4
generic map (
  INIT => X"4B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s5\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s6\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_9,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s3\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s3\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_6_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s5\: LUT4
generic map (
  INIT => X"CCCA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_8,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s6\: LUT4
generic map (
  INIT => X"0700"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_31_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_31_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(26),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(25),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(24));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s10\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_24,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s11\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_biu_commit_Z_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(29),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s9\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s10\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s11\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s12\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s13\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s14\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s15\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s16\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_27_s17\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex_Z\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s8\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s9\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0_Z\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s10\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s11\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s12\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s13\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_26_s14\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_26_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_25_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_25_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_24_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_24_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_23_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_23_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_22_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_22_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_21_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_21_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_20_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_20_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_19_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_19_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_18_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_18_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_17_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_17_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_16_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_16_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s5\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_11_s6\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_11_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s5\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/n_rot3_10_s6\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_10_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/a_reg_0\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_invert_s4\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/b_reg_0\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_use_imm_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s4\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(12),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(28),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/biu_rdy_s5\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_dside,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_dsb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_30_29_reg\(30));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s5\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/n115_s6\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_n115_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_7_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(9),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(10),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(11));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_5_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_5_7,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_rx_buf\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(5),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(14),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s4\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(30),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(29),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(29),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(12),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(28),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(28),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(27),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(27),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s5\: LUT4
generic map (
  INIT => X"3553"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(25),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(25),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(8),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s5\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_tbit_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(24),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(24),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(7),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s5\: LUT4
generic map (
  INIT => X"004F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_10,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(23),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(23),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(6),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(22),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(22),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s3\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(21),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_21_s4\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(21),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(21),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(20),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(20),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s5\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(19),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s5\: LUT3
generic map (
  INIT => X"1E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_12,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(19),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(18),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(18),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s5\: LUT4
generic map (
  INIT => X"3AA3"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s6\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(18),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(17),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s5\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(17),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(16),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(16),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s5\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(15),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s5\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_10,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(15),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(15),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(30),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(13),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(29),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s5\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s3\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s5\: LUT4
generic map (
  INIT => X"0BF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(27),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s5\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_12,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s3\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_10_s4\: LUT4
generic map (
  INIT => X"0BF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_7,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(25),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s5\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_9_s6\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s5\: LUT4
generic map (
  INIT => X"A33A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(23),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s4\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s5\: LUT4
generic map (
  INIT => X"C55C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_15,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(20),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s4\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(19),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s5\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(18),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s7\: LUT4
generic map (
  INIT => X"BCE8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/lu_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s3\: LUT4
generic map (
  INIT => X"5335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_8,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s4\: LUT3
generic map (
  INIT => X"3A"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_ext_ex2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_0_s5\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_0_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg1\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s17\: LUT4
generic map (
  INIT => X"4001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_24,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s4\: LUT3
generic map (
  INIT => X"53"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(21),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s4\: LUT4
generic map (
  INIT => X"BBF0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_7_s5\: LUT4
generic map (
  INIT => X"533F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_7_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s5\: LUT4
generic map (
  INIT => X"F5CF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s4\: LUT4
generic map (
  INIT => X"BB0F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s12\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_15,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_21_7,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s13\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_10,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s14\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_6);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s15\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_18,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_11,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_10_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s16\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_19,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1629_s17\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1629_20,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_9_10,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_8,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_11,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_8);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s15\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s16\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(26),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s17\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1631_s18\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1631_21,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_last_uncond_phase_ex_s8\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_last_uncond_phase_ex_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_first_pop_pc_ex_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s9\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_2,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s10\: LUT4
generic map (
  INIT => X"3002"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_18,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s11\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_19);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s12\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_20,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s13\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_16,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_21,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_22,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s7\: LUT4
generic map (
  INIT => X"F5CF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s8\: LUT4
generic map (
  INIT => X"03F5"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s9\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s8\: LUT4
generic map (
  INIT => X"0FBB"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s9\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s5\: LUT4
generic map (
  INIT => X"F2D8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_10,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_14,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s6\: LUT4
generic map (
  INIT => X"FA0C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_12);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s13\: LUT3
generic map (
  INIT => X"0D"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s14\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_17,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_second_ex_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ld_slow_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_load_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_w_phase_ex_s15\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_w_phase_ex_18,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_shift_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s7\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_ctl_ex_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_c_flag_mux_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_nxt_c_flag_mux_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(16),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s6\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(19),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(20),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(21));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s7\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(17),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s8\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(31),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(29));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s6\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s8\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(10),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(20),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(4),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s7\: LUT4
generic map (
  INIT => X"07F8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s8\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s7\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_18_s8\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_18_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(16),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s6\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(28),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_12_s7\: LUT4
generic map (
  INIT => X"E01F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_12_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s6\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(24),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s7\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s6\: LUT3
generic map (
  INIT => X"35"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(22),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s4\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/rot3\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_r_amt4_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_6_s6\: LUT4
generic map (
  INIT => X"5F30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_6_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s5\: LUT3
generic map (
  INIT => X"7C"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_1_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s14\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s15\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_18,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s16\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_20,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s18\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_21,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/br_lr_de_s19\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_22,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s9\: LUT4
generic map (
  INIT => X"5F30"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_5_s10\: LUT4
generic map (
  INIT => X"3BB0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_5_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s7\: LUT4
generic map (
  INIT => X"F503"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s9\: LUT4
generic map (
  INIT => X"3BB0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS_1_s3\: LUT4
generic map (
  INIT => X"0544"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s3\: LUT4
generic map (
  INIT => X"1400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_ppb,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_data_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de_5_s4\: LUT4
generic map (
  INIT => X"C055"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_instr_de\(5),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_6_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_fe_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_0_s1\: LUT4
generic map (
  INIT => X"EEAF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_0,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex_1_s1\: LUT4
generic map (
  INIT => X"AAFB"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf1_mux_ctl_ex\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_ex_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n650_s6\: LUT4
generic map (
  INIT => X"2A00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n650_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z_1_s0\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/swz_ctl_de_Z\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl_1_s2\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_mask_ctl\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_flags_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/wptr_de_Z_2_s6\: LUT3
generic map (
  INIT => X"65"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_2_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr_s1\: LUT4
generic map (
  INIT => X"FFEA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_update_ipsr,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n207,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_up_ipsr_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nvic_excpt_ret_taken);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_n_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_n_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_mul_de_4,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/update_c_s2\: LUT4
generic map (
  INIT => X"5400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_c,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_update_v_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_22_s2\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_22_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(21),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_21,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/inter_tbit_s1\: LUT4
generic map (
  INIT => X"0544"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_inter_tbit,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_wr_en_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_wr_en,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_ahb_rd_en_s9\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_HTRANS_1,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_ppb,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_ahb_rd_en);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_7_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(7),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_6_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(0),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_irq_pri_lvl_wr_en_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num_4_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_main/nvic_excpt_pend_num\(4),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_hdf,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_pend_nmi,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_fast_hdf,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_tree_pend_tree_Z);
n8_s1: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => n8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_SYSRESETREQ_Z,
  I1 => hwRstn_d);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort_1_s5\: LUT4
generic map (
  INIT => X"6700"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/AddrOutPort\(1),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_8,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_AddrOutPort_1_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s2\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_9,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/AHB2HSEL_s2\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s3\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_10,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/first32_de_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_de_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_pop_pc_de_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_2_s2\: LUT4
generic map (
  INIT => X"002A"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_4_s2\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/n274_s39\: LUT4
generic map (
  INIT => X"7000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n274_49,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_2_s21\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_2_s21\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo\(2),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/sext_half_Z_s0\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_sext_half_Z,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_three_phase_de,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z_0_s0\: LUT4
generic map (
  INIT => X"82FF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/lu_ctl_Z\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(6),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s4\: LUT4
generic map (
  INIT => X"0111"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/n936_s4\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_n936_8,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_irq_actv,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first_ex_phase,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_load_xpsr_ex,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_prev\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_overflow_s0\: LUT4
generic map (
  INIT => X"2442"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_alu_dec_u_adder_au_overflow,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_mux_a\(31),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_invert_b_ex_Z,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int\(31));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_3_s6\: LUT4
generic map (
  INIT => X"A800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_3_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s9\: LUT4
generic map (
  INIT => X"1F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n107_s5\: LUT4
generic map (
  INIT => X"1011"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_irack,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_int_rack_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_irack);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_1_s0\: LUT4
generic map (
  INIT => X"5044"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_7,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_31_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata_18_s1\: LUT3
generic map (
  INIT => X"EA"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(18),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/nxt_o_hrdata\(14),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_i_ahb_rd_en,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_ahb_nxt_o_hrdata_16);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_0_s0\: LUT3
generic map (
  INIT => X"BF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0_1_s0\: LUT3
generic map (
  INIT => X"BF"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_tree/u_pri_lvl0/high_lvl0\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_lvl\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/irq_i_en\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_nvic/u_ahb/i_pend_state\(5));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"FBFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb10/trans_valid_s1\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HREADYMUX,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"FBFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb12/trans_valid_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HREADYMUX);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_22_s0\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(22),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_22_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(22),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(22),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(22),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR_23_s0\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHADDR\(23),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_23_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(23),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(23),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(23),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_0_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d_1_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSIZE_d\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HSIZE\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegSize\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHWRITE_s0\: LUT4
generic map (
  INIT => X"88A0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_RegWrite,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHWRITE_s0\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHWRITE,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_RegWrite,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHPROT_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HWRITE_d_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HWRITE_d,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_RegWrite,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_asel_write,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/AHB4HSEL_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage7/uOutputArb/NoPortNext_s4\: LUT4
generic map (
  INIT => X"8FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_11,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPort,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_4_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_4,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(2),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt_5_s8\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n460_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_22,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n538_23);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n615_s4\: LUT4
generic map (
  INIT => X"0051"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/data_cnt\(0),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_wait_one_tick_done_9,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n615_7,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_data_cnt_5_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/two_phase_de_s8\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_two_phase_de_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1349_s6\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1349_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_int_fault_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_2_s3\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_cycle_count_ex_2,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex_0_s2\: LUT4
generic map (
  INIT => X"4441"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_cycle_count_ex\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/cycle_count_ex\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_d_done_ex_s2\: LUT3
generic map (
  INIT => X"54"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_d_done_ex_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_d_done_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first_6_s2\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_first\(6),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_r_list_ex\(4),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_r_list_first_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_invert_b_ex2_s7\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_invert_b_ex2_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/sbit_de_s1\: LUT4
generic map (
  INIT => X"9000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_sbit_de,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rf_mux_ctl_de_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_s37\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_ld_pc,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_instr_de_3_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_mode_s39\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode_50,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_mode,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_19_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_19,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(18),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(17),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_18_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_10_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_13_s2\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_6,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s8\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_12,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_nvic_u_main_lockup_pend,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_instr_faulted_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_int_fault_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_wfault);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s6\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_47,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_SlaveSel,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HREADYMUX,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/trans_valid_s2\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid_6,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s11\: LUT3
generic map (
  INIT => X"BF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_49,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_SlaveSel,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s12\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_51,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_SlaveSel,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HREADYMUX,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s13\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_53,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_SlaveSel,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HREADYMUX,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s9\: LUT4
generic map (
  INIT => X"CFAA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_55,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HREADYMUX_d,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_SlaveSel,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s10\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_57,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_SlaveSel,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HREADYMUX,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/trans_valid_s1\: LUT4
generic map (
  INIT => X"4044"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s4\: LUT4
generic map (
  INIT => X"0080"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_4,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_25,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s27\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_33,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_11_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(10),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(8),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(9),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_6_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(5),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(3),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_i_3);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_0_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n97_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n97,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n416_s4\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n416_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n764_4,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/c_status\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n95_s1\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n95,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n90_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n90_6,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_2_s10\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_2_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s6\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_10,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_micro_code_de_Z,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/rptr_a_de_Z_2_s6\: LUT3
generic map (
  INIT => X"0B"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_rptr_a_de_Z_2_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_a_use_pc_Z_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_s38\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_excpt_inv_imm_48,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s5\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_7_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_8_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(7),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/DTCMADDR_Z_6_s2\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_DTCMADDR_Z_6_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(5),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_30_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_rot_7_s10\: LUT4
generic map (
  INIT => X"0155"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_rot_7_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/swz_ctl_ex_Z\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_1_s1\: LUT4
generic map (
  INIT => X"1F00"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_1);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z_0_s3\: LUT4
generic map (
  INIT => X"1F00"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/DTCMBYTEWR_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/swz_addr\(1),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_DTCMBYTEWR_Z_0_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_4_s1\: LUT4
generic map (
  INIT => X"A200"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(4),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_3_s1\: LUT4
generic map (
  INIT => X"5100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(3),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_n_rot3_27_6,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_2_s3\: LUT4
generic map (
  INIT => X"5100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(2),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_2,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_1_s2\: LUT4
generic map (
  INIT => X"5100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_1,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_0_s3\: LUT4
generic map (
  INIT => X"5100"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_amt_0,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/shift_op_Z\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/iAddrInPort_1_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_iAddrInPort_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_n64,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/iAddrInPort_1_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_iAddrInPort_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_n64,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/Readyout0_s7\: LUT4
generic map (
  INIT => X"F0BB"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_HREADYOUTS_59,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HREADYMUX,
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uMatrixDecodeS0/DataOutPort\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/iAddrInPort_0_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_iAddrInPort_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_n59,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/trans_valid_s1\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_trans_valid,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_trans_valid,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_SlaveSel,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_trdy_s4\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy_10,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n742);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n752_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n752,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n163_s1\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n163,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_trdy,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_reg_wr,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s5\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_5,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(6),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(7));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHREADYMUX_s0\: LUT4
generic map (
  INIT => X"45FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/rwdata_reg_31_s4\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_rwdata_reg_31,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(2),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_next_state_0_18,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_0_s0\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(0),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(0),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_1x_0_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_1_s0\: LUT4
generic map (
  INIT => X"111F"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z_0_s0\: LUT4
generic map (
  INIT => X"4440"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_size_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_half_ex_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z_0_s2\: LUT4
generic map (
  INIT => X"00A8"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_addr_Z\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ls_byte_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_rd_ex,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_addr_Z_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_rf_mux_ctl_ex_2_s7\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_rf_mux_ctl_ex_2_11,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_1_10,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_wdata_mux_ctl_ex_1_s2\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_wdata_mux_ctl_ex_1,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n619_s4\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n619_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(6),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/msr_de_s2\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_msr_de_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/imm_held\(5),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n840_s2\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n840_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(0),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n839_s2\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n839_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(1),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n838_s2\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n838_6,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(2),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s7\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wptr_decoded\(3),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/reg_sel\(3),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_ldm_base_load_s2\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1155_3,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_lsm_last_d_phase_ex,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n837_s8\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n837_14,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_wptr_de_Z_0_5,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s9\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/tbit_de_s10\: LUT4
generic map (
  INIT => X"0004"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_tbit_de_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state_0_s59\: LUT4
generic map (
  INIT => X"5553"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/nxt_excpt_state\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_nxt_excpt_state_0_76,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state\(4));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/iAddrInPort_1_s4\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_iAddrInPort_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_n64,
  I1 => EXTFLASH0HREADYOUT_d,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_SlaveSel);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n92_s1\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n92,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88_4,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n312_s4\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n312_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw04_cs,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw08_cs,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw0c_cs,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_dw10_cs);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/hwdata_en_s2\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/ahb_addr_state_0x\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_14,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_biu_commit_reg,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x_0_s3\: LUT4
generic map (
  INIT => X"0045"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_core_req_state_0x\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_core_req_state_0x_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/start_data_s2\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_start_data,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_hwdata_en);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_0_s4\: LUT4
generic map (
  INIT => X"8A00"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(0),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_haddr_en_13,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x_1_s8\: LUT3
generic map (
  INIT => X"45"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_ahb_addr_state_0x\(1),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_addr_state_0x_1,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/nxt_biu_rfault_s2\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_rfault_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_ahb_data_state_0,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_dsel_write,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_nxt_biu_wfault_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n475_s8\: LUT4
generic map (
  INIT => X"0004"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n475_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_r_list_Z_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_r_list_Z_9,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(11),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(14));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage14/uOutputArb/NoPortNext_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_11,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_28,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_29,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_30,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s2\: LUT4
generic map (
  INIT => X"88A0"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(30),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s5\: LUT4
generic map (
  INIT => X"5300"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_31);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_30_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(30),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(30),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(30),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_state_0_s28\: LUT4
generic map (
  INIT => X"0015"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_state_0_35,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_0,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_tx_tick_cnt_3,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_tick_cnt\(3),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_ctrl\(6));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/read_mux_byte0_6_s6\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_6_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(3),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(4),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/ahb2apb_paddr\(5),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_7_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_1_s0\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(1),
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(1),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_9_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(9),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_9_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_8_s9\: LUT4
generic map (
  INIT => X"44F4"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(8),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_6,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_15_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(15),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_15_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_14_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(14),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_14_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_13_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(13),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_13_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_12_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(12),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_12_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_11_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(11),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_11_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_10_s5\: LUT4
generic map (
  INIT => X"2F22"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(10),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_byte_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ze_byte_wb_Z,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_10_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_1_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_1_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_5_s6\: LUT4
generic map (
  INIT => X"F800"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_5_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s8\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_29_s7\: LUT4
generic map (
  INIT => X"1500"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_29_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_tbit_9);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s8\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_28_s7\: LUT4
generic map (
  INIT => X"01FE"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_28_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_31_s7\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_31_10);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_30_s8\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_30_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s8\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(0),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_11);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s8\: LUT4
generic map (
  INIT => X"FE00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s8\: LUT4
generic map (
  INIT => X"001F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s9\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_2_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_2_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_4_s6\: LUT4
generic map (
  INIT => X"807F"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_4_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(4),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/m_amt_ex2\(3),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mul_shft_u_shft_m_invert_ex2);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_28_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(28),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(28),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(28),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_3_s10\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_3_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(8),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_4_s10\: LUT4
generic map (
  INIT => X"3335"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_4_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(9),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/LoadReg_s1\: LUT4
generic map (
  INIT => X"4F00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_LoadReg,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uMatrixDecodeS0_Readyout0,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_DataValid,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_31_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(31),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(31),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(31),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/imm_ex2_9_s6\: LUT4
generic map (
  INIT => X"0600"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_imm_ex2_9_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(12),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(13),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/nxt_dreq_wr_ex_s3\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_dreq_wr_ex_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_store_de_4);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_pop_de_s2\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_pop_de);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/stm_push_de_s3\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de_7,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_stm_push_de,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_br_lr_de_5,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_29_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(29),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(29),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(29),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_addr_24_s2\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_addr_24_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_24,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ireq_ldpc,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_biu_write_Z);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/uOutputArb/NoPortNext_s4\: LUT4
generic map (
  INIT => X"00AC"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HADDR_d_26);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_25_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(25),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(25),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(25),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_26_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(26),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(26),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(26),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s5\: LUT4
generic map (
  INIT => X"5300"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_13,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_uOutputArb_NoPortNext_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage12/uOutputArb/NoPortNext_s3\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_uOutputArb_NoPortNext_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_uOutputArb_NoPortNext_11);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_24_s0\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(24),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(24),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(24),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf_7_s2\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_tx_shift_buf\(7),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_tx_buf\(7),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_5,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n385_s3\: LUT4
generic map (
  INIT => X"ABAA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385_5,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_state\(2),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/tx_overrun_s1\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_overrun,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n385,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n88,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_tx_buf_full);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/use_c_flag_de_Z_s6\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_13,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z_9,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_use_c_flag_de_Z,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_first32_ex,
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(15));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n108_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n108,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n105_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/state_reg\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_31_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(31),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_31);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_30_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(30),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_30);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_29_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(29),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_29);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_28_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(28),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_28);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_27_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(27),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_27);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_26_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(26),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_26);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_25_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(25),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_25);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_24_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(24),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_24);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_23_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(23),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_23);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_22_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(22),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_22);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_21_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(21),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_21);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_20_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(20),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_20);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_19_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(19),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_19);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_18_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(18),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_18);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_17_s3\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(17),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_17);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s_16_s4\: LUT3
generic map (
  INIT => X"F2"
)
port map (
  F => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/mem_r_data_s\(16),
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_se_half_wb_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_8_7,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_mem_r_data_s_16);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/AHB1HSEL_s3\: LUT4
generic map (
  INIT => X"5300"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/AHB3HSEL_s4\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_10,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_6);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d_27_s0\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HADDR_d\(27),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegAddr\(27),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HADDR_Z\(27),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HPROT_d_0);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/APBINTHSEL_s0\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/NoPortNext_s4\: LUT4
generic map (
  INIT => X"E0FF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_11,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage4/uOutputArb/AddrInPort\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_uOutputArb_NoPortNext_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/n159_s3\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_n159_7,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_enable_4,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_read_mux_byte0_0_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i_0_s1\: LUT4
generic map (
  INIT => X"AAA3"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_i\(0),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_div\(4),
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_i\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHSEL_s3\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_9,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT_1_s0\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/APBEXTHPROT\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_7_s9\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_7_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(7));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_11_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_11_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(11));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_13_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_13_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(13));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_14_s9\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_14_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(14));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_15_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_15_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(15));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_17_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_17_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(17));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_19_s9\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_19_14,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(19));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_22_s9\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_22_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(22));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_23_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_23_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(23));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_25_s9\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_25_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(25));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_27_s10\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_27_16,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(27));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/dp_ipsr_6_s10\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_dp_ipsr_6_17,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(6));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_8_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_8_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(8));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_16_s7\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_16_12,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(16));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_20_s8\: LUT3
generic map (
  INIT => X"B0"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_20_13,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(20));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_rf1_mux/rf1_mux_out_26_s9\: LUT4
generic map (
  INIT => X"4500"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_rf1_mux_rf1_mux_out_26_15,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rf_mux_ctl_ex_Z\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(26));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_5_s4\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_5_8,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(0),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_31_s6\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_31_10,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(2),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_decode/xpsr_m_ctl_ex\(1),
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/biu_wdata_1_s3\: LUT4
generic map (
  INIT => X"5355"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1_7,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/hold_reg2\(1),
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_biu_wdata_1,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(0),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/wdata_mux_ctl_ex_Z\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb5/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb5_AHB5HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage8_AHB5HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb11/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb11_AHB11HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage14_AHB11HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb9_AHB9HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage12_AHB9HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb8/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb8_AHB8HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage11_AHB8HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb4/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb4_AHB4HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage7_AHB4HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb6/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb6_AHB6HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage9_AHB6HSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_internet/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_internet_AHB2HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_spi_flash_AHB3HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_8);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_p_sse050_interconnect_f0_ahb_to_apb_e/apb_select_s1\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_p_sse050_interconnect_f0_ahb_to_apb_e_apb_select,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHREADYMUX,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL_9);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/apb_select_s1\: LUT4
generic map (
  INIT => X"E000"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHREADYMUX,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_can/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_can_AHB1HREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_7);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_gpio/nxt_hreadyout_s1\: LUT4
generic map (
  INIT => X"1FFF"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_nxt_hreadyout,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb_gpio_GPIOHREADYOUT,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage0_GPIOHSEL);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d_1_s1\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HTRANS_d\(1),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_ahb/HTRANS\(1),
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HSEL_d_s6\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d_12,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d_1_s0\: LUT4
generic map (
  INIT => X"000B"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/EXTFLASH0HPROT_d\(1),
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uInputStage0/RegProt\(1),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uInputStage0_PendTranReg,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/nxt_int_rack_s2\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_nxt_int_rack_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_fetch_phase,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dwack_s1\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_dwack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_drack_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_drack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_dreq_wr_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_irack_s1\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_u_mem_ctl_nxt_irack,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n108_6,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/n1279_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_n1279,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_halt_hold1_ex_Z,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_spec_s1\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex_spec,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_hold_reg2_mask,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/adv_de_to_ex_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_adv_de_to_ex,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_loaded,
  D => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1161,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/SlaveSel_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HSEL,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/SlaveSel_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_SlaveSel,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HSEL,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_reg_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_reg,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_set,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_3_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(3),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3_9,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_1_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(1),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_1,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_0,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/baud_updated_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_2_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(2),
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_tick_cnt_2,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_1_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(1),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(1),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(0),
  D => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(0),
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/read_wait_done_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_read_wait_done,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225_14,
  CLK => EXTFLASH0HCLK_d,
  CLEAR => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n1161_s5\: LUT4
generic map (
  INIT => X"32AA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n1161,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base_loaded,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_ldm_base,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_nxt_ldm_base_load_6,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HSEL_s1\: LUT4
generic map (
  INIT => X"30BA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_SlaveSel,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_uOutputArb_NoPortNext_8,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage13/AHB10HREADYMUX_s0\: LUT2
generic map (
  INIT => X"D"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_AHB10HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage13_SlaveSel,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb10_AHB10HREADYOUT);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HSEL_s1\: LUT4
generic map (
  INIT => X"30BA"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HSEL,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_SlaveSel,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPort,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_uOutputArb_NoPortNext_9,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage15/AHB12HREADYMUX_s0\: LUT2
generic map (
  INIT => X"D"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_AHB12HREADYMUX,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage15_SlaveSel,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_ahb12_AHB12HREADYOUT);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_p_sse050_interconnect_f0_ahb_to_apb/sample_wdata_set_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_sample_wdata_set,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_apb_select,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage4_APBINTHWRITE);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_3_s4\: LUT4
generic map (
  INIT => X"DEEE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3_9,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(3),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_3,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/n360_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_n360,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_1_s3\: LUT4
generic map (
  INIT => X"FABE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_1,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_baud_cntr_f_0_s3\: LUT3
generic map (
  INIT => X"BE"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_baud_cntr_f_0,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_baud_updated,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reload_i,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/reg_baud_cntr_f\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/write_enable10_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable10,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n97,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_write_enable00_4);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_2_s3\: LUT4
generic map (
  INIT => X"1222"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_nxt_rx_tick_cnt_2,
  I0 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(2),
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_rx_state_inc_4,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/update_rx_tick_cnt_s2\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt_8,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_1_s3\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(1),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(1),
  I3 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt_0_s3\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/nxt_rx_tick_cnt\(0),
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_update_rx_tick_cnt,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_cmsdk_apb_uart_0_reg_baud_tick,
  I2 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_0/rx_tick_cnt\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s5\: LUT4
generic map (
  INIT => X"5400"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_read_wait_done,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_p_sse050_interconnect_f0_ahb_to_apb_ahb2apb_pwrite,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n105);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n225_s7\: LUT3
generic map (
  INIT => X"54"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n225_14,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_SPI_ACK_O,
  I1 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_read_wait_done,
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n108);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s43\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s47\: LUT4
generic map (
  INIT => X"CAAC"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_67,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_69,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(2),
  I3 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(3));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/n145_s2\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n145_6,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_5,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_n107_9,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/write_addr\(0));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s45\: LUT4
generic map (
  INIT => X"3CAA"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0_65,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I2 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5),
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_decode_n13);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_hi_0_s46\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_hi_0_65,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_cps_data,
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/instr_de\(5));
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/r_list_offset_lo_0_s48\: LUT2
generic map (
  INIT => X"9"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_r_list_offset_lo_0_69,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(0),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/rptr_b2_de\(1));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"FD00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_EXTFLASH0HSEL_d,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage6/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage6_uOutputArb_n64);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"FD00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_AHB1HSEL_9,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage1/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage1_uOutputArb_n64);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"FD00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_AHB2HSEL,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage2/uOutputArb/AddrInPort\(1),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage2_uOutputArb_n64);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"FD00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_AHB3HSEL_10,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage3/uOutputArb/AddrInPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage3_uOutputArb_n59);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/NoPortNext_s2\: LUT4
generic map (
  INIT => X"FD00"
)
port map (
  F => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPortNext,
  I0 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_APBEXTHSEL,
  I1 => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage5/uOutputArb/AddrInPort\(0),
  I2 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_NoPort,
  I3 => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage5_uOutputArb_n59);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pre_fetch_addr_11_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_11,
  I0 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(10),
  I1 => \M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/pc_Z\(9),
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_14_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_dp_pre_fetch_addr_5);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_ctrl/u_excpt/n314_s4\: LUT4
generic map (
  INIT => X"FEFF"
)
port map (
  F => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_u_excpt_n314,
  I0 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rfault,
  I1 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_4,
  I2 => M1_inst_u_CortexM1Integration_u_cortexm1_u_ahb_biu_rdy_5,
  I3 => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_ctrl_last_phase_ex);
\M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_fetch/n74_s2\: INV
port map (
  O => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74,
  I => EXTFLASH0HRESET_d);
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n390_s2\: INV
port map (
  O => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gw_apb_int_wrapper_u_integration_peripherals_u_gw_cmsdk_apb2_spi_n390,
  I => \u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_ssmask\(0));
\u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage10/uOutputArb/iNoPort_s3\: DFFP
generic map (
  INIT => '1'
)
port map (
  Q => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_NoPort,
  D => u_GowinCM1AhbExtWrapper_u_GowinCM1AhbExt_u_gowinahbext_u_bus_matrix_uOutputstage10_uOutputArb_n48,
  CLK => EXTFLASH0HCLK_d,
  PRESET => M1_inst_u_CortexM1Integration_u_cortexm1_u_core_u_fetch_n74);
GND_s81: GND
port map (
  G => GND_0);
VCC_s75: VCC
port map (
  V => VCC_0);
GSR_0: GSR
port map (
  GSRI => VCC_0);
end beh;
