0README
	this file.

base_bank
	base single and dual port memories
	for FPGA impl.

base_bank_asic
	base single and dual port memories
	for ASIC impl.

base_bank_image
	base single and dual port memories
	for IMAGE impl.

common
	common design units for ordered/unordered
	memory subsytems.

strictly_ordered
	design units for strictly ordered memory
        subsystems.

unordered
	design units for un-ordered memory
        subsystems.
