// Seed: 78123854
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic id_14,
    output id_15,
    output id_16,
    input id_17,
    output id_18,
    output id_19,
    output logic id_20
);
  logic id_21;
  logic id_22;
  assign id_18 = id_22;
  type_35(
      1, 1
  );
  logic id_23;
  assign id_16 = 1;
  assign id_21 = id_10;
  logic id_24 = id_4 == 1;
  type_37(
      1, 1'd0, id_9, id_23
  );
  assign id_2  = id_5;
  assign id_19 = id_22;
  logic id_25 = id_1;
  always @(posedge 1 or posedge id_1) begin
    id_0 = id_17;
    id_2 = id_8;
  end
  logic id_26;
  logic id_27;
  assign id_18 = id_24;
  logic id_28;
  assign id_18 = 1;
endmodule
