Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Sep 21 16:49:57 2018
| Host             : Mei-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.073        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.916        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.1         |
| Junction Temperature (C) | 48.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |       11 |       --- |             --- |
| Slice Logic              |     0.038 |    34360 |       --- |             --- |
|   LUT as Logic           |     0.031 |    11031 |     53200 |           20.73 |
|   Register               |     0.003 |    17245 |    106400 |           16.21 |
|   LUT as Distributed RAM |     0.002 |      568 |     17400 |            3.26 |
|   CARRY4                 |     0.002 |      686 |     13300 |            5.16 |
|   LUT as Shift Register  |    <0.001 |      304 |     17400 |            1.75 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |      170 |     53200 |            0.32 |
|   Others                 |     0.000 |     1521 |       --- |             --- |
| Signals                  |     0.046 |    25342 |       --- |             --- |
| Block RAM                |     0.044 |     13.5 |       140 |            9.64 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.010 |       19 |       220 |            8.64 |
| I/O                      |     0.017 |       25 |       125 |           20.00 |
| PS7                      |     1.580 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     2.073 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.231 |       0.213 |      0.018 |
| Vccaux    |       1.800 |     0.076 |       0.059 |      0.017 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.724 |      0.035 |
| Vccpaux   |       1.800 |     0.085 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| I                                                                                          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                         |             2.0 |
| I                                                                                          | design_1_i/axi_dynclk_0/U0/PXL_CLK_5X_O                              |             2.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK0                       |            10.0 |
| clk_fpga_0                                                                                 | design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                |            10.0 |
| clk_fpga_1                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]          |             7.0 |
| clk_fpga_1                                                                                 | design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                |             7.0 |
| clk_wiz_0_clk_out2                                                                         | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| mmcm_fbclk_out                                                                             | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out            |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.916 |
|   cmos1_i2c_scl_iobuf                                                                             |     0.004 |
|   cmos1_i2c_sda_iobuf                                                                             |     0.004 |
|   dbg_hub                                                                                         |     0.004 |
|     inst                                                                                          |     0.004 |
|       BSCANID.u_xsdbm_id                                                                          |     0.004 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.003 |
|           U_ICON_INTERFACE                                                                        |     0.001 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_12_15                                                    |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |     0.002 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |     0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   design_1_i                                                                                      |     1.896 |
|     alinx_ov5640_0                                                                                |     0.009 |
|       inst                                                                                        |     0.009 |
|         cmos_8_16bit_m0                                                                           |    <0.001 |
|         ila.ila_0_m0                                                                              |     0.004 |
|           inst                                                                                    |     0.004 |
|             ila_core_inst                                                                         |     0.004 |
|               ila_trace_memory_inst                                                               |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                          |    <0.001 |
|                   inst_blk_mem_gen                                                                |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                       valid.cstr                                                                  |    <0.001 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|               u_ila_cap_ctrl                                                                      |    <0.001 |
|                 U_CDONE                                                                           |    <0.001 |
|                 U_NS0                                                                             |    <0.001 |
|                 U_NS1                                                                             |    <0.001 |
|                 u_cap_addrgen                                                                     |    <0.001 |
|                   U_CMPRESET                                                                      |    <0.001 |
|                   u_cap_sample_counter                                                            |    <0.001 |
|                     U_SCE                                                                         |     0.000 |
|                     U_SCMPCE                                                                      |     0.000 |
|                     U_SCRST                                                                       |    <0.001 |
|                     u_scnt_cmp                                                                    |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |     0.000 |
|                         DUT                                                                       |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|                   u_cap_window_counter                                                            |    <0.001 |
|                     U_WCE                                                                         |     0.000 |
|                     U_WHCMPCE                                                                     |     0.000 |
|                     U_WLCMPCE                                                                     |     0.000 |
|                     u_wcnt_hcmp                                                                   |     0.000 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |     0.000 |
|                         DUT                                                                       |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|                     u_wcnt_lcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |     0.000 |
|                             u_srlA                                                                |     0.000 |
|                             u_srlB                                                                |     0.000 |
|                             u_srlC                                                                |     0.000 |
|                             u_srlD                                                                |     0.000 |
|               u_ila_regs                                                                          |     0.002 |
|                 MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                              |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                 U_XSDB_SLAVE                                                                      |     0.002 |
|                 reg_15                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_16                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_17                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_18                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_19                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_1a                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_6                                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_7                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_8                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_80                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_81                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_82                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_83                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_84                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_85                                                                            |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |     0.000 |
|                 reg_887                                                                           |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |     0.000 |
|                 reg_88d                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_890                                                                           |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |     0.000 |
|                 reg_9                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_srl_fff                                                                       |    <0.001 |
|                 reg_stream_ffd                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_stream_ffe                                                                    |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |     0.000 |
|               u_ila_reset_ctrl                                                                    |    <0.001 |
|                 arm_detection_inst                                                                |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                 halt_detection_inst                                                               |    <0.001 |
|               u_trig                                                                              |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |     0.000 |
|                     DUT                                                                           |     0.000 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |     0.000 |
|                         u_srlA                                                                    |     0.000 |
|                         u_srlB                                                                    |     0.000 |
|                         u_srlC                                                                    |     0.000 |
|                         u_srlD                                                                    |     0.000 |
|                 U_TM                                                                              |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |     0.000 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |     0.000 |
|                           u_srlB                                                                  |     0.000 |
|                           u_srlC                                                                  |     0.000 |
|                           u_srlD                                                                  |     0.000 |
|               xsdb_memory_read_inst                                                               |    <0.001 |
|         xpm_fifo_async_inst                                                                       |     0.003 |
|           gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.003 |
|             gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|             gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|             gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|             gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|             gen_sdpram.xpm_memory_base_inst                                                       |     0.001 |
|             rdp_inst                                                                              |    <0.001 |
|             rdpp1_inst                                                                            |    <0.001 |
|             wrp_inst                                                                              |    <0.001 |
|             wrpp1_inst                                                                            |    <0.001 |
|             wrpp2_inst                                                                            |    <0.001 |
|             xpm_fifo_rst_inst                                                                     |    <0.001 |
|               gen_rst_ic.rrst_rd_inst                                                             |    <0.001 |
|                 gen_pipe_bit[1].pipe_bit_inst                                                     |    <0.001 |
|                 gen_pipe_bit[2].pipe_bit_inst                                                     |    <0.001 |
|               gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|               gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|               gen_rst_ic.wrst_wr_inst                                                             |    <0.001 |
|                 gen_pipe_bit[0].pipe_bit_inst                                                     |    <0.001 |
|                 gen_pipe_bit[1].pipe_bit_inst                                                     |    <0.001 |
|     axi_dynclk_0                                                                                  |     0.110 |
|       U0                                                                                          |     0.110 |
|         Inst_mmcme2_drp                                                                           |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                                   |     0.002 |
|     axi_smc                                                                                       |     0.038 |
|       inst                                                                                        |     0.038 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.007 |
|           m00_exit                                                                                |     0.007 |
|             inst                                                                                  |     0.007 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |     0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |     0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.008 |
|           m00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.004 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |     0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.002 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |     0.000 |
|                   gen_srls[6].srl_nx1                                                             |     0.000 |
|         s00_nodes                                                                                 |     0.007 |
|           s00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.004 |
|           s01_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.006 |
|           s01_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.002 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     axis_subset_converter_0                                                                       |     0.000 |
|       inst                                                                                        |     0.000 |
|     cmos_rst                                                                                      |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     edge_detector_0                                                                               |     0.053 |
|       inst                                                                                        |     0.053 |
|         AXIvideo2Mat_U0                                                                           |     0.001 |
|         AddWeighted_U0                                                                            |     0.022 |
|           edge_detector_fadlbW_U51                                                                |     0.004 |
|             edge_detector_ap_fadd_5_full_dsp_32_u                                                 |     0.004 |
|               U0                                                                                  |     0.004 |
|                 i_synth                                                                           |     0.004 |
|                   ADDSUB_OP.ADDSUB                                                                |     0.004 |
|                     SPEED_OP.DSP.OP                                                               |     0.004 |
|                       A_IP_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       B_IP_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                                      |     0.001 |
|                         CIN_DELAY                                                                 |     0.000 |
|                           i_pipe                                                                  |     0.000 |
|                         DSP2                                                                      |    <0.001 |
|                         LEAD16_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         LRG_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                          |     0.000 |
|                           i_pipe                                                                  |     0.000 |
|                         SUM_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         SUM_LSBS_DELAY                                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         VALID_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         VALID_LRG_DELAY                                                           |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                                     |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                                      |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                         Z_14_LZD_DELAY                                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                       DSP48E1_BODY.EXP                                                            |    <0.001 |
|                         A_EXP_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         BMA_EXP_DELAY                                                             |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         B_EXP_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         CANCELLATION_DELAY                                                        |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         COND_DET_A                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                             CARRY_ZERO_DET                                                        |    <0.001 |
|                         COND_DET_B                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                             CARRY_ZERO_DET                                                        |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                                     |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                        |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                  |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         NUMB_CMP                                                                  |    <0.001 |
|                           NOT_FAST.CMP                                                            |    <0.001 |
|                             C_CHAIN                                                               |    <0.001 |
|                         STATE_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                                       |    <0.001 |
|                         FULL_USAGE_DSP.LOD                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                                  |    <0.001 |
|                       OP                                                                          |    <0.001 |
|           edge_detector_fadlbW_U52                                                                |     0.004 |
|             edge_detector_ap_fadd_5_full_dsp_32_u                                                 |     0.003 |
|               U0                                                                                  |     0.003 |
|                 i_synth                                                                           |     0.003 |
|                   ADDSUB_OP.ADDSUB                                                                |     0.003 |
|                     SPEED_OP.DSP.OP                                                               |     0.003 |
|                       A_IP_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                                      |    <0.001 |
|                         CIN_DELAY                                                                 |     0.000 |
|                           i_pipe                                                                  |     0.000 |
|                         DSP2                                                                      |    <0.001 |
|                         LEAD16_DELAY                                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         LRG_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         SUB_ADD_IP_DELAY                                                          |     0.000 |
|                           i_pipe                                                                  |     0.000 |
|                         SUM_DELAY                                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         SUM_LSBS_DELAY                                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         VALID_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         VALID_LRG_DELAY                                                           |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         ZERO_14_DET.CARRY_MUX                                                     |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                                      |     0.000 |
|                           CARRY_ZERO_DET                                                          |     0.000 |
|                         Z_14_LZD_DELAY                                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                       DSP48E1_BODY.EXP                                                            |    <0.001 |
|                         A_EXP_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         BMA_EXP_DELAY                                                             |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         CANCELLATION_DELAY                                                        |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         COND_DET_A                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                            |    <0.001 |
|                             CARRY_ZERO_DET                                                        |    <0.001 |
|                         COND_DET_B                                                                |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                            |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                                     |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                        |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                  |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         NUMB_CMP                                                                  |    <0.001 |
|                           NOT_FAST.CMP                                                            |    <0.001 |
|                             C_CHAIN                                                               |    <0.001 |
|                         STATE_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                                 |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                                       |    <0.001 |
|                         FULL_USAGE_DSP.LOD                                                        |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                                 |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                            |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                                  |    <0.001 |
|                       OP                                                                          |    <0.001 |
|           edge_detector_fmumb6_U53                                                                |     0.002 |
|             edge_detector_ap_fmul_2_max_dsp_32_u                                                  |     0.002 |
|               U0                                                                                  |     0.002 |
|                 i_synth                                                                           |     0.002 |
|                   MULT.OP                                                                         |     0.002 |
|                     EXP                                                                           |    <0.001 |
|                       COND_DET_A                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                             |    <0.001 |
|                       EXP_PRE_RND_DEL                                                             |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       SIG_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       STATE_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     MULT                                                                          |     0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                            |     0.001 |
|                         DSP1                                                                      |    <0.001 |
|                         DSP2                                                                      |    <0.001 |
|                     OP                                                                            |    <0.001 |
|                     R_AND_R                                                                       |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                                        |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                            |    <0.001 |
|           edge_detector_fmumb6_U54                                                                |     0.002 |
|             edge_detector_ap_fmul_2_max_dsp_32_u                                                  |     0.002 |
|               U0                                                                                  |     0.002 |
|                 i_synth                                                                           |     0.002 |
|                   MULT.OP                                                                         |     0.002 |
|                     EXP                                                                           |    <0.001 |
|                       COND_DET_A                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                             |    <0.001 |
|                       EXP_PRE_RND_DEL                                                             |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       SIG_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       STATE_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     MULT                                                                          |     0.001 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                            |     0.001 |
|                         DSP1                                                                      |    <0.001 |
|                         DSP2                                                                      |    <0.001 |
|                     OP                                                                            |    <0.001 |
|                     R_AND_R                                                                       |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                                        |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                            |    <0.001 |
|           edge_detector_fpeocq_U57                                                                |    <0.001 |
|             edge_detector_ap_fpext_0_no_dsp_32_u                                                  |    <0.001 |
|               U0                                                                                  |    <0.001 |
|                 i_synth                                                                           |    <0.001 |
|                   FLT_TO_FLT_OP.SPD.OP                                                            |    <0.001 |
|                     EXP                                                                           |    <0.001 |
|                       COND_DET                                                                    |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|           edge_detector_sitncg_U55                                                                |    <0.001 |
|             edge_detector_ap_sitofp_4_no_dsp_32_u                                                 |    <0.001 |
|               U0                                                                                  |    <0.001 |
|                 i_synth                                                                           |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                            |    <0.001 |
|                     EXP                                                                           |    <0.001 |
|                       ZERO_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                       |    <0.001 |
|                       Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     LZE                                                                           |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ENCODE[1].MUX_0                                                             |    <0.001 |
|                         OP_DEL                                                                    |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                       ZERO_DET_CC_1                                                               |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                            |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                              |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                         |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       Z_C_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     NORM_SHIFT                                                                    |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     OP                                                                            |    <0.001 |
|                     ROUND                                                                         |    <0.001 |
|                       LOGIC.RND1                                                                  |     0.000 |
|                       LOGIC.RND2                                                                  |    <0.001 |
|                       RND_BIT_GEN                                                                 |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                       |     0.000 |
|                     Z_C_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|           edge_detector_sitncg_U56                                                                |    <0.001 |
|             edge_detector_ap_sitofp_4_no_dsp_32_u                                                 |    <0.001 |
|               U0                                                                                  |    <0.001 |
|                 i_synth                                                                           |    <0.001 |
|                   FIX_TO_FLT_OP.SPD.OP                                                            |    <0.001 |
|                     EXP                                                                           |    <0.001 |
|                       ZERO_DELAY                                                                  |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                       |    <0.001 |
|                       Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     LZE                                                                           |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ENCODE[1].MUX_0                                                             |    <0.001 |
|                         OP_DEL                                                                    |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                       ZERO_DET_CC_1                                                               |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                            |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                              |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                         |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       Z_C_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     NORM_SHIFT                                                                    |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     OP                                                                            |    <0.001 |
|                     ROUND                                                                         |    <0.001 |
|                       LOGIC.RND1                                                                  |     0.000 |
|                       LOGIC.RND2                                                                  |    <0.001 |
|                       RND_BIT_GEN                                                                 |     0.000 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                       |     0.000 |
|                     Z_C_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|         Block_proc232_U0                                                                          |    <0.001 |
|         CvtColor_1_U0                                                                             |    <0.001 |
|         CvtColor_U0                                                                               |     0.004 |
|           edge_detector_macdEe_U21                                                                |     0.001 |
|             edge_detector_macdEe_DSP48_2_U                                                        |     0.001 |
|           edge_detector_mulbkb_U19                                                                |    <0.001 |
|             edge_detector_mulbkb_DSP48_0_U                                                        |    <0.001 |
|         Duplicate_U0                                                                              |    <0.001 |
|         Filter2D102_U0                                                                            |     0.010 |
|           k_buf_0_val_3_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|           k_buf_0_val_4_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|           k_buf_0_val_5_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|         Filter2D_U0                                                                               |     0.009 |
|           k_buf_0_val_3_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|           k_buf_0_val_4_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|           k_buf_0_val_5_U                                                                         |     0.002 |
|             Filter2D102_k_bufeOg_ram_U                                                            |     0.002 |
|         Mat2AXIvideo_U0                                                                           |     0.001 |
|         edge_detector_AXILiteS_s_axi_U                                                            |    <0.001 |
|         grayImg_data_stream_s_U                                                                   |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         rgbSobel_data_stream_1_U                                                                  |    <0.001 |
|         rgbSobel_data_stream_2_U                                                                  |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         rgbSobel_data_stream_U                                                                    |    <0.001 |
|         sobelImg_data_stream_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         sobelImg_x_data_stre_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         sobelImg_y_data_stre_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         split0_data_stream_0_U                                                                    |    <0.001 |
|         split1_data_stream_0_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         srcImg_cols_V_c21_U                                                                       |    <0.001 |
|         srcImg_cols_V_c_U                                                                         |    <0.001 |
|         srcImg_data_stream_0_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         srcImg_data_stream_1_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         srcImg_data_stream_2_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         srcImg_rows_V_c20_U                                                                       |    <0.001 |
|         srcImg_rows_V_c_U                                                                         |    <0.001 |
|         start_for_AddWeigudo_U                                                                    |    <0.001 |
|         start_for_CvtColoqcK_U                                                                    |    <0.001 |
|         start_for_CvtColovdy_U                                                                    |    <0.001 |
|         start_for_DuplicarcU_U                                                                    |    <0.001 |
|         start_for_Filter2sc4_U                                                                    |    <0.001 |
|         start_for_Filter2tde_U                                                                    |    <0.001 |
|         start_for_Mat2AXIwdI_U                                                                    |    <0.001 |
|         start_for_threshopcA_U                                                                    |    <0.001 |
|         thresholdImg_data_st_U                                                                    |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         threshold_c_U                                                                             |    <0.001 |
|           U_fifo_w8_d6_A_ram                                                                      |    <0.001 |
|         thresholding_U0                                                                           |    <0.001 |
|     i2c_extender_0                                                                                |    <0.001 |
|     mem2stream_0                                                                                  |     0.044 |
|       inst                                                                                        |     0.044 |
|         Mat2AXIvideo_U0                                                                           |     0.001 |
|         img_cols_V_c10_U                                                                          |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_cols_V_c_U                                                                            |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_data_stream_0_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_data_stream_1_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_data_stream_2_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_rows_V_c9_U                                                                           |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_rows_V_c_U                                                                            |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         indexw_c_U                                                                                |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         mem2mat_U0                                                                                |     0.026 |
|           grp_dataflow_parent_loop_1_fu_193                                                       |     0.025 |
|             dataflow_in_loop_U0                                                                   |     0.025 |
|               Loop_0_proc_U0                                                                      |     0.001 |
|               cacheBuff_U                                                                         |     0.020 |
|               img_cols_V_c_U                                                                      |    <0.001 |
|                 U_fifo_w32_d1_A_ram                                                               |    <0.001 |
|               readmem_U0                                                                          |     0.004 |
|                 mem2stream_mul_32bkb_U7                                                           |    <0.001 |
|                   mem2stream_mul_32bkb_MulnS_0_U                                                  |    <0.001 |
|               start_for_Loop_0_cud_U                                                              |    <0.001 |
|         mem2stream_AXILiteS_s_axi_U                                                               |     0.004 |
|           int_baseAddr                                                                            |     0.003 |
|         mem2stream_pMemPort_m_axi_U                                                               |     0.010 |
|           bus_read                                                                                |     0.010 |
|             buff_rdata                                                                            |     0.006 |
|             fifo_rctl                                                                             |    <0.001 |
|             fifo_rreq                                                                             |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|             rs_rreq                                                                               |    <0.001 |
|         start_for_Mat2AXIdEe_U                                                                    |    <0.001 |
|     processing_system7_0                                                                          |     1.581 |
|       inst                                                                                        |     1.581 |
|     ps7_0_axi_periph                                                                              |     0.010 |
|       m01_couplers                                                                                |     0.001 |
|         auto_cc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|       m03_couplers                                                                                |     0.001 |
|         auto_cc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|       m04_couplers                                                                                |     0.001 |
|         auto_cc                                                                                   |     0.001 |
|           inst                                                                                    |     0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                       |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                        |    <0.001 |
|               handshake                                                                           |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                      |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                      |    <0.001 |
|       s00_couplers                                                                                |     0.005 |
|         auto_pc                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.005 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |     0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |     0.002 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |    <0.001 |
|         inst                                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rgb2dvi_0                                                                                     |     0.004 |
|       U0                                                                                          |     0.004 |
|         ClockSerializer                                                                           |    <0.001 |
|         DataEncoders[0].DataEncoder                                                               |    <0.001 |
|         DataEncoders[0].DataSerializer                                                            |    <0.001 |
|         DataEncoders[1].DataEncoder                                                               |    <0.001 |
|         DataEncoders[1].DataSerializer                                                            |    <0.001 |
|         DataEncoders[2].DataEncoder                                                               |    <0.001 |
|         DataEncoders[2].DataSerializer                                                            |    <0.001 |
|         LockLostReset                                                                             |    <0.001 |
|           SyncAsyncx                                                                              |    <0.001 |
|     rst_ps7_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     rst_ps7_0_142M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     stream2mem_0                                                                                  |     0.029 |
|       inst                                                                                        |     0.029 |
|         AXIvideo2Mat_U0                                                                           |     0.002 |
|         img_cols_V_c10_U                                                                          |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_cols_V_c_U                                                                            |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_data_stream_0_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_data_stream_1_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_data_stream_2_V_U                                                                     |    <0.001 |
|           U_fifo_w8_d1_A_ram                                                                      |    <0.001 |
|         img_rows_V_c9_U                                                                           |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         img_rows_V_c_U                                                                            |    <0.001 |
|           U_fifo_w32_d1_A_x_ram                                                                   |    <0.001 |
|         indexr_c_U                                                                                |    <0.001 |
|           U_fifo_w32_d2_A_ram                                                                     |    <0.001 |
|         mat2mem_U0                                                                                |     0.012 |
|           grp_dataflow_parent_loop_1_fu_145                                                       |     0.011 |
|             dataflow_in_loop_U0                                                                   |     0.011 |
|               Loop_0_proc56_U0                                                                    |    <0.001 |
|               cacheBuff_U                                                                         |     0.003 |
|               img_cols_V_c_U                                                                      |    <0.001 |
|                 U_fifo_w32_d1_A_ram                                                               |    <0.001 |
|               index_c_U                                                                           |    <0.001 |
|                 U_fifo_w32_d1_A_ram                                                               |    <0.001 |
|               r_c_U                                                                               |    <0.001 |
|                 U_fifo_w32_d1_A_ram                                                               |    <0.001 |
|               row_c_U                                                                             |    <0.001 |
|                 U_fifo_w31_d1_A_ram                                                               |    <0.001 |
|               writemem_U0                                                                         |     0.006 |
|                 stream2mem_mul_31bkb_U33                                                          |     0.004 |
|                   stream2mem_mul_31bkb_MulnS_0_U                                                  |     0.004 |
|         stream2mem_AXILiteS_s_axi_U                                                               |     0.004 |
|           int_baseAddr                                                                            |     0.003 |
|         stream2mem_pMemPort_m_axi_U                                                               |     0.009 |
|           bus_read                                                                                |    <0.001 |
|             buff_rdata                                                                            |    <0.001 |
|             rs_rdata                                                                              |    <0.001 |
|           bus_write                                                                               |     0.008 |
|             buff_wdata                                                                            |     0.004 |
|             bus_equal_gen.fifo_burst                                                              |    <0.001 |
|             fifo_resp                                                                             |    <0.001 |
|             fifo_resp_to_user                                                                     |    <0.001 |
|             fifo_wreq                                                                             |    <0.001 |
|             rs_wreq                                                                               |    <0.001 |
|           wreq_throttl                                                                            |    <0.001 |
|     util_ds_buf_0                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     util_ds_buf_1                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|     v_axi4s_vid_out_0                                                                             |     0.003 |
|       inst                                                                                        |     0.003 |
|         COUPLER_INST                                                                              |     0.003 |
|           generate_async_fifo.FIFO_INST                                                           |     0.003 |
|             XPM_FIFO_ASYNC_INST                                                                   |     0.003 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                |     0.003 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                      |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                  |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                     |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                               |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                   |    <0.001 |
|                 rdp_inst                                                                          |    <0.001 |
|                 rdpp1_inst                                                                        |    <0.001 |
|                 rst_d1_inst                                                                       |    <0.001 |
|                 wrp_inst                                                                          |    <0.001 |
|                 wrpp1_inst                                                                        |    <0.001 |
|                 wrpp2_inst                                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                                 |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                         |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                         |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                         |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                                 |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                                 |    <0.001 |
|         FORMATTER_INST                                                                            |    <0.001 |
|         SYNC_INST                                                                                 |    <0.001 |
|     v_tc_0                                                                                        |     0.013 |
|       U0                                                                                          |     0.013 |
|         U_TC_TOP                                                                                  |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                                  |     0.001 |
|         U_VIDEO_CTRL                                                                              |     0.012 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|               I_DECODER                                                                           |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                           |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                           |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                      |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                       |     0.002 |
|   hdmi_ddc_scl_iobuf                                                                              |     0.004 |
|   hdmi_ddc_sda_iobuf                                                                              |     0.004 |
+---------------------------------------------------------------------------------------------------+-----------+


