clk 1 bit bool
rst 1 bit sc_logic
vec_rsc_radr 12 bit_vector sc_lv
vec_rsc_q 32 bit_vector sc_lv
vec_rsc_triosy_lz 1 bit sc_logic
p_rsc_dat 32 bit_vector sc_lv
p_rsc_triosy_lz 1 bit sc_logic
r_rsc_dat 32 bit_vector sc_lv
r_rsc_triosy_lz 1 bit sc_logic
twiddle_rsc_radr 12 bit_vector sc_lv
twiddle_rsc_q 32 bit_vector sc_lv
twiddle_rsc_triosy_lz 1 bit sc_logic
twiddle_h_rsc_radr 12 bit_vector sc_lv
twiddle_h_rsc_q 32 bit_vector sc_lv
twiddle_h_rsc_triosy_lz 1 bit sc_logic
result_rsc_0_0_wadr 12 bit_vector sc_lv
result_rsc_0_0_d 32 bit_vector sc_lv
result_rsc_0_0_we 1 bit sc_logic
result_rsc_0_0_radr 12 bit_vector sc_lv
result_rsc_0_0_q 32 bit_vector sc_lv
result_rsc_triosy_0_0_lz 1 bit sc_logic
result_rsc_1_0_wadr 12 bit_vector sc_lv
result_rsc_1_0_d 32 bit_vector sc_lv
result_rsc_1_0_we 1 bit sc_logic
result_rsc_1_0_radr 12 bit_vector sc_lv
result_rsc_1_0_q 32 bit_vector sc_lv
result_rsc_triosy_1_0_lz 1 bit sc_logic
result_rsc_2_0_wadr 12 bit_vector sc_lv
result_rsc_2_0_d 32 bit_vector sc_lv
result_rsc_2_0_we 1 bit sc_logic
result_rsc_2_0_radr 12 bit_vector sc_lv
result_rsc_2_0_q 32 bit_vector sc_lv
result_rsc_triosy_2_0_lz 1 bit sc_logic
result_rsc_3_0_wadr 12 bit_vector sc_lv
result_rsc_3_0_d 32 bit_vector sc_lv
result_rsc_3_0_we 1 bit sc_logic
result_rsc_3_0_radr 12 bit_vector sc_lv
result_rsc_3_0_q 32 bit_vector sc_lv
result_rsc_triosy_3_0_lz 1 bit sc_logic
result_rsc_4_0_wadr 12 bit_vector sc_lv
result_rsc_4_0_d 32 bit_vector sc_lv
result_rsc_4_0_we 1 bit sc_logic
result_rsc_4_0_radr 12 bit_vector sc_lv
result_rsc_4_0_q 32 bit_vector sc_lv
result_rsc_triosy_4_0_lz 1 bit sc_logic
result_rsc_5_0_wadr 12 bit_vector sc_lv
result_rsc_5_0_d 32 bit_vector sc_lv
result_rsc_5_0_we 1 bit sc_logic
result_rsc_5_0_radr 12 bit_vector sc_lv
result_rsc_5_0_q 32 bit_vector sc_lv
result_rsc_triosy_5_0_lz 1 bit sc_logic
result_rsc_6_0_wadr 12 bit_vector sc_lv
result_rsc_6_0_d 32 bit_vector sc_lv
result_rsc_6_0_we 1 bit sc_logic
result_rsc_6_0_radr 12 bit_vector sc_lv
result_rsc_6_0_q 32 bit_vector sc_lv
result_rsc_triosy_6_0_lz 1 bit sc_logic
result_rsc_7_0_wadr 12 bit_vector sc_lv
result_rsc_7_0_d 32 bit_vector sc_lv
result_rsc_7_0_we 1 bit sc_logic
result_rsc_7_0_radr 12 bit_vector sc_lv
result_rsc_7_0_q 32 bit_vector sc_lv
result_rsc_triosy_7_0_lz 1 bit sc_logic
result_rsc_8_0_wadr 12 bit_vector sc_lv
result_rsc_8_0_d 32 bit_vector sc_lv
result_rsc_8_0_we 1 bit sc_logic
result_rsc_8_0_radr 12 bit_vector sc_lv
result_rsc_8_0_q 32 bit_vector sc_lv
result_rsc_triosy_8_0_lz 1 bit sc_logic
result_rsc_9_0_wadr 12 bit_vector sc_lv
result_rsc_9_0_d 32 bit_vector sc_lv
result_rsc_9_0_we 1 bit sc_logic
result_rsc_9_0_radr 12 bit_vector sc_lv
result_rsc_9_0_q 32 bit_vector sc_lv
result_rsc_triosy_9_0_lz 1 bit sc_logic
result_rsc_10_0_wadr 12 bit_vector sc_lv
result_rsc_10_0_d 32 bit_vector sc_lv
result_rsc_10_0_we 1 bit sc_logic
result_rsc_10_0_radr 12 bit_vector sc_lv
result_rsc_10_0_q 32 bit_vector sc_lv
result_rsc_triosy_10_0_lz 1 bit sc_logic
result_rsc_11_0_wadr 12 bit_vector sc_lv
result_rsc_11_0_d 32 bit_vector sc_lv
result_rsc_11_0_we 1 bit sc_logic
result_rsc_11_0_radr 12 bit_vector sc_lv
result_rsc_11_0_q 32 bit_vector sc_lv
result_rsc_triosy_11_0_lz 1 bit sc_logic
result_rsc_12_0_wadr 12 bit_vector sc_lv
result_rsc_12_0_d 32 bit_vector sc_lv
result_rsc_12_0_we 1 bit sc_logic
result_rsc_12_0_radr 12 bit_vector sc_lv
result_rsc_12_0_q 32 bit_vector sc_lv
result_rsc_triosy_12_0_lz 1 bit sc_logic
