// Seed: 3971544640
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output wand id_3,
    input wor id_4
);
  supply0 id_6 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input uwire id_2,
    output wand id_3,
    output uwire id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input uwire id_8,
    input tri0 id_9
);
  always begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_7,
      id_9
  );
endmodule
