<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WDC65C02-FPGA Integration: WD6502_Interface Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WDC65C02-FPGA Integration
   </div>
   <div id="projectbrief">This project integrates a WDC65C02 with an FPGA to implement a 6502 based microcomputer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">WD6502_Interface Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for WD6502_Interface:</div>
<div class="dyncontent">
 <div class="center">
  <img src="../../df/d64/class_w_d6502___interface.png" usemap="#WD6502_5FInterface_map" alt=""/>
  <map id="WD6502_5FInterface_map" name="WD6502_5FInterface_map">
<area href="../../d7/dff/class_memory_manager.html" alt="MemoryManager" shape="rect" coords="453,56,745,80"/>
<area href="../../dc/d32/class_r_a_m.html" alt="RAM" shape="rect" coords="0,0,292,24"/>
<area href="../../d6/d69/class_r_o_m.html" alt="ROM" shape="rect" coords="302,0,594,24"/>
<area href="../../d9/db3/class_p_i_o___l_e_d.html" alt="PIO_LED" shape="rect" coords="604,0,896,24"/>
<area href="../../db/dea/class_p_i_o__7_s_e_g___x__4.html" title="Seven segment x 4 LED display driver." alt="PIO_7SEG_X_4" shape="rect" coords="906,0,1198,24"/>
<area href="../../de/d34/classdesign__with__logic__probe___w_d6502___interface__0__1.html" alt="design_with_logic_probe_WD6502_Interface_0_1" shape="rect" coords="302,168,594,192"/>
<area href="../../db/d56/class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n.html" alt="T_WD65C02_INTEGRATION" shape="rect" coords="604,168,896,192"/>
<area href="../../da/d44/classdesign__with__logic__probe.html" alt="design_with_logic_probe" shape="rect" coords="302,224,594,248"/>
<area href="../../df/de7/classdesign__with__logic__probe__wrapper.html" alt="design_with_logic_probe_wrapper" shape="rect" coords="302,280,594,304"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/dad/class_w_d6502___interface_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:afd13b50585152f6756d196bf3f1c52ac"><td class="memItemLeft" align="right" valign="top"><a id="afd13b50585152f6756d196bf3f1c52ac" name="afd13b50585152f6756d196bf3f1c52ac"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#afd13b50585152f6756d196bf3f1c52ac">UNISIM</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a id="aa4b2b25246a821511120e3149b003563" name="aa4b2b25246a821511120e3149b003563"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:adacc07a04f984bf46826252244ff9f7f"><td class="memItemLeft" align="right" valign="top"><a id="adacc07a04f984bf46826252244ff9f7f" name="adacc07a04f984bf46826252244ff9f7f"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#adacc07a04f984bf46826252244ff9f7f">W65C02_DEFINITIONS</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="../../da/d1f/class_w65_c02___d_e_f_i_n_i_t_i_o_n_s.html"> &lt;W65C02_DEFINITIONS&gt;</a></td></tr>
<tr class="memitem:a0b4e29910fa9741df9382cff5f62bbdb"><td class="memItemLeft" align="right" valign="top"><a id="a0b4e29910fa9741df9382cff5f62bbdb" name="a0b4e29910fa9741df9382cff5f62bbdb"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a0b4e29910fa9741df9382cff5f62bbdb">VComponents</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a0d7b5b5412df0bf7fcbc00468907e554"><td class="memItemLeft" align="right" valign="top"><a id="a0d7b5b5412df0bf7fcbc00468907e554" name="a0d7b5b5412df0bf7fcbc00468907e554"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a0d7b5b5412df0bf7fcbc00468907e554">CLOCK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a81d302aefbb7db133dc340bbb1c477ac"><td class="memItemLeft" align="right" valign="top"><a id="a81d302aefbb7db133dc340bbb1c477ac" name="a81d302aefbb7db133dc340bbb1c477ac"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a81d302aefbb7db133dc340bbb1c477ac">RESET</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a79fc6a2594691db93d5a14c80a902ede"><td class="memItemLeft" align="right" valign="top"><a id="a79fc6a2594691db93d5a14c80a902ede" name="a79fc6a2594691db93d5a14c80a902ede"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a79fc6a2594691db93d5a14c80a902ede">SINGLESTEP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af8e57b27268841c268698ae91820198d"><td class="memItemLeft" align="right" valign="top"><a id="af8e57b27268841c268698ae91820198d" name="af8e57b27268841c268698ae91820198d"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#af8e57b27268841c268698ae91820198d">ADDRESS</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a58a8ed9ac75b548880e957fd2a4c5928"><td class="memItemLeft" align="right" valign="top"><a id="a58a8ed9ac75b548880e957fd2a4c5928" name="a58a8ed9ac75b548880e957fd2a4c5928"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a58a8ed9ac75b548880e957fd2a4c5928">DATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">inout</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a524a720b46cd1446c4f0405808659eef"><td class="memItemLeft" align="right" valign="top"><a id="a524a720b46cd1446c4f0405808659eef" name="a524a720b46cd1446c4f0405808659eef"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a524a720b46cd1446c4f0405808659eef">DATA_TO_CPU_TAP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9fdcd5fc8b48cf7e8c1e9a69e8e270bd"><td class="memItemLeft" align="right" valign="top"><a id="a9fdcd5fc8b48cf7e8c1e9a69e8e270bd" name="a9fdcd5fc8b48cf7e8c1e9a69e8e270bd"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a9fdcd5fc8b48cf7e8c1e9a69e8e270bd">DATA_FROM_CPU_TAP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a65d5ed7950876b1089e599653a1311aa"><td class="memItemLeft" align="right" valign="top"><a id="a65d5ed7950876b1089e599653a1311aa" name="a65d5ed7950876b1089e599653a1311aa"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a65d5ed7950876b1089e599653a1311aa">IRQB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a10b50b8226bc9a749371456c39608d67"><td class="memItemLeft" align="right" valign="top"><a id="a10b50b8226bc9a749371456c39608d67" name="a10b50b8226bc9a749371456c39608d67"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a10b50b8226bc9a749371456c39608d67">NMIB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad6be0c984b8992b9a2cb3e3115e62817"><td class="memItemLeft" align="right" valign="top"><a id="ad6be0c984b8992b9a2cb3e3115e62817" name="ad6be0c984b8992b9a2cb3e3115e62817"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#ad6be0c984b8992b9a2cb3e3115e62817">PHI2</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af93f523d81571afb977973bce65a5a3c"><td class="memItemLeft" align="right" valign="top"><a id="af93f523d81571afb977973bce65a5a3c" name="af93f523d81571afb977973bce65a5a3c"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#af93f523d81571afb977973bce65a5a3c">RDY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a709d97dc07b4c6441315470fb38f395c"><td class="memItemLeft" align="right" valign="top"><a id="a709d97dc07b4c6441315470fb38f395c" name="a709d97dc07b4c6441315470fb38f395c"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a709d97dc07b4c6441315470fb38f395c">RESB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af19436da829b946f31661e8e7dc06985"><td class="memItemLeft" align="right" valign="top"><a id="af19436da829b946f31661e8e7dc06985" name="af19436da829b946f31661e8e7dc06985"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#af19436da829b946f31661e8e7dc06985">RWB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a820e5293ff91ab0caaa3a040433b471a"><td class="memItemLeft" align="right" valign="top"><a id="a820e5293ff91ab0caaa3a040433b471a" name="a820e5293ff91ab0caaa3a040433b471a"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a820e5293ff91ab0caaa3a040433b471a">SYNC</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2fc0b007069b95e66af1d2c1428b140b"><td class="memItemLeft" align="right" valign="top"><a id="a2fc0b007069b95e66af1d2c1428b140b" name="a2fc0b007069b95e66af1d2c1428b140b"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a2fc0b007069b95e66af1d2c1428b140b">PIO_LED_OUT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6a005bfacd0927d2c8cb3a0397f1598b"><td class="memItemLeft" align="right" valign="top"><a id="a6a005bfacd0927d2c8cb3a0397f1598b" name="a6a005bfacd0927d2c8cb3a0397f1598b"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a6a005bfacd0927d2c8cb3a0397f1598b">PIO_7SEG_COMMON</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69c4ebe38dafc8d05cd992296b6df262"><td class="memItemLeft" align="right" valign="top"><a id="a69c4ebe38dafc8d05cd992296b6df262" name="a69c4ebe38dafc8d05cd992296b6df262"></a>
<a class="el" href="../../df/d64/class_w_d6502___interface.html#a69c4ebe38dafc8d05cd992296b6df262">PIO_7SEG_SEGMENTS</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Brian Tabone This is the top level module which interfaces directly with the 65C02 CPU. All input/output signals route through here </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CLOCK</td><td>The 100mhz inbound clock from the FPGA </td></tr>
    <tr><td class="paramname">RESERT</td><td>The incoming reset signal (from a user button) </td></tr>
    <tr><td class="paramname">SINGLESTEP</td><td>When active, this ties SYNC to RDY to single step the chip </td></tr>
    <tr><td class="paramname">ADDRESS</td><td>16 bit address line </td></tr>
    <tr><td class="paramname">DATA</td><td>8 bit in/out data line </td></tr>
  </table>
  </dd>
</dl>
</div><hr/>The documentation for this design unit was generated from the following file:<ul>
<li>WD6502 Computer.srcs/sources_1/new/6502_Interface.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
