
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000146  00800200  00006436  000064ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006436  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000082d  00800346  00800346  00006610  2**0
                  ALLOC
  3 .debug_aranges 00000300  00000000  00000000  00006610  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001e70  00000000  00000000  00006910  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00004c2c  00000000  00000000  00008780  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001822  00000000  00000000  0000d3ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00005712  00000000  00000000  0000ebce  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000930  00000000  00000000  000142e0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001b9f  00000000  00000000  00014c10  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e30  00000000  00000000  000167af  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000098  00000000  00000000  000175df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 66 08 	jmp	0x10cc	; 0x10cc <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 9a 08 	jmp	0x1134	; 0x1134 <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 85 1f 	jmp	0x3f0a	; 0x3f0a <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 30 1f 	jmp	0x3e60	; 0x3e60 <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 16 01 	jmp	0x22c	; 0x22c <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 06 13 	jmp	0x260c	; 0x260c <__vector_32>
      84:	0c 94 1c 13 	jmp	0x2638	; 0x2638 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 83 12 	jmp	0x2506	; 0x2506 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 57 12 	jmp	0x24ae	; 0x24ae <__vector_42>
      ac:	0c 94 6d 12 	jmp	0x24da	; 0x24da <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 ca 11 	jmp	0x2394	; 0x2394 <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	bd 0a       	sbc	r11, r29
      e6:	8b 0a       	sbc	r8, r27
      e8:	d3 09       	sbc	r29, r3
      ea:	7b 0a       	sbc	r7, r27
      ec:	61 0a       	sbc	r6, r17
      ee:	ca 09       	sbc	r28, r10
      f0:	40 0a       	sbc	r4, r16
      f2:	a9 0a       	sbc	r10, r25
      f4:	01 0a       	sbc	r0, r17
      f6:	9b 0a       	sbc	r9, r27
      f8:	29 0b       	sbc	r18, r25
      fa:	29 0b       	sbc	r18, r25
      fc:	29 0b       	sbc	r18, r25
      fe:	29 0b       	sbc	r18, r25
     100:	29 0b       	sbc	r18, r25
     102:	29 0b       	sbc	r18, r25
     104:	00 0b       	sbc	r16, r16
     106:	04 0b       	sbc	r16, r20
     108:	29 0b       	sbc	r18, r25
     10a:	29 0b       	sbc	r18, r25
     10c:	29 0b       	sbc	r18, r25
     10e:	29 0b       	sbc	r18, r25
     110:	29 0b       	sbc	r18, r25
     112:	29 0b       	sbc	r18, r25
     114:	29 0b       	sbc	r18, r25
     116:	29 0b       	sbc	r18, r25
     118:	29 0b       	sbc	r18, r25
     11a:	29 0b       	sbc	r18, r25
     11c:	29 0b       	sbc	r18, r25
     11e:	29 0b       	sbc	r18, r25
     120:	01 0a       	sbc	r0, r17
     122:	d3 09       	sbc	r29, r3
     124:	22 0b       	sbc	r18, r18
     126:	1a 0b       	sbc	r17, r26
     128:	29 0b       	sbc	r18, r25
     12a:	29 0b       	sbc	r18, r25
     12c:	29 0b       	sbc	r18, r25
     12e:	29 0b       	sbc	r18, r25
     130:	29 0b       	sbc	r18, r25
     132:	29 0b       	sbc	r18, r25
     134:	29 0b       	sbc	r18, r25
     136:	29 0b       	sbc	r18, r25
     138:	29 0b       	sbc	r18, r25
     13a:	29 0b       	sbc	r18, r25
     13c:	29 0b       	sbc	r18, r25
     13e:	29 0b       	sbc	r18, r25
     140:	61 0a       	sbc	r6, r17
     142:	40 0a       	sbc	r4, r16
     144:	29 0b       	sbc	r18, r25
     146:	29 0b       	sbc	r18, r25
     148:	bd 0a       	sbc	r11, r29
     14a:	ca 09       	sbc	r28, r10
     14c:	07 0b       	sbc	r16, r23
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e6 e3       	ldi	r30, 0x36	; 54
     194:	f4 e6       	ldi	r31, 0x64	; 100
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a6 34       	cpi	r26, 0x46	; 70
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	1b e0       	ldi	r17, 0x0B	; 11
     1a8:	a6 e4       	ldi	r26, 0x46	; 70
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	a3 37       	cpi	r26, 0x73	; 115
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 19 32 	jmp	0x6432	; 0x6432 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:
#include "movement.h"


int main(void) {

initAdc();
     1c2:	0e 94 f5 00 	call	0x1ea	; 0x1ea <initAdc>
	initPeripherals();
     1c6:	0e 94 9c 1f 	call	0x3f38	; 0x3f38 <initPeripherals>
	calibrateSensors();
     1ca:	0e 94 fb 18 	call	0x31f6	; 0x31f6 <calibrateSensors>

	initBehaviors();
     1ce:	0e 94 43 08 	call	0x1086	; 0x1086 <initBehaviors>

	initPeripherals();
     1d2:	0e 94 9c 1f 	call	0x3f38	; 0x3f38 <initPeripherals>
	calibrateSensors();
     1d6:	0e 94 fb 18 	call	0x31f6	; 0x31f6 <calibrateSensors>

	GREEN_LED4_ON;
     1da:	80 91 0b 01 	lds	r24, 0x010B
     1de:	8f 7e       	andi	r24, 0xEF	; 239
     1e0:	80 93 0b 01 	sts	0x010B, r24

	while (1) {
      //getMap();
	  getData();
     1e4:	0e 94 39 21 	call	0x4272	; 0x4272 <getData>
     1e8:	fd cf       	rjmp	.-6      	; 0x1e4 <main+0x22>

000001ea <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     1ea:	ea e7       	ldi	r30, 0x7A	; 122
     1ec:	f0 e0       	ldi	r31, 0x00	; 0
     1ee:	10 82       	st	Z, r1
	ADCSRB = 0;
     1f0:	2b e7       	ldi	r18, 0x7B	; 123
     1f2:	30 e0       	ldi	r19, 0x00	; 0
     1f4:	d9 01       	movw	r26, r18
     1f6:	1c 92       	st	X, r1
	ADMUX = 0;
     1f8:	ac e7       	ldi	r26, 0x7C	; 124
     1fa:	b0 e0       	ldi	r27, 0x00	; 0
     1fc:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     1fe:	80 81       	ld	r24, Z
     200:	86 60       	ori	r24, 0x06	; 6
     202:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     204:	8c 91       	ld	r24, X
     206:	80 64       	ori	r24, 0x40	; 64
     208:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     20a:	80 81       	ld	r24, Z
     20c:	80 62       	ori	r24, 0x20	; 32
     20e:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     210:	d9 01       	movw	r26, r18
     212:	8c 91       	ld	r24, X
     214:	88 7f       	andi	r24, 0xF8	; 248
     216:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     218:	80 81       	ld	r24, Z
     21a:	88 60       	ori	r24, 0x08	; 8
     21c:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     21e:	80 81       	ld	r24, Z
     220:	80 68       	ori	r24, 0x80	; 128
     222:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     224:	80 81       	ld	r24, Z
     226:	80 64       	ori	r24, 0x40	; 64
     228:	80 83       	st	Z, r24

}
     22a:	08 95       	ret

0000022c <__vector_29>:

ISR(ADC_vect) {
     22c:	1f 92       	push	r1
     22e:	0f 92       	push	r0
     230:	0f b6       	in	r0, 0x3f	; 63
     232:	0f 92       	push	r0
     234:	0b b6       	in	r0, 0x3b	; 59
     236:	0f 92       	push	r0
     238:	11 24       	eor	r1, r1
     23a:	1f 93       	push	r17
     23c:	2f 93       	push	r18
     23e:	3f 93       	push	r19
     240:	4f 93       	push	r20
     242:	5f 93       	push	r21
     244:	6f 93       	push	r22
     246:	7f 93       	push	r23
     248:	8f 93       	push	r24
     24a:	9f 93       	push	r25
     24c:	af 93       	push	r26
     24e:	bf 93       	push	r27
     250:	ef 93       	push	r30
     252:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	if(clockTick == MAX_U32) {
     254:	80 91 59 05 	lds	r24, 0x0559
     258:	90 91 5a 05 	lds	r25, 0x055A
     25c:	a0 91 5b 05 	lds	r26, 0x055B
     260:	b0 91 5c 05 	lds	r27, 0x055C
     264:	8f 3f       	cpi	r24, 0xFF	; 255
     266:	2f ef       	ldi	r18, 0xFF	; 255
     268:	92 07       	cpc	r25, r18
     26a:	2f ef       	ldi	r18, 0xFF	; 255
     26c:	a2 07       	cpc	r26, r18
     26e:	2f ef       	ldi	r18, 0xFF	; 255
     270:	b2 07       	cpc	r27, r18
     272:	49 f4       	brne	.+18     	; 0x286 <__vector_29+0x5a>
		clockTick = 0;
     274:	10 92 59 05 	sts	0x0559, r1
     278:	10 92 5a 05 	sts	0x055A, r1
     27c:	10 92 5b 05 	sts	0x055B, r1
     280:	10 92 5c 05 	sts	0x055C, r1
     284:	0b c0       	rjmp	.+22     	; 0x29c <__vector_29+0x70>
	} else {
		clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     286:	01 96       	adiw	r24, 0x01	; 1
     288:	a1 1d       	adc	r26, r1
     28a:	b1 1d       	adc	r27, r1
     28c:	80 93 59 05 	sts	0x0559, r24
     290:	90 93 5a 05 	sts	0x055A, r25
     294:	a0 93 5b 05 	sts	0x055B, r26
     298:	b0 93 5c 05 	sts	0x055C, r27
	}								// resolution of 104 us based on adc interrupts

	unsigned int value = ADCL;			// get the sample; low byte must be read first!!
     29c:	80 91 78 00 	lds	r24, 0x0078
     2a0:	48 2f       	mov	r20, r24
     2a2:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     2a4:	20 91 79 00 	lds	r18, 0x0079
     2a8:	92 2f       	mov	r25, r18
     2aa:	80 e0       	ldi	r24, 0x00	; 0
     2ac:	48 2b       	or	r20, r24
     2ae:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     2b0:	80 91 e2 03 	lds	r24, 0x03E2
     2b4:	82 30       	cpi	r24, 0x02	; 2
     2b6:	09 f4       	brne	.+2      	; 0x2ba <__vector_29+0x8e>
     2b8:	37 c1       	rjmp	.+622    	; 0x528 <__vector_29+0x2fc>
     2ba:	83 30       	cpi	r24, 0x03	; 3
     2bc:	38 f4       	brcc	.+14     	; 0x2cc <__vector_29+0xa0>
     2be:	88 23       	and	r24, r24
     2c0:	09 f4       	brne	.+2      	; 0x2c4 <__vector_29+0x98>
     2c2:	4d c0       	rjmp	.+154    	; 0x35e <__vector_29+0x132>
     2c4:	81 30       	cpi	r24, 0x01	; 1
     2c6:	09 f0       	breq	.+2      	; 0x2ca <__vector_29+0x9e>
     2c8:	90 c1       	rjmp	.+800    	; 0x5ea <__vector_29+0x3be>
     2ca:	21 c1       	rjmp	.+578    	; 0x50e <__vector_29+0x2e2>
     2cc:	84 30       	cpi	r24, 0x04	; 4
     2ce:	09 f4       	brne	.+2      	; 0x2d2 <__vector_29+0xa6>
     2d0:	61 c1       	rjmp	.+706    	; 0x594 <__vector_29+0x368>
     2d2:	84 30       	cpi	r24, 0x04	; 4
     2d4:	08 f4       	brcc	.+2      	; 0x2d8 <__vector_29+0xac>
     2d6:	51 c1       	rjmp	.+674    	; 0x57a <__vector_29+0x34e>
     2d8:	86 30       	cpi	r24, 0x06	; 6
     2da:	09 f0       	breq	.+2      	; 0x2de <__vector_29+0xb2>
     2dc:	86 c1       	rjmp	.+780    	; 0x5ea <__vector_29+0x3be>
		case SAVE_TO_PROX_IRCOMM:
			irCommProxValuesAdc[currentProx+irCommRxWindowSamples*8] = value;
     2de:	80 91 94 05 	lds	r24, 0x0594
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	20 91 4c 03 	lds	r18, 0x034C
     2e8:	73 e0       	ldi	r23, 0x03	; 3
     2ea:	88 0f       	add	r24, r24
     2ec:	99 1f       	adc	r25, r25
     2ee:	7a 95       	dec	r23
     2f0:	e1 f7       	brne	.-8      	; 0x2ea <__vector_29+0xbe>
     2f2:	82 0f       	add	r24, r18
     2f4:	91 1d       	adc	r25, r1
     2f6:	88 0f       	add	r24, r24
     2f8:	99 1f       	adc	r25, r25
     2fa:	e0 91 f5 08 	lds	r30, 0x08F5
     2fe:	f0 91 f6 08 	lds	r31, 0x08F6
     302:	e8 0f       	add	r30, r24
     304:	f9 1f       	adc	r31, r25
     306:	51 83       	std	Z+1, r21	; 0x01
     308:	40 83       	st	Z, r20
			// get the min and max values in the sampling window for all the sensors
			if(irCommMaxSensorValueAdc[currentProx] < value) {
     30a:	80 91 4c 03 	lds	r24, 0x034C
     30e:	90 e0       	ldi	r25, 0x00	; 0
     310:	88 0f       	add	r24, r24
     312:	99 1f       	adc	r25, r25
     314:	e0 91 2e 0b 	lds	r30, 0x0B2E
     318:	f0 91 2f 0b 	lds	r31, 0x0B2F
     31c:	e8 0f       	add	r30, r24
     31e:	f9 1f       	adc	r31, r25
     320:	80 81       	ld	r24, Z
     322:	91 81       	ldd	r25, Z+1	; 0x01
     324:	84 17       	cp	r24, r20
     326:	95 07       	cpc	r25, r21
     328:	10 f4       	brcc	.+4      	; 0x32e <__vector_29+0x102>
				irCommMaxSensorValueAdc[currentProx] = value;
     32a:	51 83       	std	Z+1, r21	; 0x01
     32c:	40 83       	st	Z, r20
			}
			if(irCommMinSensorValueAdc[currentProx] > value) {
     32e:	80 91 4c 03 	lds	r24, 0x034C
     332:	90 e0       	ldi	r25, 0x00	; 0
     334:	88 0f       	add	r24, r24
     336:	99 1f       	adc	r25, r25
     338:	e0 91 53 06 	lds	r30, 0x0653
     33c:	f0 91 54 06 	lds	r31, 0x0654
     340:	e8 0f       	add	r30, r24
     342:	f9 1f       	adc	r31, r25
     344:	80 81       	ld	r24, Z
     346:	91 81       	ldd	r25, Z+1	; 0x01
     348:	48 17       	cp	r20, r24
     34a:	59 07       	cpc	r21, r25
     34c:	10 f4       	brcc	.+4      	; 0x352 <__vector_29+0x126>
				irCommMinSensorValueAdc[currentProx] = value;
     34e:	51 83       	std	Z+1, r21	; 0x01
     350:	40 83       	st	Z, r20
			}
			currentProx++;
     352:	80 91 4c 03 	lds	r24, 0x034C
     356:	8f 5f       	subi	r24, 0xFF	; 255
     358:	80 93 4c 03 	sts	0x034C, r24
     35c:	46 c1       	rjmp	.+652    	; 0x5ea <__vector_29+0x3be>
			break;

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     35e:	10 91 4c 03 	lds	r17, 0x034C
     362:	1e 30       	cpi	r17, 0x0E	; 14
     364:	61 f4       	brne	.+24     	; 0x37e <__vector_29+0x152>
     366:	80 91 e8 03 	lds	r24, 0x03E8
     36a:	82 30       	cpi	r24, 0x02	; 2
     36c:	41 f4       	brne	.+16     	; 0x37e <__vector_29+0x152>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     36e:	50 93 e7 03 	sts	0x03E7, r21
     372:	40 93 e6 03 	sts	0x03E6, r20
				measBattery = 0;
     376:	10 92 e8 03 	sts	0x03E8, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     37a:	46 98       	cbi	0x08, 6	; 8
     37c:	08 c0       	rjmp	.+16     	; 0x38e <__vector_29+0x162>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     37e:	e1 2f       	mov	r30, r17
     380:	f0 e0       	ldi	r31, 0x00	; 0
     382:	ee 0f       	add	r30, r30
     384:	ff 1f       	adc	r31, r31
     386:	ef 5a       	subi	r30, 0xAF	; 175
     388:	fc 4f       	sbci	r31, 0xFC	; 252
     38a:	51 83       	std	Z+1, r21	; 0x01
     38c:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     38e:	a1 2f       	mov	r26, r17
     390:	b0 e0       	ldi	r27, 0x00	; 0
     392:	10 ff       	sbrs	r17, 0
     394:	af c0       	rjmp	.+350    	; 0x4f4 <__vector_29+0x2c8>
				//if(currentProx < 16) {	// prox
					proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     396:	aa 0f       	add	r26, r26
     398:	bb 1f       	adc	r27, r27
     39a:	fd 01       	movw	r30, r26
     39c:	e1 5b       	subi	r30, 0xB1	; 177
     39e:	fc 4f       	sbci	r31, 0xFC	; 252
     3a0:	20 81       	ld	r18, Z
     3a2:	31 81       	ldd	r19, Z+1	; 0x01
     3a4:	af 5a       	subi	r26, 0xAF	; 175
     3a6:	bc 4f       	sbci	r27, 0xFC	; 252
     3a8:	4d 91       	ld	r20, X+
     3aa:	5c 91       	ld	r21, X
     3ac:	81 2f       	mov	r24, r17
     3ae:	86 95       	lsr	r24
     3b0:	68 2f       	mov	r22, r24
     3b2:	70 e0       	ldi	r23, 0x00	; 0
     3b4:	24 1b       	sub	r18, r20
     3b6:	35 0b       	sbc	r19, r21
     3b8:	ab 01       	movw	r20, r22
     3ba:	44 0f       	add	r20, r20
     3bc:	55 1f       	adc	r21, r21
     3be:	fa 01       	movw	r30, r20
     3c0:	e6 56       	subi	r30, 0x66	; 102
     3c2:	fc 4f       	sbci	r31, 0xFC	; 252
     3c4:	80 81       	ld	r24, Z
     3c6:	91 81       	ldd	r25, Z+1	; 0x01
     3c8:	28 1b       	sub	r18, r24
     3ca:	39 0b       	sbc	r19, r25
     3cc:	fa 01       	movw	r30, r20
     3ce:	ee 57       	subi	r30, 0x7E	; 126
     3d0:	fc 4f       	sbci	r31, 0xFC	; 252
     3d2:	31 83       	std	Z+1, r19	; 0x01
     3d4:	20 83       	st	Z, r18
				//} else {	// ground
				//	proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx];
				//}
				if(proximityResult[currentProx>>1] < 0) {
     3d6:	37 ff       	sbrs	r19, 7
     3d8:	02 c0       	rjmp	.+4      	; 0x3de <__vector_29+0x1b2>
					proximityResult[currentProx>>1] = 0;
     3da:	11 82       	std	Z+1, r1	; 0x01
     3dc:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     3de:	fb 01       	movw	r30, r22
     3e0:	ee 0f       	add	r30, r30
     3e2:	ff 1f       	adc	r31, r31
     3e4:	ee 57       	subi	r30, 0x7E	; 126
     3e6:	fc 4f       	sbci	r31, 0xFC	; 252
     3e8:	80 81       	ld	r24, Z
     3ea:	91 81       	ldd	r25, Z+1	; 0x01
     3ec:	81 50       	subi	r24, 0x01	; 1
     3ee:	94 40       	sbci	r25, 0x04	; 4
     3f0:	24 f0       	brlt	.+8      	; 0x3fa <__vector_29+0x1ce>
					proximityResult[currentProx>>1] = 1024;
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	94 e0       	ldi	r25, 0x04	; 4
     3f6:	91 83       	std	Z+1, r25	; 0x01
     3f8:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     3fa:	10 31       	cpi	r17, 0x10	; 16
     3fc:	e8 f5       	brcc	.+122    	; 0x478 <__vector_29+0x24c>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     3fe:	db 01       	movw	r26, r22
     400:	aa 0f       	add	r26, r26
     402:	bb 1f       	adc	r27, r27
     404:	fd 01       	movw	r30, r26
     406:	ee 57       	subi	r30, 0x7E	; 126
     408:	fc 4f       	sbci	r31, 0xFC	; 252
     40a:	01 90       	ld	r0, Z+
     40c:	f0 81       	ld	r31, Z
     40e:	e0 2d       	mov	r30, r0
     410:	ec 33       	cpi	r30, 0x3C	; 60
     412:	f1 05       	cpc	r31, r1
     414:	1c f4       	brge	.+6      	; 0x41c <__vector_29+0x1f0>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     416:	a6 51       	subi	r26, 0x16	; 22
     418:	bc 4f       	sbci	r27, 0xFC	; 252
     41a:	2c c0       	rjmp	.+88     	; 0x474 <__vector_29+0x248>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     41c:	cf 01       	movw	r24, r30
     41e:	cc 96       	adiw	r24, 0x3c	; 60
     420:	95 95       	asr	r25
     422:	87 95       	ror	r24
     424:	88 37       	cpi	r24, 0x78	; 120
     426:	91 05       	cpc	r25, r1
     428:	3c f4       	brge	.+14     	; 0x438 <__vector_29+0x20c>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     42a:	a6 51       	subi	r26, 0x16	; 22
     42c:	bc 4f       	sbci	r27, 0xFC	; 252
     42e:	fc 97       	sbiw	r30, 0x3c	; 60
     430:	f5 95       	asr	r31
     432:	e7 95       	ror	r30
     434:	fc 96       	adiw	r30, 0x3c	; 60
     436:	1e c0       	rjmp	.+60     	; 0x474 <__vector_29+0x248>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     438:	cf 01       	movw	r24, r30
     43a:	84 5d       	subi	r24, 0xD4	; 212
     43c:	9e 4f       	sbci	r25, 0xFE	; 254
     43e:	95 95       	asr	r25
     440:	87 95       	ror	r24
     442:	95 95       	asr	r25
     444:	87 95       	ror	r24
     446:	a6 51       	subi	r26, 0x16	; 22
     448:	bc 4f       	sbci	r27, 0xFC	; 252
     44a:	84 3b       	cpi	r24, 0xB4	; 180
     44c:	91 05       	cpc	r25, r1
     44e:	4c f4       	brge	.+18     	; 0x462 <__vector_29+0x236>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     450:	e4 5b       	subi	r30, 0xB4	; 180
     452:	f0 40       	sbci	r31, 0x00	; 0
     454:	f5 95       	asr	r31
     456:	e7 95       	ror	r30
     458:	f5 95       	asr	r31
     45a:	e7 95       	ror	r30
     45c:	e8 58       	subi	r30, 0x88	; 136
     45e:	ff 4f       	sbci	r31, 0xFF	; 255
     460:	09 c0       	rjmp	.+18     	; 0x474 <__vector_29+0x248>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     462:	e4 5a       	subi	r30, 0xA4	; 164
     464:	f1 40       	sbci	r31, 0x01	; 1
     466:	43 e0       	ldi	r20, 0x03	; 3
     468:	f5 95       	asr	r31
     46a:	e7 95       	ror	r30
     46c:	4a 95       	dec	r20
     46e:	e1 f7       	brne	.-8      	; 0x468 <__vector_29+0x23c>
     470:	ec 54       	subi	r30, 0x4C	; 76
     472:	ff 4f       	sbci	r31, 0xFF	; 255
     474:	ed 93       	st	X+, r30
     476:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     478:	80 91 62 05 	lds	r24, 0x0562
     47c:	88 23       	and	r24, r24
     47e:	c1 f1       	breq	.+112    	; 0x4f0 <__vector_29+0x2c4>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     480:	80 91 92 03 	lds	r24, 0x0392
     484:	90 91 93 03 	lds	r25, 0x0393
     488:	84 5a       	subi	r24, 0xA4	; 164
     48a:	91 40       	sbci	r25, 0x01	; 1
     48c:	ac f0       	brlt	.+42     	; 0x4b8 <__vector_29+0x28c>
     48e:	80 91 94 03 	lds	r24, 0x0394
     492:	90 91 95 03 	lds	r25, 0x0395
     496:	84 5a       	subi	r24, 0xA4	; 164
     498:	91 40       	sbci	r25, 0x01	; 1
     49a:	74 f0       	brlt	.+28     	; 0x4b8 <__vector_29+0x28c>
     49c:	80 91 96 03 	lds	r24, 0x0396
     4a0:	90 91 97 03 	lds	r25, 0x0397
     4a4:	84 5a       	subi	r24, 0xA4	; 164
     4a6:	91 40       	sbci	r25, 0x01	; 1
     4a8:	3c f0       	brlt	.+14     	; 0x4b8 <__vector_29+0x28c>
     4aa:	80 91 98 03 	lds	r24, 0x0398
     4ae:	90 91 99 03 	lds	r25, 0x0399
     4b2:	84 5a       	subi	r24, 0xA4	; 164
     4b4:	91 40       	sbci	r25, 0x01	; 1
     4b6:	e4 f4       	brge	.+56     	; 0x4f0 <__vector_29+0x2c4>
					//if(proximityResult[8]<(proximityOffset[8]>>1) || proximityResult[9]<(proximityOffset[9]>>1) || proximityResult[10]<(proximityOffset[10]>>1) || proximityResult[11]<(proximityOffset[11]>>1)) {
						cliffDetectedFlag = 1;
     4b8:	81 e0       	ldi	r24, 0x01	; 1
     4ba:	80 93 63 05 	sts	0x0563, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     4be:	10 92 19 04 	sts	0x0419, r1
     4c2:	10 92 18 04 	sts	0x0418, r1
						OCR4A = 0;
     4c6:	10 92 a9 00 	sts	0x00A9, r1
     4ca:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     4ce:	10 92 ab 00 	sts	0x00AB, r1
     4d2:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     4d6:	10 92 17 04 	sts	0x0417, r1
     4da:	10 92 16 04 	sts	0x0416, r1
						OCR3A = 0;
     4de:	10 92 99 00 	sts	0x0099, r1
     4e2:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     4e6:	10 92 9b 00 	sts	0x009B, r1
     4ea:	10 92 9a 00 	sts	0x009A, r1
     4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <__vector_29+0x2c8>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     4f0:	10 92 63 05 	sts	0x0563, r1
				}

			}			
			currentProx++;
     4f4:	81 2f       	mov	r24, r17
     4f6:	8f 5f       	subi	r24, 0xFF	; 255
     4f8:	80 93 4c 03 	sts	0x034C, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     4fc:	88 31       	cpi	r24, 0x18	; 24
     4fe:	08 f4       	brcc	.+2      	; 0x502 <__vector_29+0x2d6>
     500:	74 c0       	rjmp	.+232    	; 0x5ea <__vector_29+0x3be>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     502:	10 92 4c 03 	sts	0x034C, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     506:	81 e0       	ldi	r24, 0x01	; 1
     508:	80 93 e9 03 	sts	0x03E9, r24
     50c:	6e c0       	rjmp	.+220    	; 0x5ea <__vector_29+0x3be>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
     50e:	80 91 04 04 	lds	r24, 0x0404
     512:	90 91 05 04 	lds	r25, 0x0405
     516:	48 0f       	add	r20, r24
     518:	59 1f       	adc	r21, r25
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     51a:	56 95       	lsr	r21
     51c:	47 95       	ror	r20
     51e:	50 93 05 04 	sts	0x0405, r21
     522:	40 93 04 04 	sts	0x0404, r20
     526:	61 c0       	rjmp	.+194    	; 0x5ea <__vector_29+0x3be>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     528:	80 91 09 02 	lds	r24, 0x0209
     52c:	88 23       	and	r24, r24
     52e:	09 f4       	brne	.+2      	; 0x532 <__vector_29+0x306>
     530:	5c c0       	rjmp	.+184    	; 0x5ea <__vector_29+0x3be>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     532:	63 99       	sbic	0x0c, 3	; 12
     534:	5a c0       	rjmp	.+180    	; 0x5ea <__vector_29+0x3be>
     536:	64 99       	sbic	0x0c, 4	; 12
     538:	58 c0       	rjmp	.+176    	; 0x5ea <__vector_29+0x3be>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     53a:	8f 5f       	subi	r24, 0xFF	; 255
     53c:	80 93 09 02 	sts	0x0209, r24
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     540:	85 30       	cpi	r24, 0x05	; 5
     542:	08 f4       	brcc	.+2      	; 0x546 <__vector_29+0x31a>
     544:	52 c0       	rjmp	.+164    	; 0x5ea <__vector_29+0x3be>
					if(pwm_right != 0) {
     546:	80 91 16 04 	lds	r24, 0x0416
     54a:	90 91 17 04 	lds	r25, 0x0417
     54e:	89 2b       	or	r24, r25
     550:	51 f0       	breq	.+20     	; 0x566 <__vector_29+0x33a>
						right_vel_sum += value;
     552:	80 91 10 04 	lds	r24, 0x0410
     556:	90 91 11 04 	lds	r25, 0x0411
     55a:	84 0f       	add	r24, r20
     55c:	95 1f       	adc	r25, r21
     55e:	90 93 11 04 	sts	0x0411, r25
     562:	80 93 10 04 	sts	0x0410, r24
					}
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     566:	80 91 09 02 	lds	r24, 0x0209
     56a:	88 30       	cpi	r24, 0x08	; 8
     56c:	f1 f5       	brne	.+124    	; 0x5ea <__vector_29+0x3be>
						firstSampleRight = 0;
     56e:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	80 93 08 02 	sts	0x0208, r24
     578:	38 c0       	rjmp	.+112    	; 0x5ea <__vector_29+0x3be>
				}
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
     57a:	80 91 02 04 	lds	r24, 0x0402
     57e:	90 91 03 04 	lds	r25, 0x0403
     582:	48 0f       	add	r20, r24
     584:	59 1f       	adc	r21, r25
			left_current_avg = left_current_avg >> 1;
     586:	56 95       	lsr	r21
     588:	47 95       	ror	r20
     58a:	50 93 03 04 	sts	0x0403, r21
     58e:	40 93 02 04 	sts	0x0402, r20
     592:	2b c0       	rjmp	.+86     	; 0x5ea <__vector_29+0x3be>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     594:	90 91 0a 02 	lds	r25, 0x020A
     598:	99 23       	and	r25, r25
     59a:	39 f1       	breq	.+78     	; 0x5ea <__vector_29+0x3be>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     59c:	80 91 00 01 	lds	r24, 0x0100
     5a0:	83 fd       	sbrc	r24, 3
     5a2:	23 c0       	rjmp	.+70     	; 0x5ea <__vector_29+0x3be>
     5a4:	80 91 00 01 	lds	r24, 0x0100
     5a8:	84 fd       	sbrc	r24, 4
     5aa:	1f c0       	rjmp	.+62     	; 0x5ea <__vector_29+0x3be>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     5ac:	89 2f       	mov	r24, r25
     5ae:	8f 5f       	subi	r24, 0xFF	; 255
     5b0:	80 93 0a 02 	sts	0x020A, r24
				if(firstSampleLeft > 4) {
     5b4:	85 30       	cpi	r24, 0x05	; 5
     5b6:	c8 f0       	brcs	.+50     	; 0x5ea <__vector_29+0x3be>
					if(pwm_left != 0) {
     5b8:	80 91 18 04 	lds	r24, 0x0418
     5bc:	90 91 19 04 	lds	r25, 0x0419
     5c0:	89 2b       	or	r24, r25
     5c2:	51 f0       	breq	.+20     	; 0x5d8 <__vector_29+0x3ac>
						left_vel_sum += value;
     5c4:	80 91 0e 04 	lds	r24, 0x040E
     5c8:	90 91 0f 04 	lds	r25, 0x040F
     5cc:	84 0f       	add	r24, r20
     5ce:	95 1f       	adc	r25, r21
     5d0:	90 93 0f 04 	sts	0x040F, r25
     5d4:	80 93 0e 04 	sts	0x040E, r24
					}
					if(firstSampleLeft==8) {
     5d8:	80 91 0a 02 	lds	r24, 0x020A
     5dc:	88 30       	cpi	r24, 0x08	; 8
     5de:	29 f4       	brne	.+10     	; 0x5ea <__vector_29+0x3be>
						firstSampleLeft = 0;
     5e0:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	if(irCommMode == IRCOMM_MODE_TRANSMIT) {
     5ea:	20 91 66 05 	lds	r18, 0x0566
     5ee:	22 30       	cpi	r18, 0x02	; 2
     5f0:	09 f0       	breq	.+2      	; 0x5f4 <__vector_29+0x3c8>
     5f2:	ed c0       	rjmp	.+474    	; 0x7ce <__vector_29+0x5a2>
		switch(irCommAdcTxState) {
     5f4:	80 91 b6 05 	lds	r24, 0x05B6
     5f8:	81 30       	cpi	r24, 0x01	; 1
     5fa:	49 f0       	breq	.+18     	; 0x60e <__vector_29+0x3e2>
     5fc:	81 30       	cpi	r24, 0x01	; 1
     5fe:	08 f4       	brcc	.+2      	; 0x602 <__vector_29+0x3d6>
     600:	e0 c0       	rjmp	.+448    	; 0x7c2 <__vector_29+0x596>
     602:	83 30       	cpi	r24, 0x03	; 3
     604:	79 f1       	breq	.+94     	; 0x664 <__vector_29+0x438>
     606:	84 30       	cpi	r24, 0x04	; 4
     608:	09 f0       	breq	.+2      	; 0x60c <__vector_29+0x3e0>
     60a:	34 c3       	rjmp	.+1640   	; 0xc74 <__vector_29+0xa48>
     60c:	6e c0       	rjmp	.+220    	; 0x6ea <__vector_29+0x4be>
			case IRCOMM_TX_ADC_TURN_OFF_SENSORS:
				// turn off all proximity
				if(hardwareRevision == HW_REV_3_0) {
     60e:	80 91 60 05 	lds	r24, 0x0560
     612:	88 23       	and	r24, r24
     614:	21 f4       	brne	.+8      	; 0x61e <__vector_29+0x3f2>
					PORTJ &= 0xF0;	// ground
     616:	80 91 05 01 	lds	r24, 0x0105
     61a:	80 7f       	andi	r24, 0xF0	; 240
     61c:	05 c0       	rjmp	.+10     	; 0x628 <__vector_29+0x3fc>
					PORTA = 0x00;	// proximity
				}

				if(hardwareRevision == HW_REV_3_0_1) {
     61e:	81 30       	cpi	r24, 0x01	; 1
     620:	11 f0       	breq	.+4      	; 0x626 <__vector_29+0x3fa>
					PORTJ = 0xFF;	// ground
					PORTA = 0x00;	// proximity
				}

				if(hardwareRevision == HW_REV_3_1) {
     622:	82 30       	cpi	r24, 0x02	; 2
     624:	21 f4       	brne	.+8      	; 0x62e <__vector_29+0x402>
					PORTJ = 0xFF;	// ground
     626:	8f ef       	ldi	r24, 0xFF	; 255
     628:	80 93 05 01 	sts	0x0105, r24
					PORTA = 0x00;	// proximtiy
     62c:	12 b8       	out	0x02, r1	; 2
				}
				currentAdChannel = currentMotLeftChannel;
     62e:	80 91 4d 03 	lds	r24, 0x034D
     632:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     636:	80 91 50 03 	lds	r24, 0x0350
     63a:	80 93 e5 03 	sts	0x03E5, r24
				adcSaveDataTo = SKIP_SAMPLE;				
     63e:	85 e0       	ldi	r24, 0x05	; 5
     640:	80 93 e2 03 	sts	0x03E2, r24
				irCommState = IRCOMM_TX_PREPARE_TRANSMISSION;
     644:	80 93 67 05 	sts	0x0567, r24
				irCommAdcTxState = IRCOMM_TX_ADC_WAIT_PREPARATION;
     648:	82 e0       	ldi	r24, 0x02	; 2
     64a:	80 93 b6 05 	sts	0x05B6, r24
				if(irCommTxSensorGroup==0) {
     64e:	80 91 c6 05 	lds	r24, 0x05C6
     652:	88 23       	and	r24, r24
     654:	21 f4       	brne	.+8      	; 0x65e <__vector_29+0x432>
					irCommTxSensorGroup = 1;
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	80 93 c6 05 	sts	0x05C6, r24
     65c:	0b c3       	rjmp	.+1558   	; 0xc74 <__vector_29+0xa48>
				} else {
					irCommTxSensorGroup = 0;
     65e:	10 92 c6 05 	sts	0x05C6, r1
     662:	08 c3       	rjmp	.+1552   	; 0xc74 <__vector_29+0xa48>

			case IRCOMM_TX_ADC_WAIT_PREPARATION:
				break;

			case IRCOMM_TX_ADC_TRANSMISSION_SEQ1:
				irCommTxDurationCycle++;
     664:	80 91 c4 05 	lds	r24, 0x05C4
     668:	8f 5f       	subi	r24, 0xFF	; 255
     66a:	80 93 c4 05 	sts	0x05C4, r24
				if(irCommTxDurationCycle == irCommTxDuration) {
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	20 91 c0 05 	lds	r18, 0x05C0
     674:	30 91 c1 05 	lds	r19, 0x05C1
     678:	82 17       	cp	r24, r18
     67a:	93 07       	cpc	r25, r19
     67c:	f9 f4       	brne	.+62     	; 0x6bc <__vector_29+0x490>
					irCommTxDurationCycle = 0;
     67e:	10 92 c4 05 	sts	0x05C4, r1
					if(irCommTxPulseState == 0) {
     682:	80 91 bf 05 	lds	r24, 0x05BF
     686:	88 23       	and	r24, r24
     688:	61 f4       	brne	.+24     	; 0x6a2 <__vector_29+0x476>
						irCommTxPulseState = 1;
     68a:	81 e0       	ldi	r24, 0x01	; 1
     68c:	80 93 bf 05 	sts	0x05BF, r24
						//PORTA = 0xFF;
						//PORTA = 0x01;
						//PORTA = irCommTxSensorMask;
						if(irCommTxSensorGroup==0) {
     690:	80 91 c6 05 	lds	r24, 0x05C6
     694:	88 23       	and	r24, r24
     696:	11 f4       	brne	.+4      	; 0x69c <__vector_29+0x470>
							PORTA = 0xAA;
     698:	8a ea       	ldi	r24, 0xAA	; 170
     69a:	01 c0       	rjmp	.+2      	; 0x69e <__vector_29+0x472>
						} else {
							PORTA = 0x55;
     69c:	85 e5       	ldi	r24, 0x55	; 85
     69e:	82 b9       	out	0x02, r24	; 2
     6a0:	03 c0       	rjmp	.+6      	; 0x6a8 <__vector_29+0x47c>
						}
					} else {
						irCommTxPulseState = 0;
     6a2:	10 92 bf 05 	sts	0x05BF, r1
						PORTA = 0x00;
     6a6:	12 b8       	out	0x02, r1	; 2
					}
					irCommTxSwitchCounter++;
     6a8:	80 91 c3 05 	lds	r24, 0x05C3
     6ac:	8f 5f       	subi	r24, 0xFF	; 255
     6ae:	80 93 c3 05 	sts	0x05C3, r24
					if(irCommTxSwitchCounter == irCommTxSwitchCount) {
     6b2:	90 91 c2 05 	lds	r25, 0x05C2
     6b6:	89 17       	cp	r24, r25
     6b8:	09 f4       	brne	.+2      	; 0x6bc <__vector_29+0x490>
     6ba:	43 c0       	rjmp	.+134    	; 0x742 <__vector_29+0x516>
						irCommAdcTxState = IRCOMM_TX_ADC_WAIT_PREPARATION;						
						adcSaveDataTo = SKIP_SAMPLE;
						break;
					}
				}	
				currentAdChannel = currentMotRightChannel;
     6bc:	80 91 4e 03 	lds	r24, 0x034E
     6c0:	80 93 4b 03 	sts	0x034B, r24
				rightChannelPhase = rightMotorPhase;
     6c4:	80 91 4f 03 	lds	r24, 0x034F
     6c8:	80 93 e4 03 	sts	0x03E4, r24
				if(leftChannelPhase == ACTIVE_PHASE) {
     6cc:	80 91 e5 03 	lds	r24, 0x03E5
     6d0:	88 23       	and	r24, r24
     6d2:	11 f4       	brne	.+4      	; 0x6d8 <__vector_29+0x4ac>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     6d4:	83 e0       	ldi	r24, 0x03	; 3
     6d6:	05 c0       	rjmp	.+10     	; 0x6e2 <__vector_29+0x4b6>
				} else if(leftChannelPhase == PASSIVE_PHASE) {
     6d8:	81 30       	cpi	r24, 0x01	; 1
     6da:	11 f4       	brne	.+4      	; 0x6e0 <__vector_29+0x4b4>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     6dc:	84 e0       	ldi	r24, 0x04	; 4
     6de:	01 c0       	rjmp	.+2      	; 0x6e2 <__vector_29+0x4b6>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     6e0:	85 e0       	ldi	r24, 0x05	; 5
     6e2:	80 93 e2 03 	sts	0x03E2, r24
				}
				irCommAdcTxState = IRCOMM_TX_ADC_TRANSMISSION_SEQ2;
     6e6:	84 e0       	ldi	r24, 0x04	; 4
     6e8:	36 c2       	rjmp	.+1132   	; 0xb56 <__vector_29+0x92a>
				break;

			case IRCOMM_TX_ADC_TRANSMISSION_SEQ2:
				irCommTxDurationCycle++;
     6ea:	80 91 c4 05 	lds	r24, 0x05C4
     6ee:	8f 5f       	subi	r24, 0xFF	; 255
     6f0:	80 93 c4 05 	sts	0x05C4, r24
				if(irCommTxDurationCycle == irCommTxDuration) {
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	20 91 c0 05 	lds	r18, 0x05C0
     6fa:	30 91 c1 05 	lds	r19, 0x05C1
     6fe:	82 17       	cp	r24, r18
     700:	93 07       	cpc	r25, r19
     702:	09 f0       	breq	.+2      	; 0x706 <__vector_29+0x4da>
     704:	47 c0       	rjmp	.+142    	; 0x794 <__vector_29+0x568>
					irCommTxDurationCycle = 0;
     706:	10 92 c4 05 	sts	0x05C4, r1
					if(irCommTxPulseState == 0) {
     70a:	80 91 bf 05 	lds	r24, 0x05BF
     70e:	88 23       	and	r24, r24
     710:	61 f4       	brne	.+24     	; 0x72a <__vector_29+0x4fe>
						irCommTxPulseState = 1;
     712:	81 e0       	ldi	r24, 0x01	; 1
     714:	80 93 bf 05 	sts	0x05BF, r24
						//PORTA = 0xFF;
						//PORTA = 0x01;
						//PORTA = irCommTxSensorMask;
						if(irCommTxSensorGroup==0) {
     718:	80 91 c6 05 	lds	r24, 0x05C6
     71c:	88 23       	and	r24, r24
     71e:	11 f4       	brne	.+4      	; 0x724 <__vector_29+0x4f8>
							PORTA = 0xAA;
     720:	8a ea       	ldi	r24, 0xAA	; 170
     722:	01 c0       	rjmp	.+2      	; 0x726 <__vector_29+0x4fa>
						} else {
							PORTA = 0x55;
     724:	85 e5       	ldi	r24, 0x55	; 85
     726:	82 b9       	out	0x02, r24	; 2
     728:	03 c0       	rjmp	.+6      	; 0x730 <__vector_29+0x504>
						}
					} else {
						irCommTxPulseState = 0;
     72a:	10 92 bf 05 	sts	0x05BF, r1
						PORTA = 0x00;
     72e:	12 b8       	out	0x02, r1	; 2
					}
					irCommTxSwitchCounter++;
     730:	80 91 c3 05 	lds	r24, 0x05C3
     734:	8f 5f       	subi	r24, 0xFF	; 255
     736:	80 93 c3 05 	sts	0x05C3, r24
					if(irCommTxSwitchCounter == irCommTxSwitchCount) {
     73a:	90 91 c2 05 	lds	r25, 0x05C2
     73e:	89 17       	cp	r24, r25
     740:	49 f5       	brne	.+82     	; 0x794 <__vector_29+0x568>
						irCommTxBitCount++;
     742:	80 91 be 05 	lds	r24, 0x05BE
     746:	8f 5f       	subi	r24, 0xFF	; 255
     748:	80 93 be 05 	sts	0x05BE, r24
						if(irCommTxBitCount==12) {
     74c:	8c 30       	cpi	r24, 0x0C	; 12
     74e:	d9 f4       	brne	.+54     	; 0x786 <__vector_29+0x55a>
							irCommState = IRCOMM_TX_IDLE_STATE;
     750:	81 e0       	ldi	r24, 0x01	; 1
     752:	80 93 67 05 	sts	0x0567, r24
							irCommTxByteEnqueued = 0;
     756:	10 92 b8 05 	sts	0x05B8, r1
							adcSamplingState = 0;
     75a:	10 92 e3 03 	sts	0x03E3, r1
							irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;
     75e:	10 92 66 05 	sts	0x0566, r1
							irCommInitReceiver();
     762:	0e 94 6c 21 	call	0x42d8	; 0x42d8 <irCommInitReceiver>
							PORTA = 0x00;
     766:	12 b8       	out	0x02, r1	; 2
							irCommTxLastTransmissionTime = getTime100MicroSec();
     768:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <getTime100MicroSec>
     76c:	aa 27       	eor	r26, r26
     76e:	97 fd       	sbrc	r25, 7
     770:	a0 95       	com	r26
     772:	ba 2f       	mov	r27, r26
     774:	80 93 b9 05 	sts	0x05B9, r24
     778:	90 93 ba 05 	sts	0x05BA, r25
     77c:	a0 93 bb 05 	sts	0x05BB, r26
     780:	b0 93 bc 05 	sts	0x05BC, r27
     784:	03 c0       	rjmp	.+6      	; 0x78c <__vector_29+0x560>
						} else {
							irCommState = IRCOMM_TX_COMPUTE_TIMINGS;
     786:	82 e0       	ldi	r24, 0x02	; 2
     788:	80 93 67 05 	sts	0x0567, r24
						}
						irCommAdcTxState = IRCOMM_TX_ADC_WAIT_PREPARATION;
     78c:	82 e0       	ldi	r24, 0x02	; 2
     78e:	80 93 b6 05 	sts	0x05B6, r24
     792:	70 c1       	rjmp	.+736    	; 0xa74 <__vector_29+0x848>
						adcSaveDataTo = SKIP_SAMPLE;
						break;
					}
				}
				currentAdChannel = currentMotLeftChannel;
     794:	80 91 4d 03 	lds	r24, 0x034D
     798:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     79c:	80 91 50 03 	lds	r24, 0x0350
     7a0:	80 93 e5 03 	sts	0x03E5, r24
				if(rightChannelPhase == ACTIVE_PHASE) {
     7a4:	80 91 e4 03 	lds	r24, 0x03E4
     7a8:	88 23       	and	r24, r24
     7aa:	11 f4       	brne	.+4      	; 0x7b0 <__vector_29+0x584>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     7ac:	81 e0       	ldi	r24, 0x01	; 1
     7ae:	05 c0       	rjmp	.+10     	; 0x7ba <__vector_29+0x58e>
				} else if(rightChannelPhase == PASSIVE_PHASE) {
     7b0:	81 30       	cpi	r24, 0x01	; 1
     7b2:	11 f4       	brne	.+4      	; 0x7b8 <__vector_29+0x58c>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     7b4:	82 e0       	ldi	r24, 0x02	; 2
     7b6:	01 c0       	rjmp	.+2      	; 0x7ba <__vector_29+0x58e>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     7b8:	85 e0       	ldi	r24, 0x05	; 5
     7ba:	80 93 e2 03 	sts	0x03E2, r24
				}
				irCommAdcTxState = IRCOMM_TX_ADC_TRANSMISSION_SEQ1;
     7be:	83 e0       	ldi	r24, 0x03	; 3
     7c0:	ca c1       	rjmp	.+916    	; 0xb56 <__vector_29+0x92a>
				break;

			case IRCOMM_TX_ADC_IDLE:
				if(irCommTxByteEnqueued==1) {					
     7c2:	80 91 b8 05 	lds	r24, 0x05B8
     7c6:	81 30       	cpi	r24, 0x01	; 1
     7c8:	09 f0       	breq	.+2      	; 0x7cc <__vector_29+0x5a0>
     7ca:	54 c2       	rjmp	.+1192   	; 0xc74 <__vector_29+0xa48>
     7cc:	c4 c1       	rjmp	.+904    	; 0xb56 <__vector_29+0x92a>
					irCommAdcTxState = IRCOMM_TX_ADC_TURN_OFF_SENSORS;
				}
				break;

		}
	} else if(irCommMode == IRCOMM_MODE_RECEIVE) {
     7ce:	21 30       	cpi	r18, 0x01	; 1
     7d0:	09 f0       	breq	.+2      	; 0x7d4 <__vector_29+0x5a8>
     7d2:	54 c1       	rjmp	.+680    	; 0xa7c <__vector_29+0x850>
		switch(irCommAdcRxState) {
     7d4:	90 91 93 05 	lds	r25, 0x0593
     7d8:	96 30       	cpi	r25, 0x06	; 6
     7da:	09 f4       	brne	.+2      	; 0x7de <__vector_29+0x5b2>
     7dc:	62 c0       	rjmp	.+196    	; 0x8a2 <__vector_29+0x676>
     7de:	97 30       	cpi	r25, 0x07	; 7
     7e0:	98 f4       	brcc	.+38     	; 0x808 <__vector_29+0x5dc>
     7e2:	92 30       	cpi	r25, 0x02	; 2
     7e4:	d9 f1       	breq	.+118    	; 0x85c <__vector_29+0x630>
     7e6:	93 30       	cpi	r25, 0x03	; 3
     7e8:	30 f4       	brcc	.+12     	; 0x7f6 <__vector_29+0x5ca>
     7ea:	99 23       	and	r25, r25
     7ec:	19 f1       	breq	.+70     	; 0x834 <__vector_29+0x608>
     7ee:	91 30       	cpi	r25, 0x01	; 1
     7f0:	09 f0       	breq	.+2      	; 0x7f4 <__vector_29+0x5c8>
     7f2:	40 c2       	rjmp	.+1152   	; 0xc74 <__vector_29+0xa48>
     7f4:	29 c0       	rjmp	.+82     	; 0x848 <__vector_29+0x61c>
     7f6:	94 30       	cpi	r25, 0x04	; 4
     7f8:	09 f4       	brne	.+2      	; 0x7fc <__vector_29+0x5d0>
     7fa:	42 c0       	rjmp	.+132    	; 0x880 <__vector_29+0x654>
     7fc:	80 91 4c 03 	lds	r24, 0x034C
     800:	95 30       	cpi	r25, 0x05	; 5
     802:	08 f0       	brcs	.+2      	; 0x806 <__vector_29+0x5da>
     804:	47 c0       	rjmp	.+142    	; 0x894 <__vector_29+0x668>
     806:	34 c0       	rjmp	.+104    	; 0x870 <__vector_29+0x644>
     808:	99 30       	cpi	r25, 0x09	; 9
     80a:	09 f4       	brne	.+2      	; 0x80e <__vector_29+0x5e2>
     80c:	77 c0       	rjmp	.+238    	; 0x8fc <__vector_29+0x6d0>
     80e:	9a 30       	cpi	r25, 0x0A	; 10
     810:	38 f4       	brcc	.+14     	; 0x820 <__vector_29+0x5f4>
     812:	97 30       	cpi	r25, 0x07	; 7
     814:	09 f4       	brne	.+2      	; 0x818 <__vector_29+0x5ec>
     816:	4e c0       	rjmp	.+156    	; 0x8b4 <__vector_29+0x688>
     818:	98 30       	cpi	r25, 0x08	; 8
     81a:	09 f0       	breq	.+2      	; 0x81e <__vector_29+0x5f2>
     81c:	2b c2       	rjmp	.+1110   	; 0xc74 <__vector_29+0xa48>
     81e:	57 c0       	rjmp	.+174    	; 0x8ce <__vector_29+0x6a2>
     820:	9b 30       	cpi	r25, 0x0B	; 11
     822:	09 f4       	brne	.+2      	; 0x826 <__vector_29+0x5fa>
     824:	14 c1       	rjmp	.+552    	; 0xa4e <__vector_29+0x822>
     826:	9b 30       	cpi	r25, 0x0B	; 11
     828:	08 f4       	brcc	.+2      	; 0x82c <__vector_29+0x600>
     82a:	80 c0       	rjmp	.+256    	; 0x92c <__vector_29+0x700>
     82c:	9c 30       	cpi	r25, 0x0C	; 12
     82e:	09 f0       	breq	.+2      	; 0x832 <__vector_29+0x606>
     830:	21 c2       	rjmp	.+1090   	; 0xc74 <__vector_29+0xa48>
     832:	20 c1       	rjmp	.+576    	; 0xa74 <__vector_29+0x848>
			case 0:				
				currentProx = 0;
     834:	10 92 4c 03 	sts	0x034C, r1
				currentAdChannel = currentProx+1;				
     838:	20 93 4b 03 	sts	0x034B, r18
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     83c:	86 e0       	ldi	r24, 0x06	; 6
     83e:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 1;
     842:	20 93 93 05 	sts	0x0593, r18
     846:	16 c2       	rjmp	.+1068   	; 0xc74 <__vector_29+0xa48>
				break;

			case 1:
				currentAdChannel = currentProx+1;
     848:	80 91 4c 03 	lds	r24, 0x034C
     84c:	8f 5f       	subi	r24, 0xFF	; 255
     84e:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     852:	86 e0       	ldi	r24, 0x06	; 6
     854:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 2;
     858:	82 e0       	ldi	r24, 0x02	; 2
     85a:	f6 c0       	rjmp	.+492    	; 0xa48 <__vector_29+0x81c>
				break;

			case 2:
				currentAdChannel = currentProx+1;
     85c:	80 91 4c 03 	lds	r24, 0x034C
     860:	8f 5f       	subi	r24, 0xFF	; 255
     862:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     866:	86 e0       	ldi	r24, 0x06	; 6
     868:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 3;
     86c:	83 e0       	ldi	r24, 0x03	; 3
     86e:	ec c0       	rjmp	.+472    	; 0xa48 <__vector_29+0x81c>
				break;

			case 3:
				currentAdChannel = currentProx+1;
     870:	8f 5f       	subi	r24, 0xFF	; 255
     872:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     876:	86 e0       	ldi	r24, 0x06	; 6
     878:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 4;
     87c:	84 e0       	ldi	r24, 0x04	; 4
     87e:	e4 c0       	rjmp	.+456    	; 0xa48 <__vector_29+0x81c>
				break;

			case 4:
				currentAdChannel = currentProx+1;
     880:	80 91 4c 03 	lds	r24, 0x034C
     884:	8f 5f       	subi	r24, 0xFF	; 255
     886:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     88a:	86 e0       	ldi	r24, 0x06	; 6
     88c:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 5;
     890:	85 e0       	ldi	r24, 0x05	; 5
     892:	da c0       	rjmp	.+436    	; 0xa48 <__vector_29+0x81c>
				break;

			case 5:
				currentAdChannel = currentProx+1;
     894:	8f 5f       	subi	r24, 0xFF	; 255
     896:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     89a:	86 e0       	ldi	r24, 0x06	; 6
     89c:	80 93 e2 03 	sts	0x03E2, r24
     8a0:	d3 c0       	rjmp	.+422    	; 0xa48 <__vector_29+0x81c>
				irCommAdcRxState = 6;
				break;

			case 6:
				currentAdChannel = currentProx+1;
     8a2:	80 91 4c 03 	lds	r24, 0x034C
     8a6:	8f 5f       	subi	r24, 0xFF	; 255
     8a8:	80 93 4b 03 	sts	0x034B, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     8ac:	90 93 e2 03 	sts	0x03E2, r25
				irCommAdcRxState = 7;
     8b0:	87 e0       	ldi	r24, 0x07	; 7
     8b2:	ca c0       	rjmp	.+404    	; 0xa48 <__vector_29+0x81c>
				break;

			case 7:
				currentAdChannel = currentMotLeftChannel;
     8b4:	80 91 4d 03 	lds	r24, 0x034D
     8b8:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     8bc:	80 91 50 03 	lds	r24, 0x0350
     8c0:	80 93 e5 03 	sts	0x03E5, r24
				adcSaveDataTo = SAVE_TO_PROX_IRCOMM;
     8c4:	86 e0       	ldi	r24, 0x06	; 6
     8c6:	80 93 e2 03 	sts	0x03E2, r24
				irCommAdcRxState = 8;
     8ca:	88 e0       	ldi	r24, 0x08	; 8
     8cc:	bd c0       	rjmp	.+378    	; 0xa48 <__vector_29+0x81c>
				break;

			case 8:
				currentAdChannel = currentMotRightChannel;
     8ce:	80 91 4e 03 	lds	r24, 0x034E
     8d2:	80 93 4b 03 	sts	0x034B, r24
				rightChannelPhase = rightMotorPhase;
     8d6:	80 91 4f 03 	lds	r24, 0x034F
     8da:	80 93 e4 03 	sts	0x03E4, r24
				if(leftChannelPhase == ACTIVE_PHASE) {
     8de:	80 91 e5 03 	lds	r24, 0x03E5
     8e2:	88 23       	and	r24, r24
     8e4:	11 f4       	brne	.+4      	; 0x8ea <__vector_29+0x6be>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     8e6:	83 e0       	ldi	r24, 0x03	; 3
     8e8:	05 c0       	rjmp	.+10     	; 0x8f4 <__vector_29+0x6c8>
				} else if(leftChannelPhase == PASSIVE_PHASE) {
     8ea:	81 30       	cpi	r24, 0x01	; 1
     8ec:	11 f4       	brne	.+4      	; 0x8f2 <__vector_29+0x6c6>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     8ee:	84 e0       	ldi	r24, 0x04	; 4
     8f0:	01 c0       	rjmp	.+2      	; 0x8f4 <__vector_29+0x6c8>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     8f2:	85 e0       	ldi	r24, 0x05	; 5
     8f4:	80 93 e2 03 	sts	0x03E2, r24
				}
				irCommAdcRxState = 9;
     8f8:	89 e0       	ldi	r24, 0x09	; 9
     8fa:	a6 c0       	rjmp	.+332    	; 0xa48 <__vector_29+0x81c>
				break;

			case 9:
				currentAdChannel = currentMotLeftChannel;
     8fc:	80 91 4d 03 	lds	r24, 0x034D
     900:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     904:	80 91 50 03 	lds	r24, 0x0350
     908:	80 93 e5 03 	sts	0x03E5, r24
				if(rightChannelPhase == ACTIVE_PHASE) {
     90c:	80 91 e4 03 	lds	r24, 0x03E4
     910:	88 23       	and	r24, r24
     912:	19 f4       	brne	.+6      	; 0x91a <__vector_29+0x6ee>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     914:	20 93 e2 03 	sts	0x03E2, r18
     918:	07 c0       	rjmp	.+14     	; 0x928 <__vector_29+0x6fc>
				} else if(rightChannelPhase == PASSIVE_PHASE) {
     91a:	81 30       	cpi	r24, 0x01	; 1
     91c:	11 f4       	brne	.+4      	; 0x922 <__vector_29+0x6f6>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     91e:	82 e0       	ldi	r24, 0x02	; 2
     920:	01 c0       	rjmp	.+2      	; 0x924 <__vector_29+0x6f8>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     922:	85 e0       	ldi	r24, 0x05	; 5
     924:	80 93 e2 03 	sts	0x03E2, r24
				}
				irCommAdcRxState = 10;
     928:	8a e0       	ldi	r24, 0x0A	; 10
     92a:	8e c0       	rjmp	.+284    	; 0xa48 <__vector_29+0x81c>
				break;

			case 10:
				currentAdChannel = currentMotRightChannel;
     92c:	80 91 4e 03 	lds	r24, 0x034E
     930:	80 93 4b 03 	sts	0x034B, r24
				rightChannelPhase = rightMotorPhase;
     934:	80 91 4f 03 	lds	r24, 0x034F
     938:	80 93 e4 03 	sts	0x03E4, r24
				if(leftChannelPhase == ACTIVE_PHASE) {
     93c:	80 91 e5 03 	lds	r24, 0x03E5
     940:	88 23       	and	r24, r24
     942:	11 f4       	brne	.+4      	; 0x948 <__vector_29+0x71c>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     944:	83 e0       	ldi	r24, 0x03	; 3
     946:	05 c0       	rjmp	.+10     	; 0x952 <__vector_29+0x726>
				} else if(leftChannelPhase == PASSIVE_PHASE) {
     948:	81 30       	cpi	r24, 0x01	; 1
     94a:	11 f4       	brne	.+4      	; 0x950 <__vector_29+0x724>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     94c:	84 e0       	ldi	r24, 0x04	; 4
     94e:	01 c0       	rjmp	.+2      	; 0x952 <__vector_29+0x726>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     950:	85 e0       	ldi	r24, 0x05	; 5
     952:	80 93 e2 03 	sts	0x03E2, r24
					}
				} else {
					irCommRxWindowSamples++;
				}
				*/
				if(irCommRxBitSkipped < 254) {	// safety check
     956:	80 91 ad 05 	lds	r24, 0x05AD
     95a:	8e 3f       	cpi	r24, 0xFE	; 254
     95c:	18 f4       	brcc	.+6      	; 0x964 <__vector_29+0x738>
					irCommRxBitSkipped++;
     95e:	8f 5f       	subi	r24, 0xFF	; 255
     960:	80 93 ad 05 	sts	0x05AD, r24
				}
				irCommRxWindowSamples++;
     964:	80 91 94 05 	lds	r24, 0x0594
     968:	8f 5f       	subi	r24, 0xFF	; 255
     96a:	80 93 94 05 	sts	0x0594, r24
				if(irCommState==IRCOMM_RX_SYNC_SIGNAL) {
     96e:	80 91 67 05 	lds	r24, 0x0567
     972:	84 30       	cpi	r24, 0x04	; 4
     974:	59 f4       	brne	.+22     	; 0x98c <__vector_29+0x760>
					irCommRxWindowSamples = 0;
     976:	10 92 94 05 	sts	0x0594, r1
					if(irCommRxBitSkipped >= irCommShiftCount) {
     97a:	90 91 ad 05 	lds	r25, 0x05AD
     97e:	80 91 9e 05 	lds	r24, 0x059E
     982:	98 17       	cp	r25, r24
     984:	18 f0       	brcs	.+6      	; 0x98c <__vector_29+0x760>
						irCommState = IRCOMM_RX_WAITING_BIT;
     986:	85 e0       	ldi	r24, 0x05	; 5
     988:	80 93 67 05 	sts	0x0567, r24
					}
				}

				if(irCommRxWindowSamples == IRCOMM_SAMPLING_WINDOW) {					
     98c:	80 91 94 05 	lds	r24, 0x0594
     990:	84 31       	cpi	r24, 0x14	; 20
     992:	09 f0       	breq	.+2      	; 0x996 <__vector_29+0x76a>
     994:	58 c0       	rjmp	.+176    	; 0xa46 <__vector_29+0x81a>
					irCommRxWindowSamples = 0;
     996:	10 92 94 05 	sts	0x0594, r1
					irCommTempPointer = irCommProxValuesCurr;
     99a:	20 91 d9 08 	lds	r18, 0x08D9
     99e:	30 91 da 08 	lds	r19, 0x08DA
					irCommProxValuesCurr = irCommProxValuesAdc;
     9a2:	80 91 f5 08 	lds	r24, 0x08F5
     9a6:	90 91 f6 08 	lds	r25, 0x08F6
     9aa:	90 93 da 08 	sts	0x08DA, r25
     9ae:	80 93 d9 08 	sts	0x08D9, r24
					irCommProxValuesAdc = irCommTempPointer;
     9b2:	30 93 f6 08 	sts	0x08F6, r19
     9b6:	20 93 f5 08 	sts	0x08F5, r18
					irCommTempPointer = irCommMaxSensorValueCurr;
     9ba:	40 91 dc 05 	lds	r20, 0x05DC
     9be:	20 91 dd 05 	lds	r18, 0x05DD
					irCommMaxSensorValueCurr = irCommMaxSensorValueAdc;
     9c2:	80 91 2e 0b 	lds	r24, 0x0B2E
     9c6:	90 91 2f 0b 	lds	r25, 0x0B2F
     9ca:	90 93 dd 05 	sts	0x05DD, r25
     9ce:	80 93 dc 05 	sts	0x05DC, r24
					irCommMaxSensorValueAdc = irCommTempPointer;
     9d2:	40 93 2e 0b 	sts	0x0B2E, r20
     9d6:	20 93 2f 0b 	sts	0x0B2F, r18
					irCommTempPointer = irCommMinSensorValueCurr;
     9da:	20 91 c8 05 	lds	r18, 0x05C8
     9de:	30 91 c9 05 	lds	r19, 0x05C9
     9e2:	30 93 6d 0b 	sts	0x0B6D, r19
     9e6:	20 93 6c 0b 	sts	0x0B6C, r18
					irCommMinSensorValueCurr = irCommMinSensorValueAdc;
     9ea:	80 91 53 06 	lds	r24, 0x0653
     9ee:	90 91 54 06 	lds	r25, 0x0654
     9f2:	90 93 c9 05 	sts	0x05C9, r25
     9f6:	80 93 c8 05 	sts	0x05C8, r24
					irCommMinSensorValueAdc = irCommTempPointer;
     9fa:	30 93 54 06 	sts	0x0654, r19
     9fe:	20 93 53 06 	sts	0x0653, r18
					memset(irCommMaxSensorValueAdc, 0x00, 16);
     a02:	e4 2f       	mov	r30, r20
     a04:	f0 91 2f 0b 	lds	r31, 0x0B2F
     a08:	80 e1       	ldi	r24, 0x10	; 16
     a0a:	df 01       	movw	r26, r30
     a0c:	1d 92       	st	X+, r1
     a0e:	8a 95       	dec	r24
     a10:	e9 f7       	brne	.-6      	; 0xa0c <__vector_29+0x7e0>
					memset(irCommMinSensorValueAdc, 0xFF, 16);
     a12:	80 91 53 06 	lds	r24, 0x0653
     a16:	90 91 54 06 	lds	r25, 0x0654
     a1a:	6f ef       	ldi	r22, 0xFF	; 255
     a1c:	70 e0       	ldi	r23, 0x00	; 0
     a1e:	40 e1       	ldi	r20, 0x10	; 16
     a20:	50 e0       	ldi	r21, 0x00	; 0
     a22:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
					if(irCommState == IRCOMM_RX_IDLE_STATE) {
     a26:	80 91 67 05 	lds	r24, 0x0567
     a2a:	81 30       	cpi	r24, 0x01	; 1
     a2c:	29 f4       	brne	.+10     	; 0xa38 <__vector_29+0x80c>
						irCommState = IRCOMM_RX_MAX_SENSOR_STATE;
     a2e:	82 e0       	ldi	r24, 0x02	; 2
     a30:	80 93 67 05 	sts	0x0567, r24
						irCommRxBitSkipped = 0;
     a34:	10 92 ad 05 	sts	0x05AD, r1
					}
					//if(irCommState == IRCOMM_RX_SYNC_SIGNAL) {
					//	irCommSecondBitSkipped = 1;	// the second start bit is just sampled, skip it and sync with the received signal						
					//}
					if(irCommState == IRCOMM_RX_WAITING_BIT) {
     a38:	80 91 67 05 	lds	r24, 0x0567
     a3c:	85 30       	cpi	r24, 0x05	; 5
     a3e:	19 f4       	brne	.+6      	; 0xa46 <__vector_29+0x81a>
						irCommState = IRCOMM_RX_READ_BIT;
     a40:	86 e0       	ldi	r24, 0x06	; 6
     a42:	80 93 67 05 	sts	0x0567, r24
				} else {
					irCommTickCounter = 0;
					updateBlueLed(0);
				}
				*/
				irCommAdcRxState = 11;
     a46:	8b e0       	ldi	r24, 0x0B	; 11
     a48:	80 93 93 05 	sts	0x0593, r24
     a4c:	13 c1       	rjmp	.+550    	; 0xc74 <__vector_29+0xa48>
				break;

			case 11:
				currentAdChannel = 0;	// prox0
     a4e:	10 92 4b 03 	sts	0x034B, r1
				if(rightChannelPhase == ACTIVE_PHASE) {
     a52:	80 91 e4 03 	lds	r24, 0x03E4
     a56:	88 23       	and	r24, r24
     a58:	19 f4       	brne	.+6      	; 0xa60 <__vector_29+0x834>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     a5a:	20 93 e2 03 	sts	0x03E2, r18
     a5e:	07 c0       	rjmp	.+14     	; 0xa6e <__vector_29+0x842>
				} else if(rightChannelPhase == PASSIVE_PHASE) {
     a60:	81 30       	cpi	r24, 0x01	; 1
     a62:	11 f4       	brne	.+4      	; 0xa68 <__vector_29+0x83c>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     a64:	82 e0       	ldi	r24, 0x02	; 2
     a66:	01 c0       	rjmp	.+2      	; 0xa6a <__vector_29+0x83e>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     a68:	85 e0       	ldi	r24, 0x05	; 5
     a6a:	80 93 e2 03 	sts	0x03E2, r24
				}
				irCommAdcRxState = 0;
     a6e:	10 92 93 05 	sts	0x0593, r1
     a72:	00 c1       	rjmp	.+512    	; 0xc74 <__vector_29+0xa48>
				break;

			case 12:
				adcSaveDataTo = SKIP_SAMPLE;
     a74:	85 e0       	ldi	r24, 0x05	; 5
     a76:	80 93 e2 03 	sts	0x03E2, r24
     a7a:	fc c0       	rjmp	.+504    	; 0xc74 <__vector_29+0xa48>
				break;

		}
	} else if(irCommMode==IRCOMM_MODE_SENSORS_SAMPLING) {
     a7c:	22 23       	and	r18, r18
     a7e:	09 f0       	breq	.+2      	; 0xa82 <__vector_29+0x856>
     a80:	f9 c0       	rjmp	.+498    	; 0xc74 <__vector_29+0xa48>
		switch(adcSamplingState) {
     a82:	90 91 e3 03 	lds	r25, 0x03E3
     a86:	92 30       	cpi	r25, 0x02	; 2
     a88:	09 f4       	brne	.+2      	; 0xa8c <__vector_29+0x860>
     a8a:	6b c0       	rjmp	.+214    	; 0xb62 <__vector_29+0x936>
     a8c:	93 30       	cpi	r25, 0x03	; 3
     a8e:	30 f4       	brcc	.+12     	; 0xa9c <__vector_29+0x870>
     a90:	99 23       	and	r25, r25
     a92:	59 f0       	breq	.+22     	; 0xaaa <__vector_29+0x87e>
     a94:	91 30       	cpi	r25, 0x01	; 1
     a96:	09 f0       	breq	.+2      	; 0xa9a <__vector_29+0x86e>
     a98:	ed c0       	rjmp	.+474    	; 0xc74 <__vector_29+0xa48>
     a9a:	1b c0       	rjmp	.+54     	; 0xad2 <__vector_29+0x8a6>
     a9c:	93 30       	cpi	r25, 0x03	; 3
     a9e:	09 f4       	brne	.+2      	; 0xaa2 <__vector_29+0x876>
     aa0:	77 c0       	rjmp	.+238    	; 0xb90 <__vector_29+0x964>
     aa2:	94 30       	cpi	r25, 0x04	; 4
     aa4:	09 f0       	breq	.+2      	; 0xaa8 <__vector_29+0x87c>
     aa6:	e6 c0       	rjmp	.+460    	; 0xc74 <__vector_29+0xa48>
     aa8:	8c c0       	rjmp	.+280    	; 0xbc2 <__vector_29+0x996>

			case 0:	// proximity
				currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     aaa:	80 91 4c 03 	lds	r24, 0x034C
     aae:	86 95       	lsr	r24
     ab0:	80 93 4b 03 	sts	0x034B, r24
																// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
				if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     ab4:	80 91 e4 03 	lds	r24, 0x03E4
     ab8:	88 23       	and	r24, r24
     aba:	11 f4       	brne	.+4      	; 0xac0 <__vector_29+0x894>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	05 c0       	rjmp	.+10     	; 0xaca <__vector_29+0x89e>
				} else if(rightChannelPhase == PASSIVE_PHASE) {
     ac0:	81 30       	cpi	r24, 0x01	; 1
     ac2:	11 f4       	brne	.+4      	; 0xac8 <__vector_29+0x89c>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     ac4:	82 e0       	ldi	r24, 0x02	; 2
     ac6:	01 c0       	rjmp	.+2      	; 0xaca <__vector_29+0x89e>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     ac8:	85 e0       	ldi	r24, 0x05	; 5
     aca:	80 93 e2 03 	sts	0x03E2, r24
				}
				adcSamplingState = 1;
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	75 c0       	rjmp	.+234    	; 0xbbc <__vector_29+0x990>
				break;

			case 1:	// left motor
				currentAdChannel = currentMotLeftChannel;
     ad2:	80 91 4d 03 	lds	r24, 0x034D
     ad6:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     ada:	80 91 50 03 	lds	r24, 0x0350
     ade:	80 93 e5 03 	sts	0x03E5, r24
				adcSaveDataTo = SAVE_TO_PROX;
     ae2:	10 92 e2 03 	sts	0x03E2, r1
				adcSamplingState = 2;
     ae6:	82 e0       	ldi	r24, 0x02	; 2
     ae8:	80 93 e3 03 	sts	0x03E3, r24
				if(irCommEnabled==IRCOMM_MODE_RECEIVE && currentProx==23) {					
     aec:	10 91 64 05 	lds	r17, 0x0564
     af0:	11 30       	cpi	r17, 0x01	; 1
     af2:	09 f5       	brne	.+66     	; 0xb36 <__vector_29+0x90a>
     af4:	80 91 4c 03 	lds	r24, 0x034C
     af8:	87 31       	cpi	r24, 0x17	; 23
     afa:	e9 f4       	brne	.+58     	; 0xb36 <__vector_29+0x90a>
					currentAdChannel = 0;	// prox0					
     afc:	10 92 4b 03 	sts	0x034B, r1
					measBattery = 0;
     b00:	10 92 e8 03 	sts	0x03E8, r1
					irCommAdcRxState = 0;					
     b04:	10 92 93 05 	sts	0x0593, r1
					irCommRxWindowSamples = 0;
     b08:	10 92 94 05 	sts	0x0594, r1
					memset(irCommMaxSensorValueAdc, 0x00, 16);
     b0c:	e0 91 2e 0b 	lds	r30, 0x0B2E
     b10:	f0 91 2f 0b 	lds	r31, 0x0B2F
     b14:	80 e1       	ldi	r24, 0x10	; 16
     b16:	df 01       	movw	r26, r30
     b18:	1d 92       	st	X+, r1
     b1a:	8a 95       	dec	r24
     b1c:	e9 f7       	brne	.-6      	; 0xb18 <__vector_29+0x8ec>
					memset(irCommMinSensorValueAdc, 0xFF, 16);
     b1e:	80 91 53 06 	lds	r24, 0x0653
     b22:	90 91 54 06 	lds	r25, 0x0654
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	70 e0       	ldi	r23, 0x00	; 0
     b2a:	40 e1       	ldi	r20, 0x10	; 16
     b2c:	50 e0       	ldi	r21, 0x00	; 0
     b2e:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
					irCommMode = IRCOMM_MODE_RECEIVE;					
     b32:	10 93 66 05 	sts	0x0566, r17
				}
				if(irCommEnabled==IRCOMM_MODE_TRANSMIT && currentProx==23) {
     b36:	90 91 64 05 	lds	r25, 0x0564
     b3a:	92 30       	cpi	r25, 0x02	; 2
     b3c:	09 f0       	breq	.+2      	; 0xb40 <__vector_29+0x914>
     b3e:	9a c0       	rjmp	.+308    	; 0xc74 <__vector_29+0xa48>
     b40:	80 91 4c 03 	lds	r24, 0x034C
     b44:	87 31       	cpi	r24, 0x17	; 23
     b46:	09 f0       	breq	.+2      	; 0xb4a <__vector_29+0x91e>
     b48:	95 c0       	rjmp	.+298    	; 0xc74 <__vector_29+0xa48>
					irCommMode = IRCOMM_MODE_TRANSMIT;
     b4a:	90 93 66 05 	sts	0x0566, r25
					if(irCommTxByteEnqueued==1) {
     b4e:	80 91 b8 05 	lds	r24, 0x05B8
     b52:	81 30       	cpi	r24, 0x01	; 1
     b54:	19 f4       	brne	.+6      	; 0xb5c <__vector_29+0x930>
						irCommAdcTxState = IRCOMM_TX_ADC_TURN_OFF_SENSORS;
     b56:	80 93 b6 05 	sts	0x05B6, r24
     b5a:	8c c0       	rjmp	.+280    	; 0xc74 <__vector_29+0xa48>
					} else {
						irCommMode=IRCOMM_MODE_SENSORS_SAMPLING; // no data to be transmitted, restart sensors sampling
     b5c:	10 92 66 05 	sts	0x0566, r1
     b60:	89 c0       	rjmp	.+274    	; 0xc74 <__vector_29+0xa48>
					}
				}
				break;

			case 2:	// right motor
				currentAdChannel = currentMotRightChannel;
     b62:	80 91 4e 03 	lds	r24, 0x034E
     b66:	80 93 4b 03 	sts	0x034B, r24
				rightChannelPhase = rightMotorPhase;
     b6a:	80 91 4f 03 	lds	r24, 0x034F
     b6e:	80 93 e4 03 	sts	0x03E4, r24
				if(leftChannelPhase == ACTIVE_PHASE) {
     b72:	80 91 e5 03 	lds	r24, 0x03E5
     b76:	88 23       	and	r24, r24
     b78:	11 f4       	brne	.+4      	; 0xb7e <__vector_29+0x952>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     b7a:	83 e0       	ldi	r24, 0x03	; 3
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <__vector_29+0x95c>
				} else if(leftChannelPhase == PASSIVE_PHASE) {
     b7e:	81 30       	cpi	r24, 0x01	; 1
     b80:	11 f4       	brne	.+4      	; 0xb86 <__vector_29+0x95a>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     b82:	84 e0       	ldi	r24, 0x04	; 4
     b84:	01 c0       	rjmp	.+2      	; 0xb88 <__vector_29+0x95c>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     b86:	85 e0       	ldi	r24, 0x05	; 5
     b88:	80 93 e2 03 	sts	0x03E2, r24
				}
				adcSamplingState = 3;
     b8c:	83 e0       	ldi	r24, 0x03	; 3
     b8e:	16 c0       	rjmp	.+44     	; 0xbbc <__vector_29+0x990>
				break;

			case 3:	// left motor
				currentAdChannel = currentMotLeftChannel;
     b90:	80 91 4d 03 	lds	r24, 0x034D
     b94:	80 93 4b 03 	sts	0x034B, r24
				leftChannelPhase = leftMotorPhase;
     b98:	80 91 50 03 	lds	r24, 0x0350
     b9c:	80 93 e5 03 	sts	0x03E5, r24
				if(rightChannelPhase == ACTIVE_PHASE) {
     ba0:	80 91 e4 03 	lds	r24, 0x03E4
     ba4:	88 23       	and	r24, r24
     ba6:	11 f4       	brne	.+4      	; 0xbac <__vector_29+0x980>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	05 c0       	rjmp	.+10     	; 0xbb6 <__vector_29+0x98a>
				} else if(rightChannelPhase == PASSIVE_PHASE) {
     bac:	81 30       	cpi	r24, 0x01	; 1
     bae:	11 f4       	brne	.+4      	; 0xbb4 <__vector_29+0x988>
					adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     bb0:	82 e0       	ldi	r24, 0x02	; 2
     bb2:	01 c0       	rjmp	.+2      	; 0xbb6 <__vector_29+0x98a>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     bb4:	85 e0       	ldi	r24, 0x05	; 5
     bb6:	80 93 e2 03 	sts	0x03E2, r24
				}
				adcSamplingState = 4;
     bba:	84 e0       	ldi	r24, 0x04	; 4
     bbc:	80 93 e3 03 	sts	0x03E3, r24
     bc0:	59 c0       	rjmp	.+178    	; 0xc74 <__vector_29+0xa48>
				break;

			case 4:	// right motor
				currentAdChannel = currentMotRightChannel;
     bc2:	80 91 4e 03 	lds	r24, 0x034E
     bc6:	80 93 4b 03 	sts	0x034B, r24
				rightChannelPhase = rightMotorPhase;
     bca:	80 91 4f 03 	lds	r24, 0x034F
     bce:	80 93 e4 03 	sts	0x03E4, r24
				if(leftChannelPhase == ACTIVE_PHASE) {
     bd2:	80 91 e5 03 	lds	r24, 0x03E5
     bd6:	88 23       	and	r24, r24
     bd8:	11 f4       	brne	.+4      	; 0xbde <__vector_29+0x9b2>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     bda:	83 e0       	ldi	r24, 0x03	; 3
     bdc:	06 c0       	rjmp	.+12     	; 0xbea <__vector_29+0x9be>
				} else if(leftChannelPhase == PASSIVE_PHASE) {
     bde:	81 30       	cpi	r24, 0x01	; 1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__vector_29+0x9bc>
					adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     be2:	90 93 e2 03 	sts	0x03E2, r25
     be6:	03 c0       	rjmp	.+6      	; 0xbee <__vector_29+0x9c2>
				} else {
					adcSaveDataTo = SKIP_SAMPLE;
     be8:	85 e0       	ldi	r24, 0x05	; 5
     bea:	80 93 e2 03 	sts	0x03E2, r24
				}
				adcSamplingState = 0;
     bee:	10 92 e3 03 	sts	0x03E3, r1

				if(currentProx==14 && measBattery==1) {
     bf2:	20 91 4c 03 	lds	r18, 0x034C
     bf6:	2e 30       	cpi	r18, 0x0E	; 14
     bf8:	41 f4       	brne	.+16     	; 0xc0a <__vector_29+0x9de>
     bfa:	80 91 e8 03 	lds	r24, 0x03E8
     bfe:	81 30       	cpi	r24, 0x01	; 1
     c00:	21 f4       	brne	.+8      	; 0xc0a <__vector_29+0x9de>
					measBattery=2;
     c02:	82 e0       	ldi	r24, 0x02	; 2
     c04:	80 93 e8 03 	sts	0x03E8, r24
					SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     c08:	46 9a       	sbi	0x08, 6	; 8
				}

				// turn on the IR pulses for the proximities only in their active phases
				if(currentProx & 0x01) {
     c0a:	42 2f       	mov	r20, r18
     c0c:	50 e0       	ldi	r21, 0x00	; 0
     c0e:	20 ff       	sbrs	r18, 0
     c10:	31 c0       	rjmp	.+98     	; 0xc74 <__vector_29+0xa48>
					if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     c12:	20 31       	cpi	r18, 0x10	; 16
     c14:	50 f4       	brcc	.+20     	; 0xc2a <__vector_29+0x9fe>
											// PORTA for proximity sensors, PORTJ for ground sensors
						PORTA = (1 << (currentProx>>1));	// pulse on
     c16:	26 95       	lsr	r18
     c18:	81 e0       	ldi	r24, 0x01	; 1
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <__vector_29+0x9f6>
     c1e:	88 0f       	add	r24, r24
     c20:	99 1f       	adc	r25, r25
     c22:	2a 95       	dec	r18
     c24:	e2 f7       	brpl	.-8      	; 0xc1e <__vector_29+0x9f2>
     c26:	82 b9       	out	0x02, r24	; 2
     c28:	25 c0       	rjmp	.+74     	; 0xc74 <__vector_29+0xa48>
					} else {
						if(hardwareRevision == HW_REV_3_0) {
     c2a:	80 91 60 05 	lds	r24, 0x0560
     c2e:	88 23       	and	r24, r24
     c30:	61 f4       	brne	.+24     	; 0xc4a <__vector_29+0xa1e>
							PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     c32:	40 51       	subi	r20, 0x10	; 16
     c34:	50 40       	sbci	r21, 0x00	; 0
     c36:	55 95       	asr	r21
     c38:	47 95       	ror	r20
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	02 c0       	rjmp	.+4      	; 0xc44 <__vector_29+0xa18>
     c40:	88 0f       	add	r24, r24
     c42:	99 1f       	adc	r25, r25
     c44:	4a 95       	dec	r20
     c46:	e2 f7       	brpl	.-8      	; 0xc40 <__vector_29+0xa14>
     c48:	13 c0       	rjmp	.+38     	; 0xc70 <__vector_29+0xa44>
						}

						if(hardwareRevision == HW_REV_3_0_1) {
     c4a:	81 30       	cpi	r24, 0x01	; 1
     c4c:	11 f0       	breq	.+4      	; 0xc52 <__vector_29+0xa26>
							PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
						}

						if(hardwareRevision == HW_REV_3_1) {
     c4e:	82 30       	cpi	r24, 0x02	; 2
     c50:	89 f4       	brne	.+34     	; 0xc74 <__vector_29+0xa48>
							PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     c52:	20 91 05 01 	lds	r18, 0x0105
     c56:	40 51       	subi	r20, 0x10	; 16
     c58:	50 40       	sbci	r21, 0x00	; 0
     c5a:	55 95       	asr	r21
     c5c:	47 95       	ror	r20
     c5e:	81 e0       	ldi	r24, 0x01	; 1
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	02 c0       	rjmp	.+4      	; 0xc68 <__vector_29+0xa3c>
     c64:	88 0f       	add	r24, r24
     c66:	99 1f       	adc	r25, r25
     c68:	4a 95       	dec	r20
     c6a:	e2 f7       	brpl	.-8      	; 0xc64 <__vector_29+0xa38>
     c6c:	80 95       	com	r24
     c6e:	82 23       	and	r24, r18
     c70:	80 93 05 01 	sts	0x0105, r24
	
	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     c74:	80 91 4b 03 	lds	r24, 0x034B
     c78:	88 30       	cpi	r24, 0x08	; 8
     c7a:	48 f4       	brcc	.+18     	; 0xc8e <__vector_29+0xa62>
		ADCSRB &= ~(1 << MUX5);
     c7c:	80 91 7b 00 	lds	r24, 0x007B
     c80:	87 7f       	andi	r24, 0xF7	; 247
     c82:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     c86:	80 91 4b 03 	lds	r24, 0x034B
     c8a:	80 5c       	subi	r24, 0xC0	; 192
     c8c:	08 c0       	rjmp	.+16     	; 0xc9e <__vector_29+0xa72>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     c8e:	80 91 7b 00 	lds	r24, 0x007B
     c92:	88 60       	ori	r24, 0x08	; 8
     c94:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     c98:	80 91 4b 03 	lds	r24, 0x034B
     c9c:	88 5c       	subi	r24, 0xC8	; 200
     c9e:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if((adcSamplingState==2) && (irCommMode==IRCOMM_MODE_SENSORS_SAMPLING)) {
     ca2:	80 91 e3 03 	lds	r24, 0x03E3
     ca6:	82 30       	cpi	r24, 0x02	; 2
     ca8:	a1 f4       	brne	.+40     	; 0xcd2 <__vector_29+0xaa6>
     caa:	80 91 66 05 	lds	r24, 0x0566
     cae:	88 23       	and	r24, r24
     cb0:	81 f4       	brne	.+32     	; 0xcd2 <__vector_29+0xaa6>

		if(hardwareRevision == HW_REV_3_0) {
     cb2:	80 91 60 05 	lds	r24, 0x0560
     cb6:	88 23       	and	r24, r24
     cb8:	21 f4       	brne	.+8      	; 0xcc2 <__vector_29+0xa96>
			PORTJ &= 0xF0;
     cba:	80 91 05 01 	lds	r24, 0x0105
     cbe:	80 7f       	andi	r24, 0xF0	; 240
     cc0:	05 c0       	rjmp	.+10     	; 0xccc <__vector_29+0xaa0>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     cc2:	81 30       	cpi	r24, 0x01	; 1
     cc4:	11 f0       	breq	.+4      	; 0xcca <__vector_29+0xa9e>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     cc6:	82 30       	cpi	r24, 0x02	; 2
     cc8:	21 f4       	brne	.+8      	; 0xcd2 <__vector_29+0xaa6>
			PORTJ = 0xFF;
     cca:	8f ef       	ldi	r24, 0xFF	; 255
     ccc:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     cd0:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     cd2:	ff 91       	pop	r31
     cd4:	ef 91       	pop	r30
     cd6:	bf 91       	pop	r27
     cd8:	af 91       	pop	r26
     cda:	9f 91       	pop	r25
     cdc:	8f 91       	pop	r24
     cde:	7f 91       	pop	r23
     ce0:	6f 91       	pop	r22
     ce2:	5f 91       	pop	r21
     ce4:	4f 91       	pop	r20
     ce6:	3f 91       	pop	r19
     ce8:	2f 91       	pop	r18
     cea:	1f 91       	pop	r17
     cec:	0f 90       	pop	r0
     cee:	0b be       	out	0x3b, r0	; 59
     cf0:	0f 90       	pop	r0
     cf2:	0f be       	out	0x3f, r0	; 63
     cf4:	0f 90       	pop	r0
     cf6:	1f 90       	pop	r1
     cf8:	18 95       	reti

00000cfa <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     cfa:	80 91 92 03 	lds	r24, 0x0392
     cfe:	90 91 93 03 	lds	r25, 0x0393
     d02:	84 5a       	subi	r24, 0xA4	; 164
     d04:	91 40       	sbci	r25, 0x01	; 1
     d06:	b4 f0       	brlt	.+44     	; 0xd34 <cliffDetected+0x3a>
     d08:	80 91 94 03 	lds	r24, 0x0394
     d0c:	90 91 95 03 	lds	r25, 0x0395
     d10:	84 5a       	subi	r24, 0xA4	; 164
     d12:	91 40       	sbci	r25, 0x01	; 1
     d14:	7c f0       	brlt	.+30     	; 0xd34 <cliffDetected+0x3a>
     d16:	80 91 96 03 	lds	r24, 0x0396
     d1a:	90 91 97 03 	lds	r25, 0x0397
     d1e:	84 5a       	subi	r24, 0xA4	; 164
     d20:	91 40       	sbci	r25, 0x01	; 1
     d22:	44 f0       	brlt	.+16     	; 0xd34 <cliffDetected+0x3a>
     d24:	20 e0       	ldi	r18, 0x00	; 0
     d26:	80 91 98 03 	lds	r24, 0x0398
     d2a:	90 91 99 03 	lds	r25, 0x0399
     d2e:	84 5a       	subi	r24, 0xA4	; 164
     d30:	91 40       	sbci	r25, 0x01	; 1
     d32:	0c f4       	brge	.+2      	; 0xd36 <cliffDetected+0x3c>
     d34:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     d36:	82 2f       	mov	r24, r18
     d38:	08 95       	ret

00000d3a <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	80 93 61 05 	sts	0x0561, r24
}
     d40:	08 95       	ret

00000d42 <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     d42:	10 92 61 05 	sts	0x0561, r1
}
     d46:	08 95       	ret

00000d48 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	80 93 62 05 	sts	0x0562, r24
}
     d4e:	08 95       	ret

00000d50 <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     d50:	10 92 62 05 	sts	0x0562, r1
}
     d54:	08 95       	ret

00000d56 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     d56:	2f 92       	push	r2
     d58:	3f 92       	push	r3
     d5a:	4f 92       	push	r4
     d5c:	5f 92       	push	r5
     d5e:	6f 92       	push	r6
     d60:	7f 92       	push	r7
     d62:	8f 92       	push	r8
     d64:	9f 92       	push	r9
     d66:	af 92       	push	r10
     d68:	bf 92       	push	r11
     d6a:	cf 92       	push	r12
     d6c:	df 92       	push	r13
     d6e:	ef 92       	push	r14
     d70:	ff 92       	push	r15
     d72:	0f 93       	push	r16
     d74:	1f 93       	push	r17
     d76:	df 93       	push	r29
     d78:	cf 93       	push	r28
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	2a 97       	sbiw	r28, 0x0a	; 10
     d80:	0f b6       	in	r0, 0x3f	; 63
     d82:	f8 94       	cli
     d84:	de bf       	out	0x3e, r29	; 62
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	cd bf       	out	0x3d, r28	; 61
     d8a:	98 87       	std	Y+8, r25	; 0x08
     d8c:	8f 83       	std	Y+7, r24	; 0x07
     d8e:	7a 87       	std	Y+10, r23	; 0x0a
     d90:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     d92:	dc 01       	movw	r26, r24
     d94:	0d 90       	ld	r0, X+
     d96:	bc 91       	ld	r27, X
     d98:	a0 2d       	mov	r26, r0
     d9a:	bc 83       	std	Y+4, r27	; 0x04
     d9c:	ab 83       	std	Y+3, r26	; 0x03
     d9e:	fb 01       	movw	r30, r22
     da0:	01 90       	ld	r0, Z+
     da2:	f0 81       	ld	r31, Z
     da4:	e0 2d       	mov	r30, r0
     da6:	fa 83       	std	Y+2, r31	; 0x02
     da8:	e9 83       	std	Y+1, r30	; 0x01
     daa:	ea ee       	ldi	r30, 0xEA	; 234
     dac:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     dae:	80 81       	ld	r24, Z
     db0:	91 81       	ldd	r25, Z+1	; 0x01
     db2:	05 97       	sbiw	r24, 0x05	; 5
     db4:	14 f4       	brge	.+4      	; 0xdba <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     db6:	11 82       	std	Z+1, r1	; 0x01
     db8:	10 82       	st	Z, r1
     dba:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     dbc:	23 e0       	ldi	r18, 0x03	; 3
     dbe:	ea 3f       	cpi	r30, 0xFA	; 250
     dc0:	f2 07       	cpc	r31, r18
     dc2:	a9 f7       	brne	.-22     	; 0xdae <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     dc4:	a0 90 ea 03 	lds	r10, 0x03EA
     dc8:	b0 90 eb 03 	lds	r11, 0x03EB
     dcc:	b0 94       	com	r11
     dce:	a1 94       	neg	r10
     dd0:	b1 08       	sbc	r11, r1
     dd2:	b3 94       	inc	r11
     dd4:	52 ef       	ldi	r21, 0xF2	; 242
     dd6:	65 2e       	mov	r6, r21
     dd8:	5f ef       	ldi	r21, 0xFF	; 255
     dda:	75 2e       	mov	r7, r21
     ddc:	6e 0e       	add	r6, r30
     dde:	7f 1e       	adc	r7, r31
     de0:	d3 01       	movw	r26, r6
     de2:	8d 90       	ld	r8, X+
     de4:	9c 90       	ld	r9, X
     de6:	95 94       	asr	r9
     de8:	87 94       	ror	r8
     dea:	a0 ef       	ldi	r26, 0xF0	; 240
     dec:	b3 e0       	ldi	r27, 0x03	; 3
     dee:	cd 90       	ld	r12, X+
     df0:	dc 90       	ld	r13, X
     df2:	d5 94       	asr	r13
     df4:	c7 94       	ror	r12
     df6:	20 91 f2 03 	lds	r18, 0x03F2
     dfa:	30 91 f3 03 	lds	r19, 0x03F3
     dfe:	3e 83       	std	Y+6, r19	; 0x06
     e00:	2d 83       	std	Y+5, r18	; 0x05
     e02:	2a ef       	ldi	r18, 0xFA	; 250
     e04:	22 2e       	mov	r2, r18
     e06:	2f ef       	ldi	r18, 0xFF	; 255
     e08:	32 2e       	mov	r3, r18
     e0a:	2e 0e       	add	r2, r30
     e0c:	3f 1e       	adc	r3, r31
     e0e:	d1 01       	movw	r26, r2
     e10:	ed 90       	ld	r14, X+
     e12:	fc 90       	ld	r15, X
     e14:	f5 94       	asr	r15
     e16:	e7 94       	ror	r14
     e18:	12 91       	ld	r17, -Z
     e1a:	02 91       	ld	r16, -Z
     e1c:	2f 01       	movw	r4, r30
     e1e:	15 95       	asr	r17
     e20:	07 95       	ror	r16
     e22:	0e 94 c6 2f 	call	0x5f8c	; 0x5f8c <rand>
     e26:	2d 81       	ldd	r18, Y+5	; 0x05
     e28:	3e 81       	ldd	r19, Y+6	; 0x06
     e2a:	2e 51       	subi	r18, 0x1E	; 30
     e2c:	30 40       	sbci	r19, 0x00	; 0
     e2e:	2a 0d       	add	r18, r10
     e30:	3b 1d       	adc	r19, r11
     e32:	2c 0d       	add	r18, r12
     e34:	3d 1d       	adc	r19, r13
     e36:	2e 0d       	add	r18, r14
     e38:	3f 1d       	adc	r19, r15
     e3a:	20 1b       	sub	r18, r16
     e3c:	31 0b       	sbc	r19, r17
     e3e:	28 19       	sub	r18, r8
     e40:	39 09       	sbc	r19, r9
     e42:	6c e3       	ldi	r22, 0x3C	; 60
     e44:	70 e0       	ldi	r23, 0x00	; 0
     e46:	0e 94 e4 2e 	call	0x5dc8	; 0x5dc8 <__divmodhi4>
     e4a:	28 0f       	add	r18, r24
     e4c:	39 1f       	adc	r19, r25
     e4e:	3e 83       	std	Y+6, r19	; 0x06
     e50:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     e52:	d3 01       	movw	r26, r6
     e54:	6d 90       	ld	r6, X+
     e56:	7c 90       	ld	r7, X
     e58:	75 94       	asr	r7
     e5a:	67 94       	ror	r6
     e5c:	c0 90 ee 03 	lds	r12, 0x03EE
     e60:	d0 90 ef 03 	lds	r13, 0x03EF
     e64:	d5 94       	asr	r13
     e66:	c7 94       	ror	r12
     e68:	d5 94       	asr	r13
     e6a:	c7 94       	ror	r12
     e6c:	e0 ef       	ldi	r30, 0xF0	; 240
     e6e:	f3 e0       	ldi	r31, 0x03	; 3
     e70:	a0 80       	ld	r10, Z
     e72:	b1 80       	ldd	r11, Z+1	; 0x01
     e74:	b5 94       	asr	r11
     e76:	a7 94       	ror	r10
     e78:	d1 01       	movw	r26, r2
     e7a:	8d 90       	ld	r8, X+
     e7c:	9c 90       	ld	r9, X
     e7e:	95 94       	asr	r9
     e80:	87 94       	ror	r8
     e82:	00 91 f6 03 	lds	r16, 0x03F6
     e86:	10 91 f7 03 	lds	r17, 0x03F7
     e8a:	15 95       	asr	r17
     e8c:	07 95       	ror	r16
     e8e:	15 95       	asr	r17
     e90:	07 95       	ror	r16
     e92:	f2 01       	movw	r30, r4
     e94:	e0 80       	ld	r14, Z
     e96:	f1 80       	ldd	r15, Z+1	; 0x01
     e98:	f5 94       	asr	r15
     e9a:	e7 94       	ror	r14
     e9c:	0e 94 c6 2f 	call	0x5f8c	; 0x5f8c <rand>
     ea0:	c6 0c       	add	r12, r6
     ea2:	d7 1c       	adc	r13, r7
     ea4:	22 ee       	ldi	r18, 0xE2	; 226
     ea6:	3f ef       	ldi	r19, 0xFF	; 255
     ea8:	c2 0e       	add	r12, r18
     eaa:	d3 1e       	adc	r13, r19
     eac:	ca 0c       	add	r12, r10
     eae:	db 1c       	adc	r13, r11
     eb0:	c0 1a       	sub	r12, r16
     eb2:	d1 0a       	sbc	r13, r17
     eb4:	c8 18       	sub	r12, r8
     eb6:	d9 08       	sbc	r13, r9
     eb8:	ce 18       	sub	r12, r14
     eba:	df 08       	sbc	r13, r15
     ebc:	6c e3       	ldi	r22, 0x3C	; 60
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	0e 94 e4 2e 	call	0x5dc8	; 0x5dc8 <__divmodhi4>
     ec4:	c8 0e       	add	r12, r24
     ec6:	d9 1e       	adc	r13, r25
     ec8:	8d 81       	ldd	r24, Y+5	; 0x05
     eca:	9e 81       	ldd	r25, Y+6	; 0x06
     ecc:	9c 01       	movw	r18, r24
     ece:	44 27       	eor	r20, r20
     ed0:	37 fd       	sbrc	r19, 7
     ed2:	40 95       	com	r20
     ed4:	54 2f       	mov	r21, r20
     ed6:	b6 01       	movw	r22, r12
     ed8:	88 27       	eor	r24, r24
     eda:	77 fd       	sbrc	r23, 7
     edc:	80 95       	com	r24
     ede:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     ee0:	ab 81       	ldd	r26, Y+3	; 0x03
     ee2:	bc 81       	ldd	r27, Y+4	; 0x04
     ee4:	b7 fd       	sbrc	r27, 7
     ee6:	1b c0       	rjmp	.+54     	; 0xf1e <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     ee8:	7d 01       	movw	r14, r26
     eea:	00 27       	eor	r16, r16
     eec:	f7 fc       	sbrc	r15, 7
     eee:	00 95       	com	r16
     ef0:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     ef2:	26 1b       	sub	r18, r22
     ef4:	37 0b       	sbc	r19, r23
     ef6:	48 0b       	sbc	r20, r24
     ef8:	59 0b       	sbc	r21, r25
     efa:	ca 01       	movw	r24, r20
     efc:	b9 01       	movw	r22, r18
     efe:	a8 01       	movw	r20, r16
     f00:	97 01       	movw	r18, r14
     f02:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
     f06:	57 e0       	ldi	r21, 0x07	; 7
     f08:	95 95       	asr	r25
     f0a:	87 95       	ror	r24
     f0c:	77 95       	ror	r23
     f0e:	67 95       	ror	r22
     f10:	5a 95       	dec	r21
     f12:	d1 f7       	brne	.-12     	; 0xf08 <obstacleAvoidance+0x1b2>
     f14:	e6 0e       	add	r14, r22
     f16:	f7 1e       	adc	r15, r23
     f18:	08 1f       	adc	r16, r24
     f1a:	19 1f       	adc	r17, r25
     f1c:	1a c0       	rjmp	.+52     	; 0xf52 <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     f1e:	a9 81       	ldd	r26, Y+1	; 0x01
     f20:	ba 81       	ldd	r27, Y+2	; 0x02
     f22:	7d 01       	movw	r14, r26
     f24:	00 27       	eor	r16, r16
     f26:	f7 fc       	sbrc	r15, 7
     f28:	00 95       	com	r16
     f2a:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     f2c:	62 0f       	add	r22, r18
     f2e:	73 1f       	adc	r23, r19
     f30:	84 1f       	adc	r24, r20
     f32:	95 1f       	adc	r25, r21
     f34:	a8 01       	movw	r20, r16
     f36:	97 01       	movw	r18, r14
     f38:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
     f3c:	47 e0       	ldi	r20, 0x07	; 7
     f3e:	95 95       	asr	r25
     f40:	87 95       	ror	r24
     f42:	77 95       	ror	r23
     f44:	67 95       	ror	r22
     f46:	4a 95       	dec	r20
     f48:	d1 f7       	brne	.-12     	; 0xf3e <obstacleAvoidance+0x1e8>
     f4a:	e6 1a       	sub	r14, r22
     f4c:	f7 0a       	sbc	r15, r23
     f4e:	08 0b       	sbc	r16, r24
     f50:	19 0b       	sbc	r17, r25
     f52:	ef 81       	ldd	r30, Y+7	; 0x07
     f54:	f8 85       	ldd	r31, Y+8	; 0x08
     f56:	f1 82       	std	Z+1, r15	; 0x01
     f58:	e0 82       	st	Z, r14
     f5a:	8d 81       	ldd	r24, Y+5	; 0x05
     f5c:	9e 81       	ldd	r25, Y+6	; 0x06
     f5e:	9c 01       	movw	r18, r24
     f60:	44 27       	eor	r20, r20
     f62:	37 fd       	sbrc	r19, 7
     f64:	40 95       	com	r20
     f66:	54 2f       	mov	r21, r20
     f68:	b6 01       	movw	r22, r12
     f6a:	88 27       	eor	r24, r24
     f6c:	77 fd       	sbrc	r23, 7
     f6e:	80 95       	com	r24
     f70:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     f72:	a9 81       	ldd	r26, Y+1	; 0x01
     f74:	ba 81       	ldd	r27, Y+2	; 0x02
     f76:	b7 fd       	sbrc	r27, 7
     f78:	19 c0       	rjmp	.+50     	; 0xfac <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     f7a:	7d 01       	movw	r14, r26
     f7c:	00 27       	eor	r16, r16
     f7e:	f7 fc       	sbrc	r15, 7
     f80:	00 95       	com	r16
     f82:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     f84:	62 0f       	add	r22, r18
     f86:	73 1f       	adc	r23, r19
     f88:	84 1f       	adc	r24, r20
     f8a:	95 1f       	adc	r25, r21
     f8c:	a8 01       	movw	r20, r16
     f8e:	97 01       	movw	r18, r14
     f90:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
     f94:	37 e0       	ldi	r19, 0x07	; 7
     f96:	95 95       	asr	r25
     f98:	87 95       	ror	r24
     f9a:	77 95       	ror	r23
     f9c:	67 95       	ror	r22
     f9e:	3a 95       	dec	r19
     fa0:	d1 f7       	brne	.-12     	; 0xf96 <obstacleAvoidance+0x240>
     fa2:	e6 0e       	add	r14, r22
     fa4:	f7 1e       	adc	r15, r23
     fa6:	08 1f       	adc	r16, r24
     fa8:	19 1f       	adc	r17, r25
     faa:	1c c0       	rjmp	.+56     	; 0xfe4 <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     fac:	ab 81       	ldd	r26, Y+3	; 0x03
     fae:	bc 81       	ldd	r27, Y+4	; 0x04
     fb0:	7d 01       	movw	r14, r26
     fb2:	00 27       	eor	r16, r16
     fb4:	f7 fc       	sbrc	r15, 7
     fb6:	00 95       	com	r16
     fb8:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     fba:	26 1b       	sub	r18, r22
     fbc:	37 0b       	sbc	r19, r23
     fbe:	48 0b       	sbc	r20, r24
     fc0:	59 0b       	sbc	r21, r25
     fc2:	ca 01       	movw	r24, r20
     fc4:	b9 01       	movw	r22, r18
     fc6:	a8 01       	movw	r20, r16
     fc8:	97 01       	movw	r18, r14
     fca:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
     fce:	27 e0       	ldi	r18, 0x07	; 7
     fd0:	95 95       	asr	r25
     fd2:	87 95       	ror	r24
     fd4:	77 95       	ror	r23
     fd6:	67 95       	ror	r22
     fd8:	2a 95       	dec	r18
     fda:	d1 f7       	brne	.-12     	; 0xfd0 <obstacleAvoidance+0x27a>
     fdc:	e6 1a       	sub	r14, r22
     fde:	f7 0a       	sbc	r15, r23
     fe0:	08 0b       	sbc	r16, r24
     fe2:	19 0b       	sbc	r17, r25
     fe4:	e9 85       	ldd	r30, Y+9	; 0x09
     fe6:	fa 85       	ldd	r31, Y+10	; 0x0a
     fe8:	f1 82       	std	Z+1, r15	; 0x01
     fea:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     fec:	a9 85       	ldd	r26, Y+9	; 0x09
     fee:	ba 85       	ldd	r27, Y+10	; 0x0a
     ff0:	8d 91       	ld	r24, X+
     ff2:	9c 91       	ld	r25, X
     ff4:	81 50       	subi	r24, 0x01	; 1
     ff6:	92 40       	sbci	r25, 0x02	; 2
     ff8:	34 f0       	brlt	.+12     	; 0x1006 <obstacleAvoidance+0x2b0>
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	92 e0       	ldi	r25, 0x02	; 2
     ffe:	e9 85       	ldd	r30, Y+9	; 0x09
    1000:	fa 85       	ldd	r31, Y+10	; 0x0a
    1002:	91 83       	std	Z+1, r25	; 0x01
    1004:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
    1006:	af 81       	ldd	r26, Y+7	; 0x07
    1008:	b8 85       	ldd	r27, Y+8	; 0x08
    100a:	8d 91       	ld	r24, X+
    100c:	9c 91       	ld	r25, X
    100e:	81 50       	subi	r24, 0x01	; 1
    1010:	92 40       	sbci	r25, 0x02	; 2
    1012:	34 f0       	brlt	.+12     	; 0x1020 <obstacleAvoidance+0x2ca>
    1014:	80 e0       	ldi	r24, 0x00	; 0
    1016:	92 e0       	ldi	r25, 0x02	; 2
    1018:	ef 81       	ldd	r30, Y+7	; 0x07
    101a:	f8 85       	ldd	r31, Y+8	; 0x08
    101c:	91 83       	std	Z+1, r25	; 0x01
    101e:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
    1020:	a9 85       	ldd	r26, Y+9	; 0x09
    1022:	ba 85       	ldd	r27, Y+10	; 0x0a
    1024:	8d 91       	ld	r24, X+
    1026:	9c 91       	ld	r25, X
    1028:	80 50       	subi	r24, 0x00	; 0
    102a:	9e 4f       	sbci	r25, 0xFE	; 254
    102c:	34 f4       	brge	.+12     	; 0x103a <obstacleAvoidance+0x2e4>
    102e:	80 e0       	ldi	r24, 0x00	; 0
    1030:	9e ef       	ldi	r25, 0xFE	; 254
    1032:	e9 85       	ldd	r30, Y+9	; 0x09
    1034:	fa 85       	ldd	r31, Y+10	; 0x0a
    1036:	91 83       	std	Z+1, r25	; 0x01
    1038:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
    103a:	af 81       	ldd	r26, Y+7	; 0x07
    103c:	b8 85       	ldd	r27, Y+8	; 0x08
    103e:	8d 91       	ld	r24, X+
    1040:	9c 91       	ld	r25, X
    1042:	80 50       	subi	r24, 0x00	; 0
    1044:	9e 4f       	sbci	r25, 0xFE	; 254
    1046:	34 f4       	brge	.+12     	; 0x1054 <obstacleAvoidance+0x2fe>
    1048:	80 e0       	ldi	r24, 0x00	; 0
    104a:	9e ef       	ldi	r25, 0xFE	; 254
    104c:	ef 81       	ldd	r30, Y+7	; 0x07
    104e:	f8 85       	ldd	r31, Y+8	; 0x08
    1050:	91 83       	std	Z+1, r25	; 0x01
    1052:	80 83       	st	Z, r24

}
    1054:	2a 96       	adiw	r28, 0x0a	; 10
    1056:	0f b6       	in	r0, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	de bf       	out	0x3e, r29	; 62
    105c:	0f be       	out	0x3f, r0	; 63
    105e:	cd bf       	out	0x3d, r28	; 61
    1060:	cf 91       	pop	r28
    1062:	df 91       	pop	r29
    1064:	1f 91       	pop	r17
    1066:	0f 91       	pop	r16
    1068:	ff 90       	pop	r15
    106a:	ef 90       	pop	r14
    106c:	df 90       	pop	r13
    106e:	cf 90       	pop	r12
    1070:	bf 90       	pop	r11
    1072:	af 90       	pop	r10
    1074:	9f 90       	pop	r9
    1076:	8f 90       	pop	r8
    1078:	7f 90       	pop	r7
    107a:	6f 90       	pop	r6
    107c:	5f 90       	pop	r5
    107e:	4f 90       	pop	r4
    1080:	3f 90       	pop	r3
    1082:	2f 90       	pop	r2
    1084:	08 95       	ret

00001086 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
    1086:	80 91 94 00 	lds	r24, 0x0094
    108a:	90 91 95 00 	lds	r25, 0x0095
    108e:	0e 94 cb 2f 	call	0x5f96	; 0x5f96 <srand>

}
    1092:	08 95       	ret

00001094 <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
    1094:	cf 93       	push	r28
    1096:	df 93       	push	r29

	PCICR = 0;
    1098:	e8 e6       	ldi	r30, 0x68	; 104
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	10 82       	st	Z, r1
	PCMSK1 = 0;
    109e:	ac e6       	ldi	r26, 0x6C	; 108
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	1c 92       	st	X, r1
	TCCR2A = 0;
    10a4:	20 eb       	ldi	r18, 0xB0	; 176
    10a6:	30 e0       	ldi	r19, 0x00	; 0
    10a8:	e9 01       	movw	r28, r18
    10aa:	18 82       	st	Y, r1
	TCCR2B = 0;
    10ac:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
    10b0:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
    10b4:	80 81       	ld	r24, Z
    10b6:	82 60       	ori	r24, 0x02	; 2
    10b8:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
    10ba:	8c 91       	ld	r24, X
    10bc:	80 68       	ori	r24, 0x80	; 128
    10be:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
    10c0:	88 81       	ld	r24, Y
    10c2:	82 60       	ori	r24, 0x02	; 2
    10c4:	88 83       	st	Y, r24

}
    10c6:	df 91       	pop	r29
    10c8:	cf 91       	pop	r28
    10ca:	08 95       	ret

000010cc <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
    10cc:	1f 92       	push	r1
    10ce:	0f 92       	push	r0
    10d0:	0f b6       	in	r0, 0x3f	; 63
    10d2:	0f 92       	push	r0
    10d4:	11 24       	eor	r1, r1
    10d6:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
    10d8:	80 91 11 02 	lds	r24, 0x0211
    10dc:	88 23       	and	r24, r24
    10de:	21 f1       	breq	.+72     	; 0x1128 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
    10e0:	80 91 03 01 	lds	r24, 0x0103
    10e4:	86 fd       	sbrc	r24, 6
    10e6:	20 c0       	rjmp	.+64     	; 0x1128 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
    10e8:	80 91 68 00 	lds	r24, 0x0068
    10ec:	8d 7f       	andi	r24, 0xFD	; 253
    10ee:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
    10f2:	80 91 6c 00 	lds	r24, 0x006C
    10f6:	8f 77       	andi	r24, 0x7F	; 127
    10f8:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
    1102:	8d e0       	ldi	r24, 0x0D	; 13
    1104:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
    1108:	80 91 b1 00 	lds	r24, 0x00B1
    110c:	86 60       	ori	r24, 0x06	; 6
    110e:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
    1112:	80 91 70 00 	lds	r24, 0x0070
    1116:	82 60       	ori	r24, 0x02	; 2
    1118:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
    111c:	10 92 48 03 	sts	0x0348, r1
    1120:	10 92 49 03 	sts	0x0349, r1
    1124:	10 92 4a 03 	sts	0x034A, r1

		}

	}
	
}
    1128:	8f 91       	pop	r24
    112a:	0f 90       	pop	r0
    112c:	0f be       	out	0x3f, r0	; 63
    112e:	0f 90       	pop	r0
    1130:	1f 90       	pop	r1
    1132:	18 95       	reti

00001134 <__vector_13>:

ISR(TIMER2_COMPA_vect) {
    1134:	1f 92       	push	r1
    1136:	0f 92       	push	r0
    1138:	0f b6       	in	r0, 0x3f	; 63
    113a:	0f 92       	push	r0
    113c:	11 24       	eor	r1, r1
    113e:	2f 93       	push	r18
    1140:	3f 93       	push	r19
    1142:	4f 93       	push	r20
    1144:	5f 93       	push	r21
    1146:	8f 93       	push	r24
    1148:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
    114a:	80 91 b1 00 	lds	r24, 0x00B1
    114e:	88 7f       	andi	r24, 0xF8	; 248
    1150:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
    1154:	80 91 12 02 	lds	r24, 0x0212
    1158:	88 23       	and	r24, r24
    115a:	c9 f0       	breq	.+50     	; 0x118e <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
    115c:	80 91 03 01 	lds	r24, 0x0103
    1160:	86 ff       	sbrs	r24, 6
    1162:	11 c0       	rjmp	.+34     	; 0x1186 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
    1164:	80 91 68 00 	lds	r24, 0x0068
    1168:	82 60       	ori	r24, 0x02	; 2
    116a:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
    116e:	80 91 6c 00 	lds	r24, 0x006C
    1172:	80 68       	ori	r24, 0x80	; 128
    1174:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
    1178:	8f ef       	ldi	r24, 0xFF	; 255
    117a:	9f ef       	ldi	r25, 0xFF	; 255
    117c:	90 93 02 02 	sts	0x0202, r25
    1180:	80 93 01 02 	sts	0x0201, r24
    1184:	c8 c0       	rjmp	.+400    	; 0x1316 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
    1186:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
    118a:	83 e3       	ldi	r24, 0x33	; 51
    118c:	3f c0       	rjmp	.+126    	; 0x120c <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
    118e:	40 91 01 02 	lds	r20, 0x0201
    1192:	50 91 02 02 	lds	r21, 0x0202
    1196:	2f ef       	ldi	r18, 0xFF	; 255
    1198:	4f 3f       	cpi	r20, 0xFF	; 255
    119a:	52 07       	cpc	r21, r18
    119c:	39 f5       	brne	.+78     	; 0x11ec <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
    119e:	80 91 03 01 	lds	r24, 0x0103
    11a2:	86 ff       	sbrs	r24, 6
    11a4:	0b c0       	rjmp	.+22     	; 0x11bc <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
    11a6:	80 91 68 00 	lds	r24, 0x0068
    11aa:	82 60       	ori	r24, 0x02	; 2
    11ac:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
    11b0:	80 91 6c 00 	lds	r24, 0x006C
    11b4:	80 68       	ori	r24, 0x80	; 128
    11b6:	80 93 6c 00 	sts	0x006C, r24
    11ba:	ad c0       	rjmp	.+346    	; 0x1316 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
    11bc:	8c e1       	ldi	r24, 0x1C	; 28
    11be:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
    11c2:	80 91 b1 00 	lds	r24, 0x00B1
    11c6:	86 60       	ori	r24, 0x06	; 6
    11c8:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
    11cc:	80 91 70 00 	lds	r24, 0x0070
    11d0:	82 60       	ori	r24, 0x02	; 2
    11d2:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
    11d6:	10 92 48 03 	sts	0x0348, r1
    11da:	10 92 49 03 	sts	0x0349, r1
    11de:	10 92 4a 03 	sts	0x034A, r1
					i=0;
    11e2:	10 92 02 02 	sts	0x0202, r1
    11e6:	10 92 01 02 	sts	0x0201, r1
    11ea:	95 c0       	rjmp	.+298    	; 0x1316 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
    11ec:	41 30       	cpi	r20, 0x01	; 1
    11ee:	51 05       	cpc	r21, r1
    11f0:	d1 f4       	brne	.+52     	; 0x1226 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
    11f2:	80 91 03 01 	lds	r24, 0x0103
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	80 74       	andi	r24, 0x40	; 64
    11fa:	90 70       	andi	r25, 0x00	; 0
    11fc:	26 e0       	ldi	r18, 0x06	; 6
    11fe:	95 95       	asr	r25
    1200:	87 95       	ror	r24
    1202:	2a 95       	dec	r18
    1204:	e1 f7       	brne	.-8      	; 0x11fe <__vector_13+0xca>
    1206:	80 93 4a 03 	sts	0x034A, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
    120a:	86 e3       	ldi	r24, 0x36	; 54
    120c:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
    1210:	80 91 b1 00 	lds	r24, 0x00B1
    1214:	86 60       	ori	r24, 0x06	; 6
    1216:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
    121a:	80 91 70 00 	lds	r24, 0x0070
    121e:	82 60       	ori	r24, 0x02	; 2
    1220:	80 93 70 00 	sts	0x0070, r24
    1224:	78 c0       	rjmp	.+240    	; 0x1316 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
    1226:	ca 01       	movw	r24, r20
    1228:	02 97       	sbiw	r24, 0x02	; 2
    122a:	05 97       	sbiw	r24, 0x05	; 5
    122c:	30 f5       	brcc	.+76     	; 0x127a <__vector_13+0x146>
		
				OCR2A = 54;
    122e:	86 e3       	ldi	r24, 0x36	; 54
    1230:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
    1234:	80 91 b1 00 	lds	r24, 0x00B1
    1238:	86 60       	ori	r24, 0x06	; 6
    123a:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
    123e:	80 91 70 00 	lds	r24, 0x0070
    1242:	82 60       	ori	r24, 0x02	; 2
    1244:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
    1248:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	20 74       	andi	r18, 0x40	; 64
    1250:	30 70       	andi	r19, 0x00	; 0
    1252:	96 e0       	ldi	r25, 0x06	; 6
    1254:	36 95       	lsr	r19
    1256:	27 95       	ror	r18
    1258:	9a 95       	dec	r25
    125a:	e1 f7       	brne	.-8      	; 0x1254 <__vector_13+0x120>
    125c:	86 e0       	ldi	r24, 0x06	; 6
    125e:	90 e0       	ldi	r25, 0x00	; 0
    1260:	84 1b       	sub	r24, r20
    1262:	95 0b       	sbc	r25, r21
    1264:	02 c0       	rjmp	.+4      	; 0x126a <__vector_13+0x136>
    1266:	22 0f       	add	r18, r18
    1268:	33 1f       	adc	r19, r19
    126a:	8a 95       	dec	r24
    126c:	e2 f7       	brpl	.-8      	; 0x1266 <__vector_13+0x132>
				address_temp += temp;
    126e:	80 91 49 03 	lds	r24, 0x0349
    1272:	82 0f       	add	r24, r18
    1274:	80 93 49 03 	sts	0x0349, r24
    1278:	4e c0       	rjmp	.+156    	; 0x1316 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
    127a:	ca 01       	movw	r24, r20
    127c:	07 97       	sbiw	r24, 0x07	; 7
    127e:	06 97       	sbiw	r24, 0x06	; 6
    1280:	30 f5       	brcc	.+76     	; 0x12ce <__vector_13+0x19a>

				OCR2A = 54;
    1282:	86 e3       	ldi	r24, 0x36	; 54
    1284:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
    1288:	80 91 b1 00 	lds	r24, 0x00B1
    128c:	86 60       	ori	r24, 0x06	; 6
    128e:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
    1292:	80 91 70 00 	lds	r24, 0x0070
    1296:	82 60       	ori	r24, 0x02	; 2
    1298:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
    129c:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	20 74       	andi	r18, 0x40	; 64
    12a4:	30 70       	andi	r19, 0x00	; 0
    12a6:	86 e0       	ldi	r24, 0x06	; 6
    12a8:	36 95       	lsr	r19
    12aa:	27 95       	ror	r18
    12ac:	8a 95       	dec	r24
    12ae:	e1 f7       	brne	.-8      	; 0x12a8 <__vector_13+0x174>
    12b0:	8c e0       	ldi	r24, 0x0C	; 12
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	84 1b       	sub	r24, r20
    12b6:	95 0b       	sbc	r25, r21
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <__vector_13+0x18a>
    12ba:	22 0f       	add	r18, r18
    12bc:	33 1f       	adc	r19, r19
    12be:	8a 95       	dec	r24
    12c0:	e2 f7       	brpl	.-8      	; 0x12ba <__vector_13+0x186>
				data_temp += temp;
    12c2:	80 91 48 03 	lds	r24, 0x0348
    12c6:	82 0f       	add	r24, r18
    12c8:	80 93 48 03 	sts	0x0348, r24
    12cc:	24 c0       	rjmp	.+72     	; 0x1316 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
    12ce:	4d 30       	cpi	r20, 0x0D	; 13
    12d0:	51 05       	cpc	r21, r1
    12d2:	09 f5       	brne	.+66     	; 0x1316 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
    12d4:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
    12d8:	80 91 68 00 	lds	r24, 0x0068
    12dc:	82 60       	ori	r24, 0x02	; 2
    12de:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
    12e2:	80 91 6c 00 	lds	r24, 0x006C
    12e6:	80 68       	ori	r24, 0x80	; 128
    12e8:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
    12ec:	8f ef       	ldi	r24, 0xFF	; 255
    12ee:	9f ef       	ldi	r25, 0xFF	; 255
    12f0:	90 93 02 02 	sts	0x0202, r25
    12f4:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
    12f8:	80 91 4a 03 	lds	r24, 0x034A
    12fc:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
    1300:	80 91 49 03 	lds	r24, 0x0349
    1304:	80 93 46 03 	sts	0x0346, r24
				data_ir = data_temp;
    1308:	80 91 48 03 	lds	r24, 0x0348
    130c:	80 93 47 03 	sts	0x0347, r24
				command_received=1;
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	80 93 3a 05 	sts	0x053A, r24

			} 

		}
	
		if(i!=-1) {
    1316:	80 91 01 02 	lds	r24, 0x0201
    131a:	90 91 02 02 	lds	r25, 0x0202
    131e:	2f ef       	ldi	r18, 0xFF	; 255
    1320:	8f 3f       	cpi	r24, 0xFF	; 255
    1322:	92 07       	cpc	r25, r18
    1324:	29 f0       	breq	.+10     	; 0x1330 <__vector_13+0x1fc>

			i++;
    1326:	01 96       	adiw	r24, 0x01	; 1
    1328:	90 93 02 02 	sts	0x0202, r25
    132c:	80 93 01 02 	sts	0x0201, r24

		}

}
    1330:	9f 91       	pop	r25
    1332:	8f 91       	pop	r24
    1334:	5f 91       	pop	r21
    1336:	4f 91       	pop	r20
    1338:	3f 91       	pop	r19
    133a:	2f 91       	pop	r18
    133c:	0f 90       	pop	r0
    133e:	0f be       	out	0x3f, r0	; 63
    1340:	0f 90       	pop	r0
    1342:	1f 90       	pop	r1
    1344:	18 95       	reti

00001346 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
    1346:	80 91 00 02 	lds	r24, 0x0200
    134a:	08 95       	ret

0000134c <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
    134c:	80 91 46 03 	lds	r24, 0x0346
    1350:	08 95       	ret

00001352 <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
    1352:	80 91 47 03 	lds	r24, 0x0347
    1356:	08 95       	ret

00001358 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
    1358:	80 91 11 02 	lds	r24, 0x0211
    135c:	88 23       	and	r24, r24
    135e:	09 f4       	brne	.+2      	; 0x1362 <handleIRRemoteCommands+0xa>
    1360:	ae c1       	rjmp	.+860    	; 0x16be <handleIRRemoteCommands+0x366>

		if(command_received) {
    1362:	80 91 3a 05 	lds	r24, 0x053A
    1366:	88 23       	and	r24, r24
    1368:	09 f4       	brne	.+2      	; 0x136c <handleIRRemoteCommands+0x14>
    136a:	a9 c1       	rjmp	.+850    	; 0x16be <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
    136c:	80 91 47 03 	lds	r24, 0x0347

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
    1370:	80 93 39 05 	sts	0x0539, r24

		    //usartTransmit(irCommand);

			command_received = 0;
    1374:	10 92 3a 05 	sts	0x053A, r1

			switch(irCommand) {
    1378:	e8 2f       	mov	r30, r24
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	e5 33       	cpi	r30, 0x35	; 53
    137e:	f1 05       	cpc	r31, r1
    1380:	08 f0       	brcs	.+2      	; 0x1384 <handleIRRemoteCommands+0x2c>
    1382:	67 c1       	rjmp	.+718    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    1384:	ee 58       	subi	r30, 0x8E	; 142
    1386:	ff 4f       	sbci	r31, 0xFF	; 255
    1388:	ee 0f       	add	r30, r30
    138a:	ff 1f       	adc	r31, r31
    138c:	05 90       	lpm	r0, Z+
    138e:	f4 91       	lpm	r31, Z+
    1390:	e0 2d       	mov	r30, r0
    1392:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
    1394:	10 92 1b 04 	sts	0x041B, r1
    1398:	10 92 1a 04 	sts	0x041A, r1
					pwm_left_desired = 0;
    139c:	10 92 1d 04 	sts	0x041D, r1
    13a0:	10 92 1c 04 	sts	0x041C, r1
    13a4:	56 c1       	rjmp	.+684    	; 0x1652 <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
    13a6:	20 91 1a 04 	lds	r18, 0x041A
    13aa:	30 91 1b 04 	lds	r19, 0x041B
    13ae:	80 91 1c 04 	lds	r24, 0x041C
    13b2:	90 91 1d 04 	lds	r25, 0x041D
    13b6:	82 17       	cp	r24, r18
    13b8:	93 07       	cpc	r25, r19
    13ba:	2c f4       	brge	.+10     	; 0x13c6 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
    13bc:	30 93 1d 04 	sts	0x041D, r19
    13c0:	20 93 1c 04 	sts	0x041C, r18
    13c4:	04 c0       	rjmp	.+8      	; 0x13ce <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
    13c6:	90 93 1b 04 	sts	0x041B, r25
    13ca:	80 93 1a 04 	sts	0x041A, r24
					}
					pwm_right_desired += STEP_MOTORS;
    13ce:	80 91 1a 04 	lds	r24, 0x041A
    13d2:	90 91 1b 04 	lds	r25, 0x041B
    13d6:	4e 96       	adiw	r24, 0x1e	; 30
    13d8:	90 93 1b 04 	sts	0x041B, r25
    13dc:	80 93 1a 04 	sts	0x041A, r24
					pwm_left_desired += STEP_MOTORS;
    13e0:	20 91 1c 04 	lds	r18, 0x041C
    13e4:	30 91 1d 04 	lds	r19, 0x041D
    13e8:	22 5e       	subi	r18, 0xE2	; 226
    13ea:	3f 4f       	sbci	r19, 0xFF	; 255
    13ec:	30 93 1d 04 	sts	0x041D, r19
    13f0:	20 93 1c 04 	sts	0x041C, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
    13f4:	81 50       	subi	r24, 0x01	; 1
    13f6:	92 40       	sbci	r25, 0x02	; 2
    13f8:	0c f4       	brge	.+2      	; 0x13fc <handleIRRemoteCommands+0xa4>
    13fa:	5e c0       	rjmp	.+188    	; 0x14b8 <handleIRRemoteCommands+0x160>
    13fc:	80 e0       	ldi	r24, 0x00	; 0
    13fe:	92 e0       	ldi	r25, 0x02	; 2
    1400:	57 c0       	rjmp	.+174    	; 0x14b0 <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
    1402:	20 91 1a 04 	lds	r18, 0x041A
    1406:	30 91 1b 04 	lds	r19, 0x041B
    140a:	80 91 18 04 	lds	r24, 0x0418
    140e:	90 91 19 04 	lds	r25, 0x0419
    1412:	28 17       	cp	r18, r24
    1414:	39 07       	cpc	r19, r25
    1416:	2c f4       	brge	.+10     	; 0x1422 <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
    1418:	30 93 1d 04 	sts	0x041D, r19
    141c:	20 93 1c 04 	sts	0x041C, r18
    1420:	08 c0       	rjmp	.+16     	; 0x1432 <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
    1422:	80 91 1c 04 	lds	r24, 0x041C
    1426:	90 91 1d 04 	lds	r25, 0x041D
    142a:	90 93 1b 04 	sts	0x041B, r25
    142e:	80 93 1a 04 	sts	0x041A, r24
					}
					pwm_right_desired -= STEP_MOTORS;
    1432:	80 91 1a 04 	lds	r24, 0x041A
    1436:	90 91 1b 04 	lds	r25, 0x041B
    143a:	4e 97       	sbiw	r24, 0x1e	; 30
    143c:	90 93 1b 04 	sts	0x041B, r25
    1440:	80 93 1a 04 	sts	0x041A, r24
					pwm_left_desired -= STEP_MOTORS;
    1444:	20 91 1c 04 	lds	r18, 0x041C
    1448:	30 91 1d 04 	lds	r19, 0x041D
    144c:	2e 51       	subi	r18, 0x1E	; 30
    144e:	30 40       	sbci	r19, 0x00	; 0
    1450:	30 93 1d 04 	sts	0x041D, r19
    1454:	20 93 1c 04 	sts	0x041C, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
    1458:	80 50       	subi	r24, 0x00	; 0
    145a:	9e 4f       	sbci	r25, 0xFE	; 254
    145c:	34 f4       	brge	.+12     	; 0x146a <handleIRRemoteCommands+0x112>
    145e:	80 e0       	ldi	r24, 0x00	; 0
    1460:	9e ef       	ldi	r25, 0xFE	; 254
    1462:	90 93 1b 04 	sts	0x041B, r25
    1466:	80 93 1a 04 	sts	0x041A, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
    146a:	20 50       	subi	r18, 0x00	; 0
    146c:	3e 4f       	sbci	r19, 0xFE	; 254
    146e:	0c f0       	brlt	.+2      	; 0x1472 <handleIRRemoteCommands+0x11a>
    1470:	f0 c0       	rjmp	.+480    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    1472:	80 e0       	ldi	r24, 0x00	; 0
    1474:	9e ef       	ldi	r25, 0xFE	; 254
    1476:	90 93 1d 04 	sts	0x041D, r25
    147a:	80 93 1c 04 	sts	0x041C, r24
    147e:	e9 c0       	rjmp	.+466    	; 0x1652 <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
    1480:	80 91 1a 04 	lds	r24, 0x041A
    1484:	90 91 1b 04 	lds	r25, 0x041B
    1488:	4e 97       	sbiw	r24, 0x1e	; 30
    148a:	90 93 1b 04 	sts	0x041B, r25
    148e:	80 93 1a 04 	sts	0x041A, r24
					pwm_left_desired += STEP_MOTORS;
    1492:	20 91 1c 04 	lds	r18, 0x041C
    1496:	30 91 1d 04 	lds	r19, 0x041D
    149a:	22 5e       	subi	r18, 0xE2	; 226
    149c:	3f 4f       	sbci	r19, 0xFF	; 255
    149e:	30 93 1d 04 	sts	0x041D, r19
    14a2:	20 93 1c 04 	sts	0x041C, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    14a6:	80 50       	subi	r24, 0x00	; 0
    14a8:	9e 4f       	sbci	r25, 0xFE	; 254
    14aa:	34 f4       	brge	.+12     	; 0x14b8 <handleIRRemoteCommands+0x160>
    14ac:	80 e0       	ldi	r24, 0x00	; 0
    14ae:	9e ef       	ldi	r25, 0xFE	; 254
    14b0:	90 93 1b 04 	sts	0x041B, r25
    14b4:	80 93 1a 04 	sts	0x041A, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    14b8:	21 50       	subi	r18, 0x01	; 1
    14ba:	32 40       	sbci	r19, 0x02	; 2
    14bc:	0c f4       	brge	.+2      	; 0x14c0 <handleIRRemoteCommands+0x168>
    14be:	c9 c0       	rjmp	.+402    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    14c0:	27 c0       	rjmp	.+78     	; 0x1510 <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
    14c2:	80 91 1a 04 	lds	r24, 0x041A
    14c6:	90 91 1b 04 	lds	r25, 0x041B
    14ca:	4e 96       	adiw	r24, 0x1e	; 30
    14cc:	90 93 1b 04 	sts	0x041B, r25
    14d0:	80 93 1a 04 	sts	0x041A, r24
					pwm_left_desired -= STEP_MOTORS;
    14d4:	20 91 1c 04 	lds	r18, 0x041C
    14d8:	30 91 1d 04 	lds	r19, 0x041D
    14dc:	2e 51       	subi	r18, 0x1E	; 30
    14de:	30 40       	sbci	r19, 0x00	; 0
    14e0:	30 93 1d 04 	sts	0x041D, r19
    14e4:	20 93 1c 04 	sts	0x041C, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    14e8:	81 50       	subi	r24, 0x01	; 1
    14ea:	92 40       	sbci	r25, 0x02	; 2
    14ec:	0c f4       	brge	.+2      	; 0x14f0 <handleIRRemoteCommands+0x198>
    14ee:	bd cf       	rjmp	.-134    	; 0x146a <handleIRRemoteCommands+0x112>
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	92 e0       	ldi	r25, 0x02	; 2
    14f4:	b6 cf       	rjmp	.-148    	; 0x1462 <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
    14f6:	80 91 1c 04 	lds	r24, 0x041C
    14fa:	90 91 1d 04 	lds	r25, 0x041D
    14fe:	4e 96       	adiw	r24, 0x1e	; 30
    1500:	90 93 1d 04 	sts	0x041D, r25
    1504:	80 93 1c 04 	sts	0x041C, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1508:	81 50       	subi	r24, 0x01	; 1
    150a:	92 40       	sbci	r25, 0x02	; 2
    150c:	0c f4       	brge	.+2      	; 0x1510 <handleIRRemoteCommands+0x1b8>
    150e:	a1 c0       	rjmp	.+322    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    1510:	80 e0       	ldi	r24, 0x00	; 0
    1512:	92 e0       	ldi	r25, 0x02	; 2
    1514:	b0 cf       	rjmp	.-160    	; 0x1476 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
    1516:	80 91 1a 04 	lds	r24, 0x041A
    151a:	90 91 1b 04 	lds	r25, 0x041B
    151e:	4e 96       	adiw	r24, 0x1e	; 30
    1520:	90 93 1b 04 	sts	0x041B, r25
    1524:	80 93 1a 04 	sts	0x041A, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1528:	81 50       	subi	r24, 0x01	; 1
    152a:	92 40       	sbci	r25, 0x02	; 2
    152c:	0c f4       	brge	.+2      	; 0x1530 <handleIRRemoteCommands+0x1d8>
    152e:	91 c0       	rjmp	.+290    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	92 e0       	ldi	r25, 0x02	; 2
    1534:	1d c0       	rjmp	.+58     	; 0x1570 <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
    1536:	80 91 1c 04 	lds	r24, 0x041C
    153a:	90 91 1d 04 	lds	r25, 0x041D
    153e:	4e 97       	sbiw	r24, 0x1e	; 30
    1540:	90 93 1d 04 	sts	0x041D, r25
    1544:	80 93 1c 04 	sts	0x041C, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1548:	80 50       	subi	r24, 0x00	; 0
    154a:	9e 4f       	sbci	r25, 0xFE	; 254
    154c:	0c f0       	brlt	.+2      	; 0x1550 <handleIRRemoteCommands+0x1f8>
    154e:	81 c0       	rjmp	.+258    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    1550:	90 cf       	rjmp	.-224    	; 0x1472 <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
    1552:	80 91 1a 04 	lds	r24, 0x041A
    1556:	90 91 1b 04 	lds	r25, 0x041B
    155a:	4e 97       	sbiw	r24, 0x1e	; 30
    155c:	90 93 1b 04 	sts	0x041B, r25
    1560:	80 93 1a 04 	sts	0x041A, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1564:	80 50       	subi	r24, 0x00	; 0
    1566:	9e 4f       	sbci	r25, 0xFE	; 254
    1568:	0c f0       	brlt	.+2      	; 0x156c <handleIRRemoteCommands+0x214>
    156a:	73 c0       	rjmp	.+230    	; 0x1652 <handleIRRemoteCommands+0x2fa>
    156c:	80 e0       	ldi	r24, 0x00	; 0
    156e:	9e ef       	ldi	r25, 0xFE	; 254
    1570:	90 93 1b 04 	sts	0x041B, r25
    1574:	80 93 1a 04 	sts	0x041A, r24
    1578:	6c c0       	rjmp	.+216    	; 0x1652 <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
    157a:	80 91 3b 05 	lds	r24, 0x053B
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	01 96       	adiw	r24, 0x01	; 1
    1582:	65 e0       	ldi	r22, 0x05	; 5
    1584:	70 e0       	ldi	r23, 0x00	; 0
    1586:	0e 94 e4 2e 	call	0x5dc8	; 0x5dc8 <__divmodhi4>
    158a:	80 93 3b 05 	sts	0x053B, r24

					if(colorState==0) {			// turn on blue and off all IRs
    158e:	88 23       	and	r24, r24
    1590:	31 f4       	brne	.+12     	; 0x159e <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    1592:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    1594:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    1596:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    159a:	8f ef       	ldi	r24, 0xFF	; 255
    159c:	20 c0       	rjmp	.+64     	; 0x15de <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    159e:	81 30       	cpi	r24, 0x01	; 1
    15a0:	31 f4       	brne	.+12     	; 0x15ae <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    15a2:	8f ef       	ldi	r24, 0xFF	; 255
    15a4:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    15a8:	10 92 0d 02 	sts	0x020D, r1
    15ac:	1a c0       	rjmp	.+52     	; 0x15e2 <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    15ae:	82 30       	cpi	r24, 0x02	; 2
    15b0:	41 f4       	brne	.+16     	; 0x15c2 <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    15b2:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    15b4:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    15b6:	8f ef       	ldi	r24, 0xFF	; 255
    15b8:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    15bc:	80 93 0d 02 	sts	0x020D, r24
    15c0:	06 c0       	rjmp	.+12     	; 0x15ce <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    15c2:	83 30       	cpi	r24, 0x03	; 3
    15c4:	39 f4       	brne	.+14     	; 0x15d4 <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    15c6:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    15ca:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    15ce:	10 92 0c 02 	sts	0x020C, r1
    15d2:	09 c0       	rjmp	.+18     	; 0x15e6 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    15d4:	84 30       	cpi	r24, 0x04	; 4
    15d6:	39 f4       	brne	.+14     	; 0x15e6 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    15d8:	8f ef       	ldi	r24, 0xFF	; 255
    15da:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    15de:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    15e2:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    15e6:	80 91 0c 02 	lds	r24, 0x020C
    15ea:	0e 94 9d 0b 	call	0x173a	; 0x173a <updateRedLed>
					updateGreenLed(pwm_green);
    15ee:	80 91 0d 02 	lds	r24, 0x020D
    15f2:	0e 94 b3 0b 	call	0x1766	; 0x1766 <updateGreenLed>
					updateBlueLed(pwm_blue);
    15f6:	80 91 0e 02 	lds	r24, 0x020E
    15fa:	0e 94 c9 0b 	call	0x1792	; 0x1792 <updateBlueLed>
    15fe:	29 c0       	rjmp	.+82     	; 0x1652 <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	80 93 61 05 	sts	0x0561, r24
    1606:	25 c0       	rjmp	.+74     	; 0x1652 <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    1608:	10 92 61 05 	sts	0x0561, r1
    160c:	22 c0       	rjmp	.+68     	; 0x1652 <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    160e:	80 91 3c 05 	lds	r24, 0x053C
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	01 96       	adiw	r24, 0x01	; 1
    1616:	83 70       	andi	r24, 0x03	; 3
    1618:	90 70       	andi	r25, 0x00	; 0
    161a:	80 93 3c 05 	sts	0x053C, r24
					switch(behaviorState) {
    161e:	81 30       	cpi	r24, 0x01	; 1
    1620:	61 f0       	breq	.+24     	; 0x163a <handleIRRemoteCommands+0x2e2>
    1622:	81 30       	cpi	r24, 0x01	; 1
    1624:	28 f0       	brcs	.+10     	; 0x1630 <handleIRRemoteCommands+0x2d8>
    1626:	82 30       	cpi	r24, 0x02	; 2
    1628:	59 f0       	breq	.+22     	; 0x1640 <handleIRRemoteCommands+0x2e8>
    162a:	83 30       	cpi	r24, 0x03	; 3
    162c:	91 f4       	brne	.+36     	; 0x1652 <handleIRRemoteCommands+0x2fa>
    162e:	0c c0       	rjmp	.+24     	; 0x1648 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    1630:	10 92 61 05 	sts	0x0561, r1
							cliffAvoidanceEnabled = 0;
    1634:	10 92 62 05 	sts	0x0562, r1
    1638:	0c c0       	rjmp	.+24     	; 0x1652 <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    163a:	80 93 61 05 	sts	0x0561, r24
    163e:	fa cf       	rjmp	.-12     	; 0x1634 <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    1640:	10 92 61 05 	sts	0x0561, r1
							cliffAvoidanceEnabled = 1;
    1644:	81 e0       	ldi	r24, 0x01	; 1
    1646:	03 c0       	rjmp	.+6      	; 0x164e <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	80 93 61 05 	sts	0x0561, r24
							cliffAvoidanceEnabled = 1;
    164e:	80 93 62 05 	sts	0x0562, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    1652:	20 91 1a 04 	lds	r18, 0x041A
    1656:	30 91 1b 04 	lds	r19, 0x041B
    165a:	37 fd       	sbrc	r19, 7
    165c:	09 c0       	rjmp	.+18     	; 0x1670 <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    165e:	35 95       	asr	r19
    1660:	27 95       	ror	r18
    1662:	35 95       	asr	r19
    1664:	27 95       	ror	r18
    1666:	30 93 2d 04 	sts	0x042D, r19
    166a:	20 93 2c 04 	sts	0x042C, r18
    166e:	0c c0       	rjmp	.+24     	; 0x1688 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    1670:	88 27       	eor	r24, r24
    1672:	99 27       	eor	r25, r25
    1674:	82 1b       	sub	r24, r18
    1676:	93 0b       	sbc	r25, r19
    1678:	95 95       	asr	r25
    167a:	87 95       	ror	r24
    167c:	95 95       	asr	r25
    167e:	87 95       	ror	r24
    1680:	90 93 2d 04 	sts	0x042D, r25
    1684:	80 93 2c 04 	sts	0x042C, r24
			}
			if(pwm_left_desired >= 0) {
    1688:	20 91 1c 04 	lds	r18, 0x041C
    168c:	30 91 1d 04 	lds	r19, 0x041D
    1690:	37 fd       	sbrc	r19, 7
    1692:	09 c0       	rjmp	.+18     	; 0x16a6 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    1694:	35 95       	asr	r19
    1696:	27 95       	ror	r18
    1698:	35 95       	asr	r19
    169a:	27 95       	ror	r18
    169c:	30 93 2b 04 	sts	0x042B, r19
    16a0:	20 93 2a 04 	sts	0x042A, r18
    16a4:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    16a6:	88 27       	eor	r24, r24
    16a8:	99 27       	eor	r25, r25
    16aa:	82 1b       	sub	r24, r18
    16ac:	93 0b       	sbc	r25, r19
    16ae:	95 95       	asr	r25
    16b0:	87 95       	ror	r24
    16b2:	95 95       	asr	r25
    16b4:	87 95       	ror	r24
    16b6:	90 93 2b 04 	sts	0x042B, r25
    16ba:	80 93 2a 04 	sts	0x042A, r24
    16be:	08 95       	ret

000016c0 <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    16c0:	e0 e8       	ldi	r30, 0x80	; 128
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	10 82       	st	Z, r1
	TCCR1B = 0;
    16c6:	a1 e8       	ldi	r26, 0x81	; 129
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    16cc:	80 81       	ld	r24, Z
    16ce:	89 6a       	ori	r24, 0xA9	; 169
    16d0:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    16d2:	8c 91       	ld	r24, X
    16d4:	89 60       	ori	r24, 0x09	; 9
    16d6:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    16d8:	80 91 0c 02 	lds	r24, 0x020C
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	90 93 89 00 	sts	0x0089, r25
    16e2:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    16e6:	80 91 0d 02 	lds	r24, 0x020D
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	90 93 8b 00 	sts	0x008B, r25
    16f0:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    16f4:	80 91 0e 02 	lds	r24, 0x020E
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	90 93 8d 00 	sts	0x008D, r25
    16fe:	80 93 8c 00 	sts	0x008C, r24

}
    1702:	08 95       	ret

00001704 <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    1704:	81 e0       	ldi	r24, 0x01	; 1
    1706:	90 91 32 04 	lds	r25, 0x0432
    170a:	89 1b       	sub	r24, r25
    170c:	80 93 32 04 	sts	0x0432, r24

	if(blinkState) {
    1710:	88 23       	and	r24, r24
    1712:	61 f0       	breq	.+24     	; 0x172c <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    1714:	80 91 80 00 	lds	r24, 0x0080
    1718:	88 60       	ori	r24, 0x08	; 8
    171a:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    171e:	8f ef       	ldi	r24, 0xFF	; 255
    1720:	90 e0       	ldi	r25, 0x00	; 0
    1722:	90 93 8d 00 	sts	0x008D, r25
    1726:	80 93 8c 00 	sts	0x008C, r24
    172a:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    172c:	80 91 80 00 	lds	r24, 0x0080
    1730:	87 7f       	andi	r24, 0xF7	; 247
    1732:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    1736:	2f 98       	cbi	0x05, 7	; 5
    1738:	08 95       	ret

0000173a <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    173a:	98 2f       	mov	r25, r24

	if(value == 0) {
    173c:	88 23       	and	r24, r24
    173e:	39 f4       	brne	.+14     	; 0x174e <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    1740:	80 91 80 00 	lds	r24, 0x0080
    1744:	8f 77       	andi	r24, 0x7F	; 127
    1746:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    174a:	2d 98       	cbi	0x05, 5	; 5
    174c:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    174e:	80 91 80 00 	lds	r24, 0x0080
    1752:	80 68       	ori	r24, 0x80	; 128
    1754:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    1758:	89 2f       	mov	r24, r25
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	90 93 89 00 	sts	0x0089, r25
    1760:	80 93 88 00 	sts	0x0088, r24
    1764:	08 95       	ret

00001766 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    1766:	98 2f       	mov	r25, r24

	if(value == 0) {
    1768:	88 23       	and	r24, r24
    176a:	39 f4       	brne	.+14     	; 0x177a <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    176c:	80 91 80 00 	lds	r24, 0x0080
    1770:	8f 7d       	andi	r24, 0xDF	; 223
    1772:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    1776:	2e 98       	cbi	0x05, 6	; 5
    1778:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    177a:	80 91 80 00 	lds	r24, 0x0080
    177e:	80 62       	ori	r24, 0x20	; 32
    1780:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    1784:	89 2f       	mov	r24, r25
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	90 93 8b 00 	sts	0x008B, r25
    178c:	80 93 8a 00 	sts	0x008A, r24
    1790:	08 95       	ret

00001792 <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    1792:	98 2f       	mov	r25, r24

	if(value == 0) {
    1794:	88 23       	and	r24, r24
    1796:	39 f4       	brne	.+14     	; 0x17a6 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    1798:	80 91 80 00 	lds	r24, 0x0080
    179c:	87 7f       	andi	r24, 0xF7	; 247
    179e:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    17a2:	2f 98       	cbi	0x05, 7	; 5
    17a4:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    17a6:	80 91 80 00 	lds	r24, 0x0080
    17aa:	88 60       	ori	r24, 0x08	; 8
    17ac:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    17b0:	89 2f       	mov	r24, r25
    17b2:	90 e0       	ldi	r25, 0x00	; 0
    17b4:	90 93 8d 00 	sts	0x008D, r25
    17b8:	80 93 8c 00 	sts	0x008C, r24
    17bc:	08 95       	ret

000017be <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    17be:	83 30       	cpi	r24, 0x03	; 3
    17c0:	79 f1       	breq	.+94     	; 0x1820 <setGreenLed+0x62>
    17c2:	84 30       	cpi	r24, 0x04	; 4
    17c4:	28 f4       	brcc	.+10     	; 0x17d0 <setGreenLed+0x12>
    17c6:	81 30       	cpi	r24, 0x01	; 1
    17c8:	b9 f0       	breq	.+46     	; 0x17f8 <setGreenLed+0x3a>
    17ca:	82 30       	cpi	r24, 0x02	; 2
    17cc:	f8 f4       	brcc	.+62     	; 0x180c <setGreenLed+0x4e>
    17ce:	0a c0       	rjmp	.+20     	; 0x17e4 <setGreenLed+0x26>
    17d0:	85 30       	cpi	r24, 0x05	; 5
    17d2:	b9 f1       	breq	.+110    	; 0x1842 <setGreenLed+0x84>
    17d4:	85 30       	cpi	r24, 0x05	; 5
    17d6:	58 f1       	brcs	.+86     	; 0x182e <setGreenLed+0x70>
    17d8:	86 30       	cpi	r24, 0x06	; 6
    17da:	e9 f1       	breq	.+122    	; 0x1856 <setGreenLed+0x98>
    17dc:	87 30       	cpi	r24, 0x07	; 7
    17de:	09 f0       	breq	.+2      	; 0x17e2 <setGreenLed+0x24>
    17e0:	55 c0       	rjmp	.+170    	; 0x188c <setGreenLed+0xce>
    17e2:	43 c0       	rjmp	.+134    	; 0x186a <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    17e4:	66 23       	and	r22, r22
    17e6:	21 f0       	breq	.+8      	; 0x17f0 <setGreenLed+0x32>
    17e8:	80 91 0b 01 	lds	r24, 0x010B
    17ec:	8e 7f       	andi	r24, 0xFE	; 254
    17ee:	42 c0       	rjmp	.+132    	; 0x1874 <setGreenLed+0xb6>
    17f0:	80 91 0b 01 	lds	r24, 0x010B
    17f4:	81 60       	ori	r24, 0x01	; 1
    17f6:	3e c0       	rjmp	.+124    	; 0x1874 <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    17f8:	66 23       	and	r22, r22
    17fa:	21 f0       	breq	.+8      	; 0x1804 <setGreenLed+0x46>
    17fc:	80 91 0b 01 	lds	r24, 0x010B
    1800:	8d 7f       	andi	r24, 0xFD	; 253
    1802:	38 c0       	rjmp	.+112    	; 0x1874 <setGreenLed+0xb6>
    1804:	80 91 0b 01 	lds	r24, 0x010B
    1808:	82 60       	ori	r24, 0x02	; 2
    180a:	34 c0       	rjmp	.+104    	; 0x1874 <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    180c:	66 23       	and	r22, r22
    180e:	21 f0       	breq	.+8      	; 0x1818 <setGreenLed+0x5a>
    1810:	80 91 0b 01 	lds	r24, 0x010B
    1814:	8b 7f       	andi	r24, 0xFB	; 251
    1816:	2e c0       	rjmp	.+92     	; 0x1874 <setGreenLed+0xb6>
    1818:	80 91 0b 01 	lds	r24, 0x010B
    181c:	84 60       	ori	r24, 0x04	; 4
    181e:	2a c0       	rjmp	.+84     	; 0x1874 <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    1820:	66 23       	and	r22, r22
    1822:	11 f0       	breq	.+4      	; 0x1828 <setGreenLed+0x6a>
    1824:	a3 98       	cbi	0x14, 3	; 20
    1826:	01 c0       	rjmp	.+2      	; 0x182a <setGreenLed+0x6c>
    1828:	a3 9a       	sbi	0x14, 3	; 20
    182a:	84 b3       	in	r24, 0x14	; 20
    182c:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    182e:	66 23       	and	r22, r22
    1830:	21 f0       	breq	.+8      	; 0x183a <setGreenLed+0x7c>
    1832:	80 91 0b 01 	lds	r24, 0x010B
    1836:	8f 7e       	andi	r24, 0xEF	; 239
    1838:	1d c0       	rjmp	.+58     	; 0x1874 <setGreenLed+0xb6>
    183a:	80 91 0b 01 	lds	r24, 0x010B
    183e:	80 61       	ori	r24, 0x10	; 16
    1840:	19 c0       	rjmp	.+50     	; 0x1874 <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    1842:	66 23       	and	r22, r22
    1844:	21 f0       	breq	.+8      	; 0x184e <setGreenLed+0x90>
    1846:	80 91 0b 01 	lds	r24, 0x010B
    184a:	8f 7d       	andi	r24, 0xDF	; 223
    184c:	13 c0       	rjmp	.+38     	; 0x1874 <setGreenLed+0xb6>
    184e:	80 91 0b 01 	lds	r24, 0x010B
    1852:	80 62       	ori	r24, 0x20	; 32
    1854:	0f c0       	rjmp	.+30     	; 0x1874 <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    1856:	66 23       	and	r22, r22
    1858:	21 f0       	breq	.+8      	; 0x1862 <setGreenLed+0xa4>
    185a:	80 91 0b 01 	lds	r24, 0x010B
    185e:	8f 7b       	andi	r24, 0xBF	; 191
    1860:	09 c0       	rjmp	.+18     	; 0x1874 <setGreenLed+0xb6>
    1862:	80 91 0b 01 	lds	r24, 0x010B
    1866:	80 64       	ori	r24, 0x40	; 64
    1868:	05 c0       	rjmp	.+10     	; 0x1874 <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    186a:	66 23       	and	r22, r22
    186c:	41 f0       	breq	.+16     	; 0x187e <setGreenLed+0xc0>
    186e:	80 91 0b 01 	lds	r24, 0x010B
    1872:	8f 77       	andi	r24, 0x7F	; 127
    1874:	80 93 0b 01 	sts	0x010B, r24
    1878:	80 91 0b 01 	lds	r24, 0x010B
    187c:	08 95       	ret
    187e:	80 91 0b 01 	lds	r24, 0x010B
    1882:	80 68       	ori	r24, 0x80	; 128
    1884:	80 93 0b 01 	sts	0x010B, r24
    1888:	80 91 0b 01 	lds	r24, 0x010B
    188c:	08 95       	ret

0000188e <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    188e:	eb e0       	ldi	r30, 0x0B	; 11
    1890:	f1 e0       	ldi	r31, 0x01	; 1
    1892:	80 81       	ld	r24, Z
    1894:	81 60       	ori	r24, 0x01	; 1
    1896:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    1898:	80 81       	ld	r24, Z
    189a:	82 60       	ori	r24, 0x02	; 2
    189c:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    189e:	80 81       	ld	r24, Z
    18a0:	84 60       	ori	r24, 0x04	; 4
    18a2:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    18a4:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    18a6:	80 81       	ld	r24, Z
    18a8:	80 61       	ori	r24, 0x10	; 16
    18aa:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    18ac:	80 81       	ld	r24, Z
    18ae:	80 62       	ori	r24, 0x20	; 32
    18b0:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    18b2:	80 81       	ld	r24, Z
    18b4:	80 64       	ori	r24, 0x40	; 64
    18b6:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    18b8:	80 81       	ld	r24, Z
    18ba:	80 68       	ori	r24, 0x80	; 128
    18bc:	80 83       	st	Z, r24

}
    18be:	08 95       	ret

000018c0 <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    18c0:	eb e0       	ldi	r30, 0x0B	; 11
    18c2:	f1 e0       	ldi	r31, 0x01	; 1
    18c4:	80 81       	ld	r24, Z
    18c6:	8e 7f       	andi	r24, 0xFE	; 254
    18c8:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    18ca:	80 81       	ld	r24, Z
    18cc:	8d 7f       	andi	r24, 0xFD	; 253
    18ce:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    18d0:	80 81       	ld	r24, Z
    18d2:	8b 7f       	andi	r24, 0xFB	; 251
    18d4:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    18d6:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    18d8:	80 81       	ld	r24, Z
    18da:	8f 7e       	andi	r24, 0xEF	; 239
    18dc:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    18de:	80 81       	ld	r24, Z
    18e0:	8f 7d       	andi	r24, 0xDF	; 223
    18e2:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    18e4:	80 81       	ld	r24, Z
    18e6:	8f 7b       	andi	r24, 0xBF	; 191
    18e8:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    18ea:	80 81       	ld	r24, Z
    18ec:	8f 77       	andi	r24, 0x7F	; 127
    18ee:	80 83       	st	Z, r24

}
    18f0:	08 95       	ret

000018f2 <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    18f2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    18f4:	81 ee       	ldi	r24, 0xE1	; 225
    18f6:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;
    18fa:	28 9a       	sbi	0x05, 0	; 5

}
    18fc:	08 95       	ret

000018fe <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    18fe:	ff 92       	push	r15
    1900:	0f 93       	push	r16
    1902:	1f 93       	push	r17
    1904:	cf 93       	push	r28
    1906:	df 93       	push	r29
    1908:	18 2f       	mov	r17, r24
    190a:	09 2f       	mov	r16, r25
    190c:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    190e:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <flushTxFifo>

    mirf_CSN_lo;
    1912:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    1914:	88 ea       	ldi	r24, 0xA8	; 168
    1916:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    191a:	21 2f       	mov	r18, r17
    191c:	30 2f       	mov	r19, r16
    191e:	c9 01       	movw	r24, r18
    1920:	ec 01       	movw	r28, r24
    1922:	10 e0       	ldi	r17, 0x00	; 0
    1924:	04 c0       	rjmp	.+8      	; 0x192e <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    1926:	89 91       	ld	r24, Y+
    1928:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    192c:	1f 5f       	subi	r17, 0xFF	; 255
    192e:	1f 15       	cp	r17, r15
    1930:	d0 f3       	brcs	.-12     	; 0x1926 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    1932:	28 9a       	sbi	0x05, 0	; 5


}
    1934:	df 91       	pop	r29
    1936:	cf 91       	pop	r28
    1938:	1f 91       	pop	r17
    193a:	0f 91       	pop	r16
    193c:	ff 90       	pop	r15
    193e:	08 95       	ret

00001940 <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    1940:	1f 93       	push	r17
    1942:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    1944:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1946:	8f 71       	andi	r24, 0x1F	; 31
    1948:	80 62       	ori	r24, 0x20	; 32
    194a:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_Write_Byte(value);
    194e:	81 2f       	mov	r24, r17
    1950:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;
    1954:	28 9a       	sbi	0x05, 0	; 5
}
    1956:	1f 91       	pop	r17
    1958:	08 95       	ret

0000195a <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    195a:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    195c:	82 ee       	ldi	r24, 0xE2	; 226
    195e:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;
    1962:	28 9a       	sbi	0x05, 0	; 5

}
    1964:	08 95       	ret

00001966 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1966:	80 91 c7 05 	lds	r24, 0x05C7
    196a:	88 23       	and	r24, r24
    196c:	11 f0       	breq	.+4      	; 0x1972 <mirf_data_ready+0xc>
    196e:	80 e0       	ldi	r24, 0x00	; 0
    1970:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    1972:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    1974:	8f ef       	ldi	r24, 0xFF	; 255
    1976:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    197a:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    197c:	80 74       	andi	r24, 0x40	; 64

}
    197e:	08 95       	ret

00001980 <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    1980:	1f 93       	push	r17
    1982:	cf 93       	push	r28
    1984:	df 93       	push	r29
    1986:	ec 01       	movw	r28, r24
    1988:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    198a:	80 91 c7 05 	lds	r24, 0x05C7
    198e:	88 23       	and	r24, r24
    1990:	e1 f7       	brne	.-8      	; 0x198a <mirf_send+0xa>

    mirf_CE_lo;
    1992:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    1994:	81 e0       	ldi	r24, 0x01	; 1
    1996:	80 93 c7 05 	sts	0x05C7, r24
    TX_POWERUP;                     // Power up
    199a:	80 e0       	ldi	r24, 0x00	; 0
    199c:	6a e4       	ldi	r22, 0x4A	; 74
    199e:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    19a2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    19a4:	81 ee       	ldi	r24, 0xE1	; 225
    19a6:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    19aa:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    19ac:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    19ae:	80 ea       	ldi	r24, 0xA0	; 160
    19b0:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    19b4:	ce 01       	movw	r24, r28
    19b6:	61 2f       	mov	r22, r17
    19b8:	0e 94 1e 1e 	call	0x3c3c	; 0x3c3c <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    19bc:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    19be:	2c 9a       	sbi	0x05, 4	; 5
}
    19c0:	df 91       	pop	r29
    19c2:	cf 91       	pop	r28
    19c4:	1f 91       	pop	r17
    19c6:	08 95       	ret

000019c8 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    19c8:	ff 92       	push	r15
    19ca:	0f 93       	push	r16
    19cc:	1f 93       	push	r17
    19ce:	8b 01       	movw	r16, r22
    19d0:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    19d2:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    19d4:	8f 71       	andi	r24, 0x1F	; 31
    19d6:	80 62       	ori	r24, 0x20	; 32
    19d8:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    19dc:	c8 01       	movw	r24, r16
    19de:	6f 2d       	mov	r22, r15
    19e0:	0e 94 1e 1e 	call	0x3c3c	; 0x3c3c <SPI_Write_Block>
    mirf_CSN_hi;
    19e4:	28 9a       	sbi	0x05, 0	; 5
}
    19e6:	1f 91       	pop	r17
    19e8:	0f 91       	pop	r16
    19ea:	ff 90       	pop	r15
    19ec:	08 95       	ret

000019ee <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    19ee:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    19f0:	80 e1       	ldi	r24, 0x10	; 16
    19f2:	45 e0       	ldi	r20, 0x05	; 5
    19f4:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <mirf_write_register>
}
    19f8:	08 95       	ret

000019fa <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    19fa:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    19fc:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    19fe:	8a e0       	ldi	r24, 0x0A	; 10
    1a00:	45 e0       	ldi	r20, 0x05	; 5
    1a02:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <mirf_write_register>
    mirf_CE_hi;
    1a06:	2c 9a       	sbi	0x05, 4	; 5
}
    1a08:	08 95       	ret

00001a0a <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    1a0a:	0f 93       	push	r16
    1a0c:	1f 93       	push	r17
    1a0e:	df 93       	push	r29
    1a10:	cf 93       	push	r28
    1a12:	00 d0       	rcall	.+0      	; 0x1a14 <mirf_config+0xa>
    1a14:	cd b7       	in	r28, 0x3d	; 61
    1a16:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    1a18:	80 e0       	ldi	r24, 0x00	; 0
    1a1a:	6d e0       	ldi	r22, 0x0D	; 13
    1a1c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    1a20:	83 e0       	ldi	r24, 0x03	; 3
    1a22:	61 e0       	ldi	r22, 0x01	; 1
    1a24:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    1a28:	80 91 2e 04 	lds	r24, 0x042E
    1a2c:	90 91 2f 04 	lds	r25, 0x042F
    1a30:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    1a32:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    1a34:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    1a36:	80 e1       	ldi	r24, 0x10	; 16
    1a38:	8e 01       	movw	r16, r28
    1a3a:	0f 5f       	subi	r16, 0xFF	; 255
    1a3c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a3e:	b8 01       	movw	r22, r16
    1a40:	43 e0       	ldi	r20, 0x03	; 3
    1a42:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1a46:	8a e0       	ldi	r24, 0x0A	; 10
    1a48:	b8 01       	movw	r22, r16
    1a4a:	43 e0       	ldi	r20, 0x03	; 3
    1a4c:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    1a50:	81 e0       	ldi	r24, 0x01	; 1
    1a52:	61 e0       	ldi	r22, 0x01	; 1
    1a54:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1a58:	82 e0       	ldi	r24, 0x02	; 2
    1a5a:	61 e0       	ldi	r22, 0x01	; 1
    1a5c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    1a60:	84 e0       	ldi	r24, 0x04	; 4
    1a62:	62 e1       	ldi	r22, 0x12	; 18
    1a64:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1a68:	85 e0       	ldi	r24, 0x05	; 5
    1a6a:	68 e2       	ldi	r22, 0x28	; 40
    1a6c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    1a70:	81 e1       	ldi	r24, 0x11	; 17
    1a72:	6d e0       	ldi	r22, 0x0D	; 13
    1a74:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1a78:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1a7a:	80 e5       	ldi	r24, 0x50	; 80
    1a7c:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    1a80:	83 e7       	ldi	r24, 0x73	; 115
    1a82:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    mirf_CSN_hi;
    1a86:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1a88:	8c e1       	ldi	r24, 0x1C	; 28
    1a8a:	61 e0       	ldi	r22, 0x01	; 1
    1a8c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    1a90:	8d e1       	ldi	r24, 0x1D	; 29
    1a92:	66 e0       	ldi	r22, 0x06	; 6
    1a94:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    1a98:	80 e0       	ldi	r24, 0x00	; 0
    1a9a:	6f e0       	ldi	r22, 0x0F	; 15
    1a9c:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    1aa0:	0f 90       	pop	r0
    1aa2:	0f 90       	pop	r0
    1aa4:	0f 90       	pop	r0
    1aa6:	cf 91       	pop	r28
    1aa8:	df 91       	pop	r29
    1aaa:	1f 91       	pop	r17
    1aac:	0f 91       	pop	r16
    1aae:	08 95       	ret

00001ab0 <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    1ab0:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    1ab2:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    1ab4:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <mirf_config>
}
    1ab8:	08 95       	ret

00001aba <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1aba:	ff 92       	push	r15
    1abc:	0f 93       	push	r16
    1abe:	1f 93       	push	r17
    1ac0:	8b 01       	movw	r16, r22
    1ac2:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    1ac4:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1ac6:	8f 71       	andi	r24, 0x1F	; 31
    1ac8:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1acc:	c8 01       	movw	r24, r16
    1ace:	b8 01       	movw	r22, r16
    1ad0:	4f 2d       	mov	r20, r15
    1ad2:	0e 94 f7 1d 	call	0x3bee	; 0x3bee <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1ad6:	28 9a       	sbi	0x05, 0	; 5
}
    1ad8:	1f 91       	pop	r17
    1ada:	0f 91       	pop	r16
    1adc:	ff 90       	pop	r15
    1ade:	08 95       	ret

00001ae0 <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    1ae0:	df 93       	push	r29
    1ae2:	cf 93       	push	r28
    1ae4:	0f 92       	push	r0
    1ae6:	cd b7       	in	r28, 0x3d	; 61
    1ae8:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    1aea:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    1aec:	87 e1       	ldi	r24, 0x17	; 23
    1aee:	be 01       	movw	r22, r28
    1af0:	6f 5f       	subi	r22, 0xFF	; 255
    1af2:	7f 4f       	sbci	r23, 0xFF	; 255
    1af4:	41 e0       	ldi	r20, 0x01	; 1
    1af6:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <mirf_read_register>
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    1afc:	81 70       	andi	r24, 0x01	; 1
    1afe:	0f 90       	pop	r0
    1b00:	cf 91       	pop	r28
    1b02:	df 91       	pop	r29
    1b04:	08 95       	ret

00001b06 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    1b06:	0f 93       	push	r16
    1b08:	1f 93       	push	r17
    1b0a:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    1b0c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    1b0e:	81 e6       	ldi	r24, 0x61	; 97
    1b10:	0e 94 36 1e 	call	0x3c6c	; 0x3c6c <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    1b14:	c8 01       	movw	r24, r16
    1b16:	b8 01       	movw	r22, r16
    1b18:	4d e0       	ldi	r20, 0x0D	; 13
    1b1a:	0e 94 f7 1d 	call	0x3bee	; 0x3bee <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    1b1e:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    1b20:	87 e0       	ldi	r24, 0x07	; 7
    1b22:	60 e4       	ldi	r22, 0x40	; 64
    1b24:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>
}
    1b28:	1f 91       	pop	r17
    1b2a:	0f 91       	pop	r16
    1b2c:	08 95       	ret

00001b2e <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    1b2e:	0f 93       	push	r16
    1b30:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    1b32:	0e 94 b3 0c 	call	0x1966	; 0x1966 <mirf_data_ready>
    1b36:	88 23       	and	r24, r24
    1b38:	09 f4       	brne	.+2      	; 0x1b3c <handleRFCommands+0xe>
    1b3a:	53 c3       	rjmp	.+1702   	; 0x21e2 <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    1b3c:	80 91 30 04 	lds	r24, 0x0430
    1b40:	82 60       	ori	r24, 0x02	; 2
    1b42:	80 93 30 04 	sts	0x0430, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    1b46:	87 e0       	ldi	r24, 0x07	; 7
    1b48:	60 e7       	ldi	r22, 0x70	; 112
    1b4a:	0e 94 a0 0c 	call	0x1940	; 0x1940 <mirf_config_register>

		mirf_get_data(rfData);
    1b4e:	85 e8       	ldi	r24, 0x85	; 133
    1b50:	99 e0       	ldi	r25, 0x09	; 9
    1b52:	0e 94 83 0d 	call	0x1b06	; 0x1b06 <mirf_get_data>
		flush_rx_fifo();
    1b56:	0e 94 ad 0c 	call	0x195a	; 0x195a <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1b5a:	80 91 85 09 	lds	r24, 0x0985
    1b5e:	88 23       	and	r24, r24
    1b60:	b9 f4       	brne	.+46     	; 0x1b90 <handleRFCommands+0x62>
    1b62:	80 91 86 09 	lds	r24, 0x0986
    1b66:	88 23       	and	r24, r24
    1b68:	99 f4       	brne	.+38     	; 0x1b90 <handleRFCommands+0x62>
    1b6a:	80 91 87 09 	lds	r24, 0x0987
    1b6e:	88 23       	and	r24, r24
    1b70:	79 f4       	brne	.+30     	; 0x1b90 <handleRFCommands+0x62>
    1b72:	80 91 88 09 	lds	r24, 0x0988
    1b76:	88 30       	cpi	r24, 0x08	; 8
    1b78:	59 f4       	brne	.+22     	; 0x1b90 <handleRFCommands+0x62>
    1b7a:	80 91 89 09 	lds	r24, 0x0989
    1b7e:	88 23       	and	r24, r24
    1b80:	39 f4       	brne	.+14     	; 0x1b90 <handleRFCommands+0x62>
    1b82:	80 91 8a 09 	lds	r24, 0x098A
    1b86:	88 23       	and	r24, r24
    1b88:	19 f4       	brne	.+6      	; 0x1b90 <handleRFCommands+0x62>

			sleep(60);
    1b8a:	8c e3       	ldi	r24, 0x3C	; 60
    1b8c:	0e 94 f6 1f 	call	0x3fec	; 0x3fec <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    1b90:	20 91 89 09 	lds	r18, 0x0989
    1b94:	82 2f       	mov	r24, r18
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	8f 77       	andi	r24, 0x7F	; 127
    1b9a:	90 70       	andi	r25, 0x00	; 0
    1b9c:	90 93 2d 04 	sts	0x042D, r25
    1ba0:	80 93 2c 04 	sts	0x042C, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    1ba4:	e0 91 8a 09 	lds	r30, 0x098A
    1ba8:	4e 2f       	mov	r20, r30
    1baa:	50 e0       	ldi	r21, 0x00	; 0
    1bac:	4f 77       	andi	r20, 0x7F	; 127
    1bae:	50 70       	andi	r21, 0x00	; 0
    1bb0:	50 93 2b 04 	sts	0x042B, r21
    1bb4:	40 93 2a 04 	sts	0x042A, r20
    1bb8:	bc 01       	movw	r22, r24
    1bba:	66 0f       	add	r22, r22
    1bbc:	77 1f       	adc	r23, r23
    1bbe:	66 0f       	add	r22, r22
    1bc0:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    1bc2:	27 ff       	sbrs	r18, 7
    1bc4:	05 c0       	rjmp	.+10     	; 0x1bd0 <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    1bc6:	70 93 1b 04 	sts	0x041B, r23
    1bca:	60 93 1a 04 	sts	0x041A, r22
    1bce:	08 c0       	rjmp	.+16     	; 0x1be0 <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    1bd0:	88 27       	eor	r24, r24
    1bd2:	99 27       	eor	r25, r25
    1bd4:	86 1b       	sub	r24, r22
    1bd6:	97 0b       	sbc	r25, r23
    1bd8:	90 93 1b 04 	sts	0x041B, r25
    1bdc:	80 93 1a 04 	sts	0x041A, r24
    1be0:	9a 01       	movw	r18, r20
    1be2:	22 0f       	add	r18, r18
    1be4:	33 1f       	adc	r19, r19
    1be6:	22 0f       	add	r18, r18
    1be8:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    1bea:	e7 ff       	sbrs	r30, 7
    1bec:	05 c0       	rjmp	.+10     	; 0x1bf8 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    1bee:	30 93 1d 04 	sts	0x041D, r19
    1bf2:	20 93 1c 04 	sts	0x041C, r18
    1bf6:	08 c0       	rjmp	.+16     	; 0x1c08 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    1bf8:	88 27       	eor	r24, r24
    1bfa:	99 27       	eor	r25, r25
    1bfc:	82 1b       	sub	r24, r18
    1bfe:	93 0b       	sbc	r25, r19
    1c00:	90 93 1d 04 	sts	0x041D, r25
    1c04:	80 93 1c 04 	sts	0x041C, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1c08:	80 91 1a 04 	lds	r24, 0x041A
    1c0c:	90 91 1b 04 	lds	r25, 0x041B
    1c10:	81 50       	subi	r24, 0x01	; 1
    1c12:	92 40       	sbci	r25, 0x02	; 2
    1c14:	34 f0       	brlt	.+12     	; 0x1c22 <handleRFCommands+0xf4>
    1c16:	80 e0       	ldi	r24, 0x00	; 0
    1c18:	92 e0       	ldi	r25, 0x02	; 2
    1c1a:	90 93 1b 04 	sts	0x041B, r25
    1c1e:	80 93 1a 04 	sts	0x041A, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1c22:	80 91 1c 04 	lds	r24, 0x041C
    1c26:	90 91 1d 04 	lds	r25, 0x041D
    1c2a:	81 50       	subi	r24, 0x01	; 1
    1c2c:	92 40       	sbci	r25, 0x02	; 2
    1c2e:	34 f0       	brlt	.+12     	; 0x1c3c <handleRFCommands+0x10e>
    1c30:	80 e0       	ldi	r24, 0x00	; 0
    1c32:	92 e0       	ldi	r25, 0x02	; 2
    1c34:	90 93 1d 04 	sts	0x041D, r25
    1c38:	80 93 1c 04 	sts	0x041C, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1c3c:	80 91 1a 04 	lds	r24, 0x041A
    1c40:	90 91 1b 04 	lds	r25, 0x041B
    1c44:	80 50       	subi	r24, 0x00	; 0
    1c46:	9e 4f       	sbci	r25, 0xFE	; 254
    1c48:	34 f4       	brge	.+12     	; 0x1c56 <handleRFCommands+0x128>
    1c4a:	80 e0       	ldi	r24, 0x00	; 0
    1c4c:	9e ef       	ldi	r25, 0xFE	; 254
    1c4e:	90 93 1b 04 	sts	0x041B, r25
    1c52:	80 93 1a 04 	sts	0x041A, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1c56:	80 91 1c 04 	lds	r24, 0x041C
    1c5a:	90 91 1d 04 	lds	r25, 0x041D
    1c5e:	80 50       	subi	r24, 0x00	; 0
    1c60:	9e 4f       	sbci	r25, 0xFE	; 254
    1c62:	34 f4       	brge	.+12     	; 0x1c70 <handleRFCommands+0x142>
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	9e ef       	ldi	r25, 0xFE	; 254
    1c68:	90 93 1d 04 	sts	0x041D, r25
    1c6c:	80 93 1c 04 	sts	0x041C, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    1c70:	80 91 85 09 	lds	r24, 0x0985
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	90 93 6e 09 	sts	0x096E, r25
    1c7a:	80 93 6d 09 	sts	0x096D, r24
    1c7e:	20 91 86 09 	lds	r18, 0x0986
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	30 93 70 09 	sts	0x0970, r19
    1c88:	20 93 6f 09 	sts	0x096F, r18
    1c8c:	e0 91 87 09 	lds	r30, 0x0987
    1c90:	f0 e0       	ldi	r31, 0x00	; 0
    1c92:	f0 93 72 09 	sts	0x0972, r31
    1c96:	e0 93 71 09 	sts	0x0971, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    1c9a:	0f ef       	ldi	r16, 0xFF	; 255
    1c9c:	10 e0       	ldi	r17, 0x00	; 0
    1c9e:	ac 01       	movw	r20, r24
    1ca0:	40 9f       	mul	r20, r16
    1ca2:	c0 01       	movw	r24, r0
    1ca4:	41 9f       	mul	r20, r17
    1ca6:	90 0d       	add	r25, r0
    1ca8:	50 9f       	mul	r21, r16
    1caa:	90 0d       	add	r25, r0
    1cac:	11 24       	eor	r1, r1
    1cae:	64 e6       	ldi	r22, 0x64	; 100
    1cb0:	70 e0       	ldi	r23, 0x00	; 0
    1cb2:	0e 94 d0 2e 	call	0x5da0	; 0x5da0 <__udivmodhi4>
    1cb6:	46 2f       	mov	r20, r22
    1cb8:	40 95       	com	r20
    1cba:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1cbe:	20 9f       	mul	r18, r16
    1cc0:	c0 01       	movw	r24, r0
    1cc2:	21 9f       	mul	r18, r17
    1cc4:	90 0d       	add	r25, r0
    1cc6:	30 9f       	mul	r19, r16
    1cc8:	90 0d       	add	r25, r0
    1cca:	11 24       	eor	r1, r1
    1ccc:	64 e6       	ldi	r22, 0x64	; 100
    1cce:	70 e0       	ldi	r23, 0x00	; 0
    1cd0:	0e 94 d0 2e 	call	0x5da0	; 0x5da0 <__udivmodhi4>
    1cd4:	60 95       	com	r22
    1cd6:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1cda:	e0 9f       	mul	r30, r16
    1cdc:	c0 01       	movw	r24, r0
    1cde:	e1 9f       	mul	r30, r17
    1ce0:	90 0d       	add	r25, r0
    1ce2:	f0 9f       	mul	r31, r16
    1ce4:	90 0d       	add	r25, r0
    1ce6:	11 24       	eor	r1, r1
    1ce8:	64 e6       	ldi	r22, 0x64	; 100
    1cea:	70 e0       	ldi	r23, 0x00	; 0
    1cec:	0e 94 d0 2e 	call	0x5da0	; 0x5da0 <__udivmodhi4>
    1cf0:	60 95       	com	r22
    1cf2:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    1cf6:	84 2f       	mov	r24, r20
    1cf8:	0e 94 9d 0b 	call	0x173a	; 0x173a <updateRedLed>
		updateGreenLed(pwm_green);
    1cfc:	80 91 0d 02 	lds	r24, 0x020D
    1d00:	0e 94 b3 0b 	call	0x1766	; 0x1766 <updateGreenLed>
		updateBlueLed(pwm_blue);
    1d04:	80 91 0e 02 	lds	r24, 0x020E
    1d08:	0e 94 c9 0b 	call	0x1792	; 0x1792 <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    1d0c:	80 91 88 09 	lds	r24, 0x0988
    1d10:	98 2f       	mov	r25, r24
    1d12:	80 ff       	sbrs	r24, 0
    1d14:	02 c0       	rjmp	.+4      	; 0x1d1a <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    1d16:	44 98       	cbi	0x08, 4	; 8
    1d18:	01 c0       	rjmp	.+2      	; 0x1d1c <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    1d1a:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    1d1c:	91 ff       	sbrs	r25, 1
    1d1e:	02 c0       	rjmp	.+4      	; 0x1d24 <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    1d20:	45 98       	cbi	0x08, 5	; 8
    1d22:	01 c0       	rjmp	.+2      	; 0x1d26 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    1d24:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    1d26:	92 ff       	sbrs	r25, 2
    1d28:	04 c0       	rjmp	.+8      	; 0x1d32 <handleRFCommands+0x204>
			irEnabled = 1;
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	80 93 11 02 	sts	0x0211, r24
    1d30:	02 c0       	rjmp	.+4      	; 0x1d36 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    1d32:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    1d36:	94 ff       	sbrs	r25, 4
    1d38:	02 c0       	rjmp	.+4      	; 0x1d3e <handleRFCommands+0x210>
			calibrateSensors();
    1d3a:	0e 94 fb 18 	call	0x31f6	; 0x31f6 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    1d3e:	90 91 88 09 	lds	r25, 0x0988
    1d42:	96 ff       	sbrs	r25, 6
    1d44:	04 c0       	rjmp	.+8      	; 0x1d4e <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    1d46:	81 e0       	ldi	r24, 0x01	; 1
    1d48:	80 93 61 05 	sts	0x0561, r24
    1d4c:	02 c0       	rjmp	.+4      	; 0x1d52 <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1d4e:	10 92 61 05 	sts	0x0561, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    1d52:	97 ff       	sbrs	r25, 7
    1d54:	04 c0       	rjmp	.+8      	; 0x1d5e <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    1d56:	81 e0       	ldi	r24, 0x01	; 1
    1d58:	80 93 62 05 	sts	0x0562, r24
    1d5c:	02 c0       	rjmp	.+4      	; 0x1d62 <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    1d5e:	10 92 62 05 	sts	0x0562, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    1d62:	80 91 8b 09 	lds	r24, 0x098B
    1d66:	80 ff       	sbrs	r24, 0
    1d68:	04 c0       	rjmp	.+8      	; 0x1d72 <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1d6a:	80 91 0b 01 	lds	r24, 0x010B
    1d6e:	8e 7f       	andi	r24, 0xFE	; 254
    1d70:	03 c0       	rjmp	.+6      	; 0x1d78 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    1d72:	80 91 0b 01 	lds	r24, 0x010B
    1d76:	81 60       	ori	r24, 0x01	; 1
    1d78:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1d7c:	80 91 8b 09 	lds	r24, 0x098B
    1d80:	81 ff       	sbrs	r24, 1
    1d82:	04 c0       	rjmp	.+8      	; 0x1d8c <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    1d84:	80 91 0b 01 	lds	r24, 0x010B
    1d88:	8d 7f       	andi	r24, 0xFD	; 253
    1d8a:	03 c0       	rjmp	.+6      	; 0x1d92 <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1d8c:	80 91 0b 01 	lds	r24, 0x010B
    1d90:	82 60       	ori	r24, 0x02	; 2
    1d92:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    1d96:	80 91 8b 09 	lds	r24, 0x098B
    1d9a:	82 ff       	sbrs	r24, 2
    1d9c:	04 c0       	rjmp	.+8      	; 0x1da6 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1d9e:	80 91 0b 01 	lds	r24, 0x010B
    1da2:	8b 7f       	andi	r24, 0xFB	; 251
    1da4:	03 c0       	rjmp	.+6      	; 0x1dac <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    1da6:	80 91 0b 01 	lds	r24, 0x010B
    1daa:	84 60       	ori	r24, 0x04	; 4
    1dac:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    1db0:	80 91 8b 09 	lds	r24, 0x098B
    1db4:	83 ff       	sbrs	r24, 3
    1db6:	02 c0       	rjmp	.+4      	; 0x1dbc <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    1db8:	a3 98       	cbi	0x14, 3	; 20
    1dba:	01 c0       	rjmp	.+2      	; 0x1dbe <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1dbc:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1dbe:	80 91 8b 09 	lds	r24, 0x098B
    1dc2:	84 ff       	sbrs	r24, 4
    1dc4:	04 c0       	rjmp	.+8      	; 0x1dce <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    1dc6:	80 91 0b 01 	lds	r24, 0x010B
    1dca:	8f 7e       	andi	r24, 0xEF	; 239
    1dcc:	03 c0       	rjmp	.+6      	; 0x1dd4 <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1dce:	80 91 0b 01 	lds	r24, 0x010B
    1dd2:	80 61       	ori	r24, 0x10	; 16
    1dd4:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    1dd8:	80 91 8b 09 	lds	r24, 0x098B
    1ddc:	85 ff       	sbrs	r24, 5
    1dde:	04 c0       	rjmp	.+8      	; 0x1de8 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    1de0:	80 91 0b 01 	lds	r24, 0x010B
    1de4:	8f 7d       	andi	r24, 0xDF	; 223
    1de6:	03 c0       	rjmp	.+6      	; 0x1dee <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    1de8:	80 91 0b 01 	lds	r24, 0x010B
    1dec:	80 62       	ori	r24, 0x20	; 32
    1dee:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    1df2:	80 91 8b 09 	lds	r24, 0x098B
    1df6:	86 ff       	sbrs	r24, 6
    1df8:	04 c0       	rjmp	.+8      	; 0x1e02 <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    1dfa:	80 91 0b 01 	lds	r24, 0x010B
    1dfe:	8f 7b       	andi	r24, 0xBF	; 191
    1e00:	03 c0       	rjmp	.+6      	; 0x1e08 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    1e02:	80 91 0b 01 	lds	r24, 0x010B
    1e06:	80 64       	ori	r24, 0x40	; 64
    1e08:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    1e0c:	80 91 8b 09 	lds	r24, 0x098B
    1e10:	87 ff       	sbrs	r24, 7
    1e12:	04 c0       	rjmp	.+8      	; 0x1e1c <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    1e14:	80 91 0b 01 	lds	r24, 0x010B
    1e18:	8f 77       	andi	r24, 0x7F	; 127
    1e1a:	03 c0       	rjmp	.+6      	; 0x1e22 <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    1e1c:	80 91 0b 01 	lds	r24, 0x010B
    1e20:	80 68       	ori	r24, 0x80	; 128
    1e22:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    1e26:	80 91 0b 02 	lds	r24, 0x020B
    1e2a:	80 93 4d 09 	sts	0x094D, r24

		switch(packetId) {
    1e2e:	85 30       	cpi	r24, 0x05	; 5
    1e30:	09 f4       	brne	.+2      	; 0x1e34 <handleRFCommands+0x306>
    1e32:	d2 c0       	rjmp	.+420    	; 0x1fd8 <handleRFCommands+0x4aa>
    1e34:	86 30       	cpi	r24, 0x06	; 6
    1e36:	30 f4       	brcc	.+12     	; 0x1e44 <handleRFCommands+0x316>
    1e38:	83 30       	cpi	r24, 0x03	; 3
    1e3a:	59 f0       	breq	.+22     	; 0x1e52 <handleRFCommands+0x324>
    1e3c:	84 30       	cpi	r24, 0x04	; 4
    1e3e:	09 f0       	breq	.+2      	; 0x1e42 <handleRFCommands+0x314>
    1e40:	cb c1       	rjmp	.+918    	; 0x21d8 <handleRFCommands+0x6aa>
    1e42:	77 c0       	rjmp	.+238    	; 0x1f32 <handleRFCommands+0x404>
    1e44:	86 30       	cpi	r24, 0x06	; 6
    1e46:	09 f4       	brne	.+2      	; 0x1e4a <handleRFCommands+0x31c>
    1e48:	21 c1       	rjmp	.+578    	; 0x208c <handleRFCommands+0x55e>
    1e4a:	87 30       	cpi	r24, 0x07	; 7
    1e4c:	09 f0       	breq	.+2      	; 0x1e50 <handleRFCommands+0x322>
    1e4e:	c4 c1       	rjmp	.+904    	; 0x21d8 <handleRFCommands+0x6aa>
    1e50:	70 c1       	rjmp	.+736    	; 0x2132 <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    1e52:	80 91 82 03 	lds	r24, 0x0382
    1e56:	90 91 83 03 	lds	r25, 0x0383
    1e5a:	80 93 4e 09 	sts	0x094E, r24
				ackPayload[2] = proximityResult[0]>>8;
    1e5e:	89 2f       	mov	r24, r25
    1e60:	99 0f       	add	r25, r25
    1e62:	99 0b       	sbc	r25, r25
    1e64:	80 93 4f 09 	sts	0x094F, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1e68:	80 91 84 03 	lds	r24, 0x0384
    1e6c:	90 91 85 03 	lds	r25, 0x0385
    1e70:	80 93 50 09 	sts	0x0950, r24
				ackPayload[4] = proximityResult[1]>>8;
    1e74:	89 2f       	mov	r24, r25
    1e76:	99 0f       	add	r25, r25
    1e78:	99 0b       	sbc	r25, r25
    1e7a:	80 93 51 09 	sts	0x0951, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1e7e:	80 91 86 03 	lds	r24, 0x0386
    1e82:	90 91 87 03 	lds	r25, 0x0387
    1e86:	80 93 52 09 	sts	0x0952, r24
				ackPayload[6] = proximityResult[2]>>8;
    1e8a:	89 2f       	mov	r24, r25
    1e8c:	99 0f       	add	r25, r25
    1e8e:	99 0b       	sbc	r25, r25
    1e90:	80 93 53 09 	sts	0x0953, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    1e94:	80 91 88 03 	lds	r24, 0x0388
    1e98:	90 91 89 03 	lds	r25, 0x0389
    1e9c:	80 93 54 09 	sts	0x0954, r24
				ackPayload[8] = proximityResult[3]>>8;
    1ea0:	89 2f       	mov	r24, r25
    1ea2:	99 0f       	add	r25, r25
    1ea4:	99 0b       	sbc	r25, r25
    1ea6:	80 93 55 09 	sts	0x0955, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    1eaa:	80 91 8c 03 	lds	r24, 0x038C
    1eae:	90 91 8d 03 	lds	r25, 0x038D
    1eb2:	80 93 56 09 	sts	0x0956, r24
				ackPayload[10] = proximityResult[5]>>8;
    1eb6:	89 2f       	mov	r24, r25
    1eb8:	99 0f       	add	r25, r25
    1eba:	99 0b       	sbc	r25, r25
    1ebc:	80 93 57 09 	sts	0x0957, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    1ec0:	80 91 8e 03 	lds	r24, 0x038E
    1ec4:	90 91 8f 03 	lds	r25, 0x038F
    1ec8:	80 93 58 09 	sts	0x0958, r24
				ackPayload[12] = proximityResult[6]>>8;
    1ecc:	89 2f       	mov	r24, r25
    1ece:	99 0f       	add	r25, r25
    1ed0:	99 0b       	sbc	r25, r25
    1ed2:	80 93 59 09 	sts	0x0959, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    1ed6:	80 91 90 03 	lds	r24, 0x0390
    1eda:	90 91 91 03 	lds	r25, 0x0391
    1ede:	80 93 5a 09 	sts	0x095A, r24
				ackPayload[14] = proximityResult[7]>>8;
    1ee2:	89 2f       	mov	r24, r25
    1ee4:	99 0f       	add	r25, r25
    1ee6:	99 0b       	sbc	r25, r25
    1ee8:	80 93 5b 09 	sts	0x095B, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    1eec:	20 91 03 01 	lds	r18, 0x0103
    1ef0:	80 91 03 01 	lds	r24, 0x0103
    1ef4:	40 91 03 01 	lds	r20, 0x0103
    1ef8:	90 e0       	ldi	r25, 0x00	; 0
    1efa:	80 72       	andi	r24, 0x20	; 32
    1efc:	90 70       	andi	r25, 0x00	; 0
    1efe:	75 e0       	ldi	r23, 0x05	; 5
    1f00:	95 95       	asr	r25
    1f02:	87 95       	ror	r24
    1f04:	7a 95       	dec	r23
    1f06:	e1 f7       	brne	.-8      	; 0x1f00 <handleRFCommands+0x3d2>
    1f08:	88 0f       	add	r24, r24
    1f0a:	99 1f       	adc	r25, r25
    1f0c:	44 1f       	adc	r20, r20
    1f0e:	44 27       	eor	r20, r20
    1f10:	44 1f       	adc	r20, r20
    1f12:	44 0f       	add	r20, r20
    1f14:	44 0f       	add	r20, r20
    1f16:	48 2b       	or	r20, r24
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	20 71       	andi	r18, 0x10	; 16
    1f1c:	30 70       	andi	r19, 0x00	; 0
    1f1e:	54 e0       	ldi	r21, 0x04	; 4
    1f20:	35 95       	asr	r19
    1f22:	27 95       	ror	r18
    1f24:	5a 95       	dec	r21
    1f26:	e1 f7       	brne	.-8      	; 0x1f20 <handleRFCommands+0x3f2>
    1f28:	42 2b       	or	r20, r18
    1f2a:	40 93 5c 09 	sts	0x095C, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    1f2e:	84 e0       	ldi	r24, 0x04	; 4
    1f30:	51 c1       	rjmp	.+674    	; 0x21d4 <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    1f32:	80 91 8a 03 	lds	r24, 0x038A
    1f36:	90 91 8b 03 	lds	r25, 0x038B
    1f3a:	80 93 4e 09 	sts	0x094E, r24
				ackPayload[2] = proximityResult[4]>>8;
    1f3e:	89 2f       	mov	r24, r25
    1f40:	99 0f       	add	r25, r25
    1f42:	99 0b       	sbc	r25, r25
    1f44:	80 93 4f 09 	sts	0x094F, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1f48:	80 91 92 03 	lds	r24, 0x0392
    1f4c:	90 91 93 03 	lds	r25, 0x0393
    1f50:	80 93 50 09 	sts	0x0950, r24
				ackPayload[4] = proximityResult[8]>>8;
    1f54:	89 2f       	mov	r24, r25
    1f56:	99 0f       	add	r25, r25
    1f58:	99 0b       	sbc	r25, r25
    1f5a:	80 93 51 09 	sts	0x0951, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    1f5e:	80 91 94 03 	lds	r24, 0x0394
    1f62:	90 91 95 03 	lds	r25, 0x0395
    1f66:	80 93 52 09 	sts	0x0952, r24
				ackPayload[6] = proximityResult[9]>>8;
    1f6a:	89 2f       	mov	r24, r25
    1f6c:	99 0f       	add	r25, r25
    1f6e:	99 0b       	sbc	r25, r25
    1f70:	80 93 53 09 	sts	0x0953, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    1f74:	80 91 96 03 	lds	r24, 0x0396
    1f78:	90 91 97 03 	lds	r25, 0x0397
    1f7c:	80 93 54 09 	sts	0x0954, r24
				ackPayload[8] = proximityResult[10]>>8;
    1f80:	89 2f       	mov	r24, r25
    1f82:	99 0f       	add	r25, r25
    1f84:	99 0b       	sbc	r25, r25
    1f86:	80 93 55 09 	sts	0x0955, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1f8a:	80 91 98 03 	lds	r24, 0x0398
    1f8e:	90 91 99 03 	lds	r25, 0x0399
    1f92:	80 93 56 09 	sts	0x0956, r24
				ackPayload[10] = proximityResult[11]>>8;
    1f96:	89 2f       	mov	r24, r25
    1f98:	99 0f       	add	r25, r25
    1f9a:	99 0b       	sbc	r25, r25
    1f9c:	80 93 57 09 	sts	0x0957, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1fa0:	80 91 3e 05 	lds	r24, 0x053E
    1fa4:	90 91 3f 05 	lds	r25, 0x053F
    1fa8:	80 93 58 09 	sts	0x0958, r24
				ackPayload[12] = accX>>8;
    1fac:	89 2f       	mov	r24, r25
    1fae:	99 0f       	add	r25, r25
    1fb0:	99 0b       	sbc	r25, r25
    1fb2:	80 93 59 09 	sts	0x0959, r24
				ackPayload[13] = accY&0xFF;
    1fb6:	80 91 40 05 	lds	r24, 0x0540
    1fba:	90 91 41 05 	lds	r25, 0x0541
    1fbe:	80 93 5a 09 	sts	0x095A, r24
				ackPayload[14] = accY>>8;
    1fc2:	89 2f       	mov	r24, r25
    1fc4:	99 0f       	add	r25, r25
    1fc6:	99 0b       	sbc	r25, r25
    1fc8:	80 93 5b 09 	sts	0x095B, r24
				ackPayload[15] = irCommand;
    1fcc:	80 91 39 05 	lds	r24, 0x0539
    1fd0:	80 93 5c 09 	sts	0x095C, r24
				packetId = 5;
    1fd4:	85 e0       	ldi	r24, 0x05	; 5
    1fd6:	fe c0       	rjmp	.+508    	; 0x21d4 <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1fd8:	80 91 51 03 	lds	r24, 0x0351
    1fdc:	90 91 52 03 	lds	r25, 0x0352
    1fe0:	80 93 4e 09 	sts	0x094E, r24
				ackPayload[2] = proximityValue[0]>>8;
    1fe4:	80 91 51 03 	lds	r24, 0x0351
    1fe8:	90 91 52 03 	lds	r25, 0x0352
    1fec:	90 93 4f 09 	sts	0x094F, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1ff0:	80 91 55 03 	lds	r24, 0x0355
    1ff4:	90 91 56 03 	lds	r25, 0x0356
    1ff8:	80 93 50 09 	sts	0x0950, r24
				ackPayload[4] = proximityValue[2]>>8;
    1ffc:	80 91 55 03 	lds	r24, 0x0355
    2000:	90 91 56 03 	lds	r25, 0x0356
    2004:	90 93 51 09 	sts	0x0951, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    2008:	80 91 59 03 	lds	r24, 0x0359
    200c:	90 91 5a 03 	lds	r25, 0x035A
    2010:	80 93 52 09 	sts	0x0952, r24
				ackPayload[6] = proximityValue[4]>>8;
    2014:	80 91 59 03 	lds	r24, 0x0359
    2018:	90 91 5a 03 	lds	r25, 0x035A
    201c:	90 93 53 09 	sts	0x0953, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    2020:	80 91 5d 03 	lds	r24, 0x035D
    2024:	90 91 5e 03 	lds	r25, 0x035E
    2028:	80 93 54 09 	sts	0x0954, r24
				ackPayload[8] = proximityValue[6]>>8;
    202c:	80 91 5d 03 	lds	r24, 0x035D
    2030:	90 91 5e 03 	lds	r25, 0x035E
    2034:	90 93 55 09 	sts	0x0955, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    2038:	80 91 65 03 	lds	r24, 0x0365
    203c:	90 91 66 03 	lds	r25, 0x0366
    2040:	80 93 56 09 	sts	0x0956, r24
				ackPayload[10] = proximityValue[10]>>8;
    2044:	80 91 65 03 	lds	r24, 0x0365
    2048:	90 91 66 03 	lds	r25, 0x0366
    204c:	90 93 57 09 	sts	0x0957, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    2050:	80 91 69 03 	lds	r24, 0x0369
    2054:	90 91 6a 03 	lds	r25, 0x036A
    2058:	80 93 58 09 	sts	0x0958, r24
				ackPayload[12] = proximityValue[12]>>8;
    205c:	80 91 69 03 	lds	r24, 0x0369
    2060:	90 91 6a 03 	lds	r25, 0x036A
    2064:	90 93 59 09 	sts	0x0959, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    2068:	80 91 6d 03 	lds	r24, 0x036D
    206c:	90 91 6e 03 	lds	r25, 0x036E
    2070:	80 93 5a 09 	sts	0x095A, r24
				ackPayload[14] = proximityValue[14]>>8;
    2074:	80 91 6d 03 	lds	r24, 0x036D
    2078:	90 91 6e 03 	lds	r25, 0x036E
    207c:	90 93 5b 09 	sts	0x095B, r25
				ackPayload[15] = currentSelector;
    2080:	80 91 5d 05 	lds	r24, 0x055D
    2084:	80 93 5c 09 	sts	0x095C, r24
				packetId = 6;
    2088:	86 e0       	ldi	r24, 0x06	; 6
    208a:	a4 c0       	rjmp	.+328    	; 0x21d4 <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    208c:	80 91 61 03 	lds	r24, 0x0361
    2090:	90 91 62 03 	lds	r25, 0x0362
    2094:	80 93 4e 09 	sts	0x094E, r24
				ackPayload[2] = proximityValue[8]>>8;
    2098:	80 91 61 03 	lds	r24, 0x0361
    209c:	90 91 62 03 	lds	r25, 0x0362
    20a0:	90 93 4f 09 	sts	0x094F, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    20a4:	80 91 71 03 	lds	r24, 0x0371
    20a8:	90 91 72 03 	lds	r25, 0x0372
    20ac:	80 93 50 09 	sts	0x0950, r24
				ackPayload[4] = proximityValue[16]>>8;
    20b0:	80 91 71 03 	lds	r24, 0x0371
    20b4:	90 91 72 03 	lds	r25, 0x0372
    20b8:	90 93 51 09 	sts	0x0951, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    20bc:	80 91 75 03 	lds	r24, 0x0375
    20c0:	90 91 76 03 	lds	r25, 0x0376
    20c4:	80 93 52 09 	sts	0x0952, r24
				ackPayload[6] = proximityValue[18]>>8;
    20c8:	80 91 75 03 	lds	r24, 0x0375
    20cc:	90 91 76 03 	lds	r25, 0x0376
    20d0:	90 93 53 09 	sts	0x0953, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    20d4:	80 91 79 03 	lds	r24, 0x0379
    20d8:	90 91 7a 03 	lds	r25, 0x037A
    20dc:	80 93 54 09 	sts	0x0954, r24
				ackPayload[8] = proximityValue[20]>>8;
    20e0:	80 91 79 03 	lds	r24, 0x0379
    20e4:	90 91 7a 03 	lds	r25, 0x037A
    20e8:	90 93 55 09 	sts	0x0955, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    20ec:	80 91 7d 03 	lds	r24, 0x037D
    20f0:	90 91 7e 03 	lds	r25, 0x037E
    20f4:	80 93 56 09 	sts	0x0956, r24
				ackPayload[10] = proximityValue[22]>>8;
    20f8:	80 91 7d 03 	lds	r24, 0x037D
    20fc:	90 91 7e 03 	lds	r25, 0x037E
    2100:	90 93 57 09 	sts	0x0957, r25
				ackPayload[11] = accZ&0xFF;
    2104:	80 91 42 05 	lds	r24, 0x0542
    2108:	90 91 43 05 	lds	r25, 0x0543
    210c:	80 93 58 09 	sts	0x0958, r24
				ackPayload[12] = accZ>>8;
    2110:	89 2f       	mov	r24, r25
    2112:	99 0f       	add	r25, r25
    2114:	99 0b       	sbc	r25, r25
    2116:	80 93 59 09 	sts	0x0959, r24
				ackPayload[13] = batteryLevel&0xFF;
    211a:	80 91 e6 03 	lds	r24, 0x03E6
    211e:	90 91 e7 03 	lds	r25, 0x03E7
    2122:	80 93 5a 09 	sts	0x095A, r24
				ackPayload[14] = batteryLevel>>8;
    2126:	90 93 5b 09 	sts	0x095B, r25
				ackPayload[15] = 0;
    212a:	10 92 5c 09 	sts	0x095C, r1
				packetId = 7;
    212e:	87 e0       	ldi	r24, 0x07	; 7
    2130:	51 c0       	rjmp	.+162    	; 0x21d4 <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    2132:	80 91 fe 03 	lds	r24, 0x03FE
    2136:	90 91 ff 03 	lds	r25, 0x03FF
    213a:	a0 91 00 04 	lds	r26, 0x0400
    213e:	b0 91 01 04 	lds	r27, 0x0401
    2142:	80 93 4e 09 	sts	0x094E, r24
				ackPayload[2] = leftMotSteps>>8;
    2146:	29 2f       	mov	r18, r25
    2148:	3a 2f       	mov	r19, r26
    214a:	4b 2f       	mov	r20, r27
    214c:	55 27       	eor	r21, r21
    214e:	47 fd       	sbrc	r20, 7
    2150:	5a 95       	dec	r21
    2152:	20 93 4f 09 	sts	0x094F, r18
				ackPayload[3] = leftMotSteps>>16;
    2156:	9d 01       	movw	r18, r26
    2158:	55 27       	eor	r21, r21
    215a:	37 fd       	sbrc	r19, 7
    215c:	50 95       	com	r21
    215e:	45 2f       	mov	r20, r21
    2160:	20 93 50 09 	sts	0x0950, r18
				ackPayload[4] = leftMotSteps>>24;
    2164:	8b 2f       	mov	r24, r27
    2166:	bb 27       	eor	r27, r27
    2168:	87 fd       	sbrc	r24, 7
    216a:	b0 95       	com	r27
    216c:	9b 2f       	mov	r25, r27
    216e:	ab 2f       	mov	r26, r27
    2170:	80 93 51 09 	sts	0x0951, r24
				ackPayload[5] = rightMotSteps&0xFF;
    2174:	80 91 fa 03 	lds	r24, 0x03FA
    2178:	90 91 fb 03 	lds	r25, 0x03FB
    217c:	a0 91 fc 03 	lds	r26, 0x03FC
    2180:	b0 91 fd 03 	lds	r27, 0x03FD
    2184:	80 93 52 09 	sts	0x0952, r24
				ackPayload[6] = rightMotSteps>>8;
    2188:	29 2f       	mov	r18, r25
    218a:	3a 2f       	mov	r19, r26
    218c:	4b 2f       	mov	r20, r27
    218e:	55 27       	eor	r21, r21
    2190:	47 fd       	sbrc	r20, 7
    2192:	5a 95       	dec	r21
    2194:	20 93 53 09 	sts	0x0953, r18
				ackPayload[7] = rightMotSteps>>16;
    2198:	9d 01       	movw	r18, r26
    219a:	55 27       	eor	r21, r21
    219c:	37 fd       	sbrc	r19, 7
    219e:	50 95       	com	r21
    21a0:	45 2f       	mov	r20, r21
    21a2:	20 93 54 09 	sts	0x0954, r18
				ackPayload[8] = rightMotSteps>>24;
    21a6:	8b 2f       	mov	r24, r27
    21a8:	bb 27       	eor	r27, r27
    21aa:	87 fd       	sbrc	r24, 7
    21ac:	b0 95       	com	r27
    21ae:	9b 2f       	mov	r25, r27
    21b0:	ab 2f       	mov	r26, r27
    21b2:	80 93 55 09 	sts	0x0955, r24
				ackPayload[9] = 0;
    21b6:	10 92 56 09 	sts	0x0956, r1
				ackPayload[10] = 0;
    21ba:	10 92 57 09 	sts	0x0957, r1
				ackPayload[11] = 0;
    21be:	10 92 58 09 	sts	0x0958, r1
				ackPayload[12] = 0;
    21c2:	10 92 59 09 	sts	0x0959, r1
				ackPayload[13] = 0;
    21c6:	10 92 5a 09 	sts	0x095A, r1
				ackPayload[14] = 0;
    21ca:	10 92 5b 09 	sts	0x095B, r1
				ackPayload[15] = 0;
    21ce:	10 92 5c 09 	sts	0x095C, r1
				packetId = 3;
    21d2:	83 e0       	ldi	r24, 0x03	; 3
    21d4:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    21d8:	8d e4       	ldi	r24, 0x4D	; 77
    21da:	99 e0       	ldi	r25, 0x09	; 9
    21dc:	60 e1       	ldi	r22, 0x10	; 16
    21de:	0e 94 7f 0c 	call	0x18fe	; 0x18fe <writeAckPayload>

	}

}
    21e2:	1f 91       	pop	r17
    21e4:	0f 91       	pop	r16
    21e6:	08 95       	ret

000021e8 <initMotors>:

#include "motors.h"

void initMotors() {
    21e8:	0f 93       	push	r16
    21ea:	1f 93       	push	r17
    21ec:	cf 93       	push	r28
    21ee:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    21f0:	e0 e9       	ldi	r30, 0x90	; 144
    21f2:	f0 e0       	ldi	r31, 0x00	; 0
    21f4:	10 82       	st	Z, r1
	TCCR3B = 0;
    21f6:	a1 e9       	ldi	r26, 0x91	; 145
    21f8:	b0 e0       	ldi	r27, 0x00	; 0
    21fa:	1c 92       	st	X, r1
	TIMSK3 = 0;
    21fc:	21 e7       	ldi	r18, 0x71	; 113
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	e9 01       	movw	r28, r18
    2202:	18 82       	st	Y, r1
	TCCR4A = 0;
    2204:	40 ea       	ldi	r20, 0xA0	; 160
    2206:	50 e0       	ldi	r21, 0x00	; 0
    2208:	ea 01       	movw	r28, r20
    220a:	18 82       	st	Y, r1
	TCCR4B = 0;
    220c:	61 ea       	ldi	r22, 0xA1	; 161
    220e:	70 e0       	ldi	r23, 0x00	; 0
    2210:	eb 01       	movw	r28, r22
    2212:	18 82       	st	Y, r1
	TIMSK4 = 0;
    2214:	02 e7       	ldi	r16, 0x72	; 114
    2216:	10 e0       	ldi	r17, 0x00	; 0
    2218:	e8 01       	movw	r28, r16
    221a:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    221c:	80 81       	ld	r24, Z
    221e:	83 68       	ori	r24, 0x83	; 131
    2220:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    2222:	80 81       	ld	r24, Z
    2224:	83 60       	ori	r24, 0x03	; 3
    2226:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    2228:	8c 91       	ld	r24, X
    222a:	8b 60       	ori	r24, 0x0B	; 11
    222c:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    222e:	80 91 16 04 	lds	r24, 0x0416
    2232:	90 91 17 04 	lds	r25, 0x0417
    2236:	90 93 99 00 	sts	0x0099, r25
    223a:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    223e:	10 92 9b 00 	sts	0x009B, r1
    2242:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    2246:	d9 01       	movw	r26, r18
    2248:	8c 91       	ld	r24, X
    224a:	81 60       	ori	r24, 0x01	; 1
    224c:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    224e:	80 81       	ld	r24, Z
    2250:	8f 75       	andi	r24, 0x5F	; 95
    2252:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2254:	8e b1       	in	r24, 0x0e	; 14
    2256:	87 7e       	andi	r24, 0xE7	; 231
    2258:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    225a:	ea 01       	movw	r28, r20
    225c:	88 81       	ld	r24, Y
    225e:	83 68       	ori	r24, 0x83	; 131
    2260:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    2262:	fb 01       	movw	r30, r22
    2264:	80 81       	ld	r24, Z
    2266:	8b 60       	ori	r24, 0x0B	; 11
    2268:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    226a:	80 91 18 04 	lds	r24, 0x0418
    226e:	90 91 19 04 	lds	r25, 0x0419
    2272:	90 93 a9 00 	sts	0x00A9, r25
    2276:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    227a:	10 92 ab 00 	sts	0x00AB, r1
    227e:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    2282:	d8 01       	movw	r26, r16
    2284:	8c 91       	ld	r24, X
    2286:	81 60       	ori	r24, 0x01	; 1
    2288:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    228a:	88 81       	ld	r24, Y
    228c:	8f 75       	andi	r24, 0x5F	; 95
    228e:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2290:	e2 e0       	ldi	r30, 0x02	; 2
    2292:	f1 e0       	ldi	r31, 0x01	; 1
    2294:	80 81       	ld	r24, Z
    2296:	87 7e       	andi	r24, 0xE7	; 231
    2298:	80 83       	st	Z, r24


}
    229a:	df 91       	pop	r29
    229c:	cf 91       	pop	r28
    229e:	1f 91       	pop	r17
    22a0:	0f 91       	pop	r16
    22a2:	08 95       	ret

000022a4 <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    22a4:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    22a6:	99 27       	eor	r25, r25
    22a8:	87 fd       	sbrc	r24, 7
    22aa:	90 95       	com	r25
    22ac:	97 ff       	sbrs	r25, 7
    22ae:	03 c0       	rjmp	.+6      	; 0x22b6 <setLeftSpeed+0x12>
    22b0:	90 95       	com	r25
    22b2:	81 95       	neg	r24
    22b4:	9f 4f       	sbci	r25, 0xFF	; 255
    22b6:	90 93 2b 04 	sts	0x042B, r25
    22ba:	80 93 2a 04 	sts	0x042A, r24
    22be:	9c 01       	movw	r18, r24
    22c0:	22 0f       	add	r18, r18
    22c2:	33 1f       	adc	r19, r19
    22c4:	22 0f       	add	r18, r18
    22c6:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    22c8:	47 fd       	sbrc	r20, 7
    22ca:	05 c0       	rjmp	.+10     	; 0x22d6 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    22cc:	30 93 1d 04 	sts	0x041D, r19
    22d0:	20 93 1c 04 	sts	0x041C, r18
    22d4:	08 c0       	rjmp	.+16     	; 0x22e6 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    22d6:	88 27       	eor	r24, r24
    22d8:	99 27       	eor	r25, r25
    22da:	82 1b       	sub	r24, r18
    22dc:	93 0b       	sbc	r25, r19
    22de:	90 93 1d 04 	sts	0x041D, r25
    22e2:	80 93 1c 04 	sts	0x041C, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    22e6:	80 91 1c 04 	lds	r24, 0x041C
    22ea:	90 91 1d 04 	lds	r25, 0x041D
    22ee:	81 50       	subi	r24, 0x01	; 1
    22f0:	92 40       	sbci	r25, 0x02	; 2
    22f2:	34 f0       	brlt	.+12     	; 0x2300 <setLeftSpeed+0x5c>
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	92 e0       	ldi	r25, 0x02	; 2
    22f8:	90 93 1d 04 	sts	0x041D, r25
    22fc:	80 93 1c 04 	sts	0x041C, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    2300:	80 91 1c 04 	lds	r24, 0x041C
    2304:	90 91 1d 04 	lds	r25, 0x041D
    2308:	80 50       	subi	r24, 0x00	; 0
    230a:	9e 4f       	sbci	r25, 0xFE	; 254
    230c:	34 f4       	brge	.+12     	; 0x231a <setLeftSpeed+0x76>
    230e:	80 e0       	ldi	r24, 0x00	; 0
    2310:	9e ef       	ldi	r25, 0xFE	; 254
    2312:	90 93 1d 04 	sts	0x041D, r25
    2316:	80 93 1c 04 	sts	0x041C, r24
    231a:	08 95       	ret

0000231c <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    231c:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    231e:	99 27       	eor	r25, r25
    2320:	87 fd       	sbrc	r24, 7
    2322:	90 95       	com	r25
    2324:	97 ff       	sbrs	r25, 7
    2326:	03 c0       	rjmp	.+6      	; 0x232e <setRightSpeed+0x12>
    2328:	90 95       	com	r25
    232a:	81 95       	neg	r24
    232c:	9f 4f       	sbci	r25, 0xFF	; 255
    232e:	90 93 2d 04 	sts	0x042D, r25
    2332:	80 93 2c 04 	sts	0x042C, r24
    2336:	9c 01       	movw	r18, r24
    2338:	22 0f       	add	r18, r18
    233a:	33 1f       	adc	r19, r19
    233c:	22 0f       	add	r18, r18
    233e:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    2340:	47 fd       	sbrc	r20, 7
    2342:	05 c0       	rjmp	.+10     	; 0x234e <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    2344:	30 93 1b 04 	sts	0x041B, r19
    2348:	20 93 1a 04 	sts	0x041A, r18
    234c:	08 c0       	rjmp	.+16     	; 0x235e <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    234e:	88 27       	eor	r24, r24
    2350:	99 27       	eor	r25, r25
    2352:	82 1b       	sub	r24, r18
    2354:	93 0b       	sbc	r25, r19
    2356:	90 93 1b 04 	sts	0x041B, r25
    235a:	80 93 1a 04 	sts	0x041A, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    235e:	80 91 1a 04 	lds	r24, 0x041A
    2362:	90 91 1b 04 	lds	r25, 0x041B
    2366:	81 50       	subi	r24, 0x01	; 1
    2368:	92 40       	sbci	r25, 0x02	; 2
    236a:	34 f0       	brlt	.+12     	; 0x2378 <setRightSpeed+0x5c>
    236c:	80 e0       	ldi	r24, 0x00	; 0
    236e:	92 e0       	ldi	r25, 0x02	; 2
    2370:	90 93 1b 04 	sts	0x041B, r25
    2374:	80 93 1a 04 	sts	0x041A, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    2378:	80 91 1a 04 	lds	r24, 0x041A
    237c:	90 91 1b 04 	lds	r25, 0x041B
    2380:	80 50       	subi	r24, 0x00	; 0
    2382:	9e 4f       	sbci	r25, 0xFE	; 254
    2384:	34 f4       	brge	.+12     	; 0x2392 <setRightSpeed+0x76>
    2386:	80 e0       	ldi	r24, 0x00	; 0
    2388:	9e ef       	ldi	r25, 0xFE	; 254
    238a:	90 93 1b 04 	sts	0x041B, r25
    238e:	80 93 1a 04 	sts	0x041A, r24
    2392:	08 95       	ret

00002394 <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    2394:	1f 92       	push	r1
    2396:	0f 92       	push	r0
    2398:	0f b6       	in	r0, 0x3f	; 63
    239a:	0f 92       	push	r0
    239c:	11 24       	eor	r1, r1
    239e:	8f 93       	push	r24
    23a0:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    23a2:	80 91 63 05 	lds	r24, 0x0563
    23a6:	88 23       	and	r24, r24
    23a8:	61 f0       	breq	.+24     	; 0x23c2 <__vector_45+0x2e>
		pwm_left = 0;
    23aa:	10 92 19 04 	sts	0x0419, r1
    23ae:	10 92 18 04 	sts	0x0418, r1
		OCR4A = 0;
    23b2:	10 92 a9 00 	sts	0x00A9, r1
    23b6:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    23ba:	10 92 ab 00 	sts	0x00AB, r1
    23be:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    23c2:	10 92 03 04 	sts	0x0403, r1
    23c6:	10 92 02 04 	sts	0x0402, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    23ca:	80 91 18 04 	lds	r24, 0x0418
    23ce:	90 91 19 04 	lds	r25, 0x0419
    23d2:	00 97       	sbiw	r24, 0x00	; 0
    23d4:	39 f5       	brne	.+78     	; 0x2424 <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    23d6:	80 91 0c 04 	lds	r24, 0x040C
    23da:	90 91 0d 04 	lds	r25, 0x040D
    23de:	97 fd       	sbrc	r25, 7
    23e0:	05 c0       	rjmp	.+10     	; 0x23ec <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    23e2:	81 e0       	ldi	r24, 0x01	; 1
    23e4:	80 93 50 03 	sts	0x0350, r24
			currentMotLeftChannel = 14;
    23e8:	8e e0       	ldi	r24, 0x0E	; 14
    23ea:	04 c0       	rjmp	.+8      	; 0x23f4 <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    23ec:	81 e0       	ldi	r24, 0x01	; 1
    23ee:	80 93 50 03 	sts	0x0350, r24
			currentMotLeftChannel = 15;
    23f2:	8f e0       	ldi	r24, 0x0F	; 15
    23f4:	80 93 4d 03 	sts	0x034D, r24
		}
		firstSampleLeft = 1;
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    23fe:	80 91 a0 00 	lds	r24, 0x00A0
    2402:	8f 75       	andi	r24, 0x5F	; 95
    2404:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2408:	80 91 02 01 	lds	r24, 0x0102
    240c:	87 7e       	andi	r24, 0xE7	; 231
    240e:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    2412:	80 91 72 00 	lds	r24, 0x0072
    2416:	89 7f       	andi	r24, 0xF9	; 249
    2418:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    241c:	89 b3       	in	r24, 0x19	; 25
    241e:	86 60       	ori	r24, 0x06	; 6
    2420:	89 bb       	out	0x19, r24	; 25
    2422:	3e c0       	rjmp	.+124    	; 0x24a0 <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    2424:	18 16       	cp	r1, r24
    2426:	19 06       	cpc	r1, r25
    2428:	ec f4       	brge	.+58     	; 0x2464 <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    242a:	10 92 50 03 	sts	0x0350, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    242e:	8f e0       	ldi	r24, 0x0F	; 15
    2430:	80 93 4d 03 	sts	0x034D, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    2434:	80 91 a0 00 	lds	r24, 0x00A0
    2438:	8f 7d       	andi	r24, 0xDF	; 223
    243a:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    243e:	80 91 72 00 	lds	r24, 0x0072
    2442:	8b 7f       	andi	r24, 0xFB	; 251
    2444:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    2448:	80 91 02 01 	lds	r24, 0x0102
    244c:	8f 7e       	andi	r24, 0xEF	; 239
    244e:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    2452:	80 91 a0 00 	lds	r24, 0x00A0
    2456:	80 68       	ori	r24, 0x80	; 128
    2458:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    245c:	80 91 72 00 	lds	r24, 0x0072
    2460:	82 60       	ori	r24, 0x02	; 2
    2462:	1c c0       	rjmp	.+56     	; 0x249c <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    2464:	10 92 50 03 	sts	0x0350, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    2468:	8e e0       	ldi	r24, 0x0E	; 14
    246a:	80 93 4d 03 	sts	0x034D, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    246e:	80 91 a0 00 	lds	r24, 0x00A0
    2472:	8f 77       	andi	r24, 0x7F	; 127
    2474:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    2478:	80 91 72 00 	lds	r24, 0x0072
    247c:	8d 7f       	andi	r24, 0xFD	; 253
    247e:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    2482:	80 91 02 01 	lds	r24, 0x0102
    2486:	87 7f       	andi	r24, 0xF7	; 247
    2488:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    248c:	80 91 a0 00 	lds	r24, 0x00A0
    2490:	80 62       	ori	r24, 0x20	; 32
    2492:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    2496:	80 91 72 00 	lds	r24, 0x0072
    249a:	84 60       	ori	r24, 0x04	; 4
    249c:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    24a0:	9f 91       	pop	r25
    24a2:	8f 91       	pop	r24
    24a4:	0f 90       	pop	r0
    24a6:	0f be       	out	0x3f, r0	; 63
    24a8:	0f 90       	pop	r0
    24aa:	1f 90       	pop	r1
    24ac:	18 95       	reti

000024ae <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    24ae:	1f 92       	push	r1
    24b0:	0f 92       	push	r0
    24b2:	0f b6       	in	r0, 0x3f	; 63
    24b4:	0f 92       	push	r0
    24b6:	11 24       	eor	r1, r1
    24b8:	8f 93       	push	r24
    24ba:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    24bc:	91 e0       	ldi	r25, 0x01	; 1
    24be:	90 93 50 03 	sts	0x0350, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    24c2:	8e e0       	ldi	r24, 0x0E	; 14
    24c4:	80 93 4d 03 	sts	0x034D, r24

	firstSampleLeft = 1;
    24c8:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    24cc:	9f 91       	pop	r25
    24ce:	8f 91       	pop	r24
    24d0:	0f 90       	pop	r0
    24d2:	0f be       	out	0x3f, r0	; 63
    24d4:	0f 90       	pop	r0
    24d6:	1f 90       	pop	r1
    24d8:	18 95       	reti

000024da <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    24da:	1f 92       	push	r1
    24dc:	0f 92       	push	r0
    24de:	0f b6       	in	r0, 0x3f	; 63
    24e0:	0f 92       	push	r0
    24e2:	11 24       	eor	r1, r1
    24e4:	8f 93       	push	r24
    24e6:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    24e8:	91 e0       	ldi	r25, 0x01	; 1
    24ea:	90 93 50 03 	sts	0x0350, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    24ee:	8f e0       	ldi	r24, 0x0F	; 15
    24f0:	80 93 4d 03 	sts	0x034D, r24

	firstSampleLeft = 1;
    24f4:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    24f8:	9f 91       	pop	r25
    24fa:	8f 91       	pop	r24
    24fc:	0f 90       	pop	r0
    24fe:	0f be       	out	0x3f, r0	; 63
    2500:	0f 90       	pop	r0
    2502:	1f 90       	pop	r1
    2504:	18 95       	reti

00002506 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    2506:	1f 92       	push	r1
    2508:	0f 92       	push	r0
    250a:	0f b6       	in	r0, 0x3f	; 63
    250c:	0f 92       	push	r0
    250e:	11 24       	eor	r1, r1
    2510:	8f 93       	push	r24
    2512:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    2514:	80 91 63 05 	lds	r24, 0x0563
    2518:	88 23       	and	r24, r24
    251a:	61 f0       	breq	.+24     	; 0x2534 <__vector_35+0x2e>
		pwm_right = 0;
    251c:	10 92 17 04 	sts	0x0417, r1
    2520:	10 92 16 04 	sts	0x0416, r1
		OCR3A = 0;
    2524:	10 92 99 00 	sts	0x0099, r1
    2528:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    252c:	10 92 9b 00 	sts	0x009B, r1
    2530:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    2534:	10 92 05 04 	sts	0x0405, r1
    2538:	10 92 04 04 	sts	0x0404, r1


	if(pwm_right == 0) {
    253c:	80 91 16 04 	lds	r24, 0x0416
    2540:	90 91 17 04 	lds	r25, 0x0417
    2544:	00 97       	sbiw	r24, 0x00	; 0
    2546:	29 f5       	brne	.+74     	; 0x2592 <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    2548:	80 91 0a 04 	lds	r24, 0x040A
    254c:	90 91 0b 04 	lds	r25, 0x040B
    2550:	97 fd       	sbrc	r25, 7
    2552:	05 c0       	rjmp	.+10     	; 0x255e <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    2554:	81 e0       	ldi	r24, 0x01	; 1
    2556:	80 93 4f 03 	sts	0x034F, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    255a:	8c e0       	ldi	r24, 0x0C	; 12
    255c:	04 c0       	rjmp	.+8      	; 0x2566 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    255e:	81 e0       	ldi	r24, 0x01	; 1
    2560:	80 93 4f 03 	sts	0x034F, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    2564:	8d e0       	ldi	r24, 0x0D	; 13
    2566:	80 93 4e 03 	sts	0x034E, r24
		}
		firstSampleRight = 1;
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    2570:	80 91 90 00 	lds	r24, 0x0090
    2574:	8f 75       	andi	r24, 0x5F	; 95
    2576:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    257a:	8e b1       	in	r24, 0x0e	; 14
    257c:	87 7e       	andi	r24, 0xE7	; 231
    257e:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    2580:	80 91 71 00 	lds	r24, 0x0071
    2584:	89 7f       	andi	r24, 0xF9	; 249
    2586:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    258a:	88 b3       	in	r24, 0x18	; 24
    258c:	86 60       	ori	r24, 0x06	; 6
    258e:	88 bb       	out	0x18, r24	; 24
    2590:	36 c0       	rjmp	.+108    	; 0x25fe <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    2592:	18 16       	cp	r1, r24
    2594:	19 06       	cpc	r1, r25
    2596:	cc f4       	brge	.+50     	; 0x25ca <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    2598:	10 92 4f 03 	sts	0x034F, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    259c:	8d e0       	ldi	r24, 0x0D	; 13
    259e:	80 93 4e 03 	sts	0x034E, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    25a2:	80 91 90 00 	lds	r24, 0x0090
    25a6:	8f 7d       	andi	r24, 0xDF	; 223
    25a8:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    25ac:	80 91 71 00 	lds	r24, 0x0071
    25b0:	8b 7f       	andi	r24, 0xFB	; 251
    25b2:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    25b6:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    25b8:	80 91 90 00 	lds	r24, 0x0090
    25bc:	80 68       	ori	r24, 0x80	; 128
    25be:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    25c2:	80 91 71 00 	lds	r24, 0x0071
    25c6:	82 60       	ori	r24, 0x02	; 2
    25c8:	18 c0       	rjmp	.+48     	; 0x25fa <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    25ca:	10 92 4f 03 	sts	0x034F, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    25ce:	8c e0       	ldi	r24, 0x0C	; 12
    25d0:	80 93 4e 03 	sts	0x034E, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    25d4:	80 91 90 00 	lds	r24, 0x0090
    25d8:	8f 77       	andi	r24, 0x7F	; 127
    25da:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    25de:	80 91 71 00 	lds	r24, 0x0071
    25e2:	8d 7f       	andi	r24, 0xFD	; 253
    25e4:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    25e8:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    25ea:	80 91 90 00 	lds	r24, 0x0090
    25ee:	80 62       	ori	r24, 0x20	; 32
    25f0:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    25f4:	80 91 71 00 	lds	r24, 0x0071
    25f8:	84 60       	ori	r24, 0x04	; 4
    25fa:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    25fe:	9f 91       	pop	r25
    2600:	8f 91       	pop	r24
    2602:	0f 90       	pop	r0
    2604:	0f be       	out	0x3f, r0	; 63
    2606:	0f 90       	pop	r0
    2608:	1f 90       	pop	r1
    260a:	18 95       	reti

0000260c <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    260c:	1f 92       	push	r1
    260e:	0f 92       	push	r0
    2610:	0f b6       	in	r0, 0x3f	; 63
    2612:	0f 92       	push	r0
    2614:	11 24       	eor	r1, r1
    2616:	8f 93       	push	r24
    2618:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    261a:	91 e0       	ldi	r25, 0x01	; 1
    261c:	90 93 4f 03 	sts	0x034F, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    2620:	8c e0       	ldi	r24, 0x0C	; 12
    2622:	80 93 4e 03 	sts	0x034E, r24

	firstSampleRight = 1;
    2626:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    262a:	9f 91       	pop	r25
    262c:	8f 91       	pop	r24
    262e:	0f 90       	pop	r0
    2630:	0f be       	out	0x3f, r0	; 63
    2632:	0f 90       	pop	r0
    2634:	1f 90       	pop	r1
    2636:	18 95       	reti

00002638 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    2638:	1f 92       	push	r1
    263a:	0f 92       	push	r0
    263c:	0f b6       	in	r0, 0x3f	; 63
    263e:	0f 92       	push	r0
    2640:	11 24       	eor	r1, r1
    2642:	8f 93       	push	r24
    2644:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2646:	91 e0       	ldi	r25, 0x01	; 1
    2648:	90 93 4f 03 	sts	0x034F, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    264c:	8d e0       	ldi	r24, 0x0D	; 13
    264e:	80 93 4e 03 	sts	0x034E, r24

	firstSampleRight = 1;
    2652:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    2656:	9f 91       	pop	r25
    2658:	8f 91       	pop	r24
    265a:	0f 90       	pop	r0
    265c:	0f be       	out	0x3f, r0	; 63
    265e:	0f 90       	pop	r0
    2660:	1f 90       	pop	r1
    2662:	18 95       	reti

00002664 <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    2664:	80 91 07 02 	lds	r24, 0x0207
    2668:	88 23       	and	r24, r24
    266a:	09 f4       	brne	.+2      	; 0x266e <handleMotorsWithNoController+0xa>
    266c:	41 c0       	rjmp	.+130    	; 0x26f0 <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    266e:	80 91 0e 04 	lds	r24, 0x040E
    2672:	90 91 0f 04 	lds	r25, 0x040F
    2676:	96 95       	lsr	r25
    2678:	87 95       	ror	r24
    267a:	96 95       	lsr	r25
    267c:	87 95       	ror	r24
    267e:	90 93 13 04 	sts	0x0413, r25
    2682:	80 93 12 04 	sts	0x0412, r24
		compute_left_vel = 0;
    2686:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    268a:	10 92 0f 04 	sts	0x040F, r1
    268e:	10 92 0e 04 	sts	0x040E, r1

		if(pwm_left_desired >= 0) {
    2692:	20 91 1c 04 	lds	r18, 0x041C
    2696:	30 91 1d 04 	lds	r19, 0x041D
    269a:	fc 01       	movw	r30, r24
    269c:	63 e0       	ldi	r22, 0x03	; 3
    269e:	f5 95       	asr	r31
    26a0:	e7 95       	ror	r30
    26a2:	6a 95       	dec	r22
    26a4:	e1 f7       	brne	.-8      	; 0x269e <handleMotorsWithNoController+0x3a>
    26a6:	40 91 fe 03 	lds	r20, 0x03FE
    26aa:	50 91 ff 03 	lds	r21, 0x03FF
    26ae:	60 91 00 04 	lds	r22, 0x0400
    26b2:	70 91 01 04 	lds	r23, 0x0401
    26b6:	37 fd       	sbrc	r19, 7
    26b8:	0a c0       	rjmp	.+20     	; 0x26ce <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    26ba:	cf 01       	movw	r24, r30
    26bc:	aa 27       	eor	r26, r26
    26be:	97 fd       	sbrc	r25, 7
    26c0:	a0 95       	com	r26
    26c2:	ba 2f       	mov	r27, r26
    26c4:	48 0f       	add	r20, r24
    26c6:	59 1f       	adc	r21, r25
    26c8:	6a 1f       	adc	r22, r26
    26ca:	7b 1f       	adc	r23, r27
    26cc:	09 c0       	rjmp	.+18     	; 0x26e0 <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    26ce:	cf 01       	movw	r24, r30
    26d0:	aa 27       	eor	r26, r26
    26d2:	97 fd       	sbrc	r25, 7
    26d4:	a0 95       	com	r26
    26d6:	ba 2f       	mov	r27, r26
    26d8:	48 1b       	sub	r20, r24
    26da:	59 0b       	sbc	r21, r25
    26dc:	6a 0b       	sbc	r22, r26
    26de:	7b 0b       	sbc	r23, r27
    26e0:	40 93 fe 03 	sts	0x03FE, r20
    26e4:	50 93 ff 03 	sts	0x03FF, r21
    26e8:	60 93 00 04 	sts	0x0400, r22
    26ec:	70 93 01 04 	sts	0x0401, r23
		}
	}

	if(compute_right_vel) {
    26f0:	80 91 08 02 	lds	r24, 0x0208
    26f4:	88 23       	and	r24, r24
    26f6:	09 f4       	brne	.+2      	; 0x26fa <handleMotorsWithNoController+0x96>
    26f8:	41 c0       	rjmp	.+130    	; 0x277c <handleMotorsWithNoController+0x118>
		last_right_vel = right_vel_sum>>2;
    26fa:	80 91 10 04 	lds	r24, 0x0410
    26fe:	90 91 11 04 	lds	r25, 0x0411
    2702:	96 95       	lsr	r25
    2704:	87 95       	ror	r24
    2706:	96 95       	lsr	r25
    2708:	87 95       	ror	r24
    270a:	90 93 15 04 	sts	0x0415, r25
    270e:	80 93 14 04 	sts	0x0414, r24
		compute_right_vel = 0;
    2712:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    2716:	10 92 11 04 	sts	0x0411, r1
    271a:	10 92 10 04 	sts	0x0410, r1

		if(pwm_right_desired >= 0) {
    271e:	20 91 1a 04 	lds	r18, 0x041A
    2722:	30 91 1b 04 	lds	r19, 0x041B
    2726:	fc 01       	movw	r30, r24
    2728:	43 e0       	ldi	r20, 0x03	; 3
    272a:	f5 95       	asr	r31
    272c:	e7 95       	ror	r30
    272e:	4a 95       	dec	r20
    2730:	e1 f7       	brne	.-8      	; 0x272a <handleMotorsWithNoController+0xc6>
    2732:	40 91 fa 03 	lds	r20, 0x03FA
    2736:	50 91 fb 03 	lds	r21, 0x03FB
    273a:	60 91 fc 03 	lds	r22, 0x03FC
    273e:	70 91 fd 03 	lds	r23, 0x03FD
    2742:	37 fd       	sbrc	r19, 7
    2744:	0a c0       	rjmp	.+20     	; 0x275a <handleMotorsWithNoController+0xf6>
			rightMotSteps += (last_right_vel>>3);
    2746:	cf 01       	movw	r24, r30
    2748:	aa 27       	eor	r26, r26
    274a:	97 fd       	sbrc	r25, 7
    274c:	a0 95       	com	r26
    274e:	ba 2f       	mov	r27, r26
    2750:	48 0f       	add	r20, r24
    2752:	59 1f       	adc	r21, r25
    2754:	6a 1f       	adc	r22, r26
    2756:	7b 1f       	adc	r23, r27
    2758:	09 c0       	rjmp	.+18     	; 0x276c <handleMotorsWithNoController+0x108>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    275a:	cf 01       	movw	r24, r30
    275c:	aa 27       	eor	r26, r26
    275e:	97 fd       	sbrc	r25, 7
    2760:	a0 95       	com	r26
    2762:	ba 2f       	mov	r27, r26
    2764:	48 1b       	sub	r20, r24
    2766:	59 0b       	sbc	r21, r25
    2768:	6a 0b       	sbc	r22, r26
    276a:	7b 0b       	sbc	r23, r27
    276c:	40 93 fa 03 	sts	0x03FA, r20
    2770:	50 93 fb 03 	sts	0x03FB, r21
    2774:	60 93 fc 03 	sts	0x03FC, r22
    2778:	70 93 fd 03 	sts	0x03FD, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    277c:	80 91 1a 04 	lds	r24, 0x041A
    2780:	90 91 1b 04 	lds	r25, 0x041B
    2784:	90 93 27 04 	sts	0x0427, r25
    2788:	80 93 26 04 	sts	0x0426, r24
	pwm_left_working = pwm_left_desired;
    278c:	80 91 1c 04 	lds	r24, 0x041C
    2790:	90 91 1d 04 	lds	r25, 0x041D
    2794:	90 93 29 04 	sts	0x0429, r25
    2798:	80 93 28 04 	sts	0x0428, r24
	if(obstacleAvoidanceEnabled) {
    279c:	80 91 61 05 	lds	r24, 0x0561
    27a0:	88 23       	and	r24, r24
    27a2:	31 f0       	breq	.+12     	; 0x27b0 <handleMotorsWithNoController+0x14c>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    27a4:	88 e2       	ldi	r24, 0x28	; 40
    27a6:	94 e0       	ldi	r25, 0x04	; 4
    27a8:	66 e2       	ldi	r22, 0x26	; 38
    27aa:	74 e0       	ldi	r23, 0x04	; 4
    27ac:	0e 94 ab 06 	call	0xd56	; 0xd56 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    27b0:	40 91 28 04 	lds	r20, 0x0428
    27b4:	50 91 29 04 	lds	r21, 0x0429
    27b8:	50 93 0d 04 	sts	0x040D, r21
    27bc:	40 93 0c 04 	sts	0x040C, r20
	pwm_right_desired_to_control = pwm_right_working;
    27c0:	20 91 26 04 	lds	r18, 0x0426
    27c4:	30 91 27 04 	lds	r19, 0x0427
    27c8:	30 93 0b 04 	sts	0x040B, r19
    27cc:	20 93 0a 04 	sts	0x040A, r18

	pwm_left = pwm_left_working;
    27d0:	50 93 19 04 	sts	0x0419, r21
    27d4:	40 93 18 04 	sts	0x0418, r20
	pwm_right = pwm_right_working;
    27d8:	30 93 17 04 	sts	0x0417, r19
    27dc:	20 93 16 04 	sts	0x0416, r18

	if(pwm_right > 0) {
    27e0:	12 16       	cp	r1, r18
    27e2:	13 06       	cpc	r1, r19
    27e4:	2c f4       	brge	.+10     	; 0x27f0 <handleMotorsWithNoController+0x18c>
		OCR3A = (unsigned int)pwm_right;
    27e6:	30 93 99 00 	sts	0x0099, r19
    27ea:	20 93 98 00 	sts	0x0098, r18
    27ee:	14 c0       	rjmp	.+40     	; 0x2818 <handleMotorsWithNoController+0x1b4>
	} else if(pwm_right < 0) {
    27f0:	21 15       	cp	r18, r1
    27f2:	31 05       	cpc	r19, r1
    27f4:	49 f0       	breq	.+18     	; 0x2808 <handleMotorsWithNoController+0x1a4>
		OCR3B = (unsigned int)(-pwm_right);
    27f6:	88 27       	eor	r24, r24
    27f8:	99 27       	eor	r25, r25
    27fa:	82 1b       	sub	r24, r18
    27fc:	93 0b       	sbc	r25, r19
    27fe:	90 93 9b 00 	sts	0x009B, r25
    2802:	80 93 9a 00 	sts	0x009A, r24
    2806:	08 c0       	rjmp	.+16     	; 0x2818 <handleMotorsWithNoController+0x1b4>
	} else {
		OCR3A = 0;
    2808:	10 92 99 00 	sts	0x0099, r1
    280c:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    2810:	10 92 9b 00 	sts	0x009B, r1
    2814:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    2818:	14 16       	cp	r1, r20
    281a:	15 06       	cpc	r1, r21
    281c:	2c f4       	brge	.+10     	; 0x2828 <handleMotorsWithNoController+0x1c4>
		OCR4A = (unsigned int)pwm_left;
    281e:	50 93 a9 00 	sts	0x00A9, r21
    2822:	40 93 a8 00 	sts	0x00A8, r20
    2826:	08 95       	ret
	} else if(pwm_left < 0) {
    2828:	41 15       	cp	r20, r1
    282a:	51 05       	cpc	r21, r1
    282c:	49 f0       	breq	.+18     	; 0x2840 <handleMotorsWithNoController+0x1dc>
		OCR4B =(unsigned int)( -pwm_left);
    282e:	88 27       	eor	r24, r24
    2830:	99 27       	eor	r25, r25
    2832:	84 1b       	sub	r24, r20
    2834:	95 0b       	sbc	r25, r21
    2836:	90 93 ab 00 	sts	0x00AB, r25
    283a:	80 93 aa 00 	sts	0x00AA, r24
    283e:	08 95       	ret
	} else {
		OCR4A = 0;
    2840:	10 92 a9 00 	sts	0x00A9, r1
    2844:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2848:	10 92 ab 00 	sts	0x00AB, r1
    284c:	10 92 aa 00 	sts	0x00AA, r1
    2850:	08 95       	ret

00002852 <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    2852:	80 91 1c 04 	lds	r24, 0x041C
    2856:	90 91 1d 04 	lds	r25, 0x041D
    285a:	90 93 29 04 	sts	0x0429, r25
    285e:	80 93 28 04 	sts	0x0428, r24
	pwm_right_working = pwm_right_desired;
    2862:	80 91 1a 04 	lds	r24, 0x041A
    2866:	90 91 1b 04 	lds	r25, 0x041B
    286a:	90 93 27 04 	sts	0x0427, r25
    286e:	80 93 26 04 	sts	0x0426, r24
	if(obstacleAvoidanceEnabled) {
    2872:	80 91 61 05 	lds	r24, 0x0561
    2876:	88 23       	and	r24, r24
    2878:	31 f0       	breq	.+12     	; 0x2886 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    287a:	88 e2       	ldi	r24, 0x28	; 40
    287c:	94 e0       	ldi	r25, 0x04	; 4
    287e:	66 e2       	ldi	r22, 0x26	; 38
    2880:	74 e0       	ldi	r23, 0x04	; 4
    2882:	0e 94 ab 06 	call	0xd56	; 0xd56 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2886:	e0 91 28 04 	lds	r30, 0x0428
    288a:	f0 91 29 04 	lds	r31, 0x0429
    288e:	f0 93 0d 04 	sts	0x040D, r31
    2892:	e0 93 0c 04 	sts	0x040C, r30
	pwm_right_desired_to_control = pwm_right_working;
    2896:	80 91 26 04 	lds	r24, 0x0426
    289a:	90 91 27 04 	lds	r25, 0x0427
    289e:	90 93 0b 04 	sts	0x040B, r25
    28a2:	80 93 0a 04 	sts	0x040A, r24

	if(compute_left_vel) {
    28a6:	80 91 07 02 	lds	r24, 0x0207
    28aa:	88 23       	and	r24, r24
    28ac:	09 f4       	brne	.+2      	; 0x28b0 <handleMotorsWithSpeedController+0x5e>
    28ae:	6e c0       	rjmp	.+220    	; 0x298c <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    28b0:	80 91 0e 04 	lds	r24, 0x040E
    28b4:	90 91 0f 04 	lds	r25, 0x040F
    28b8:	96 95       	lsr	r25
    28ba:	87 95       	ror	r24
    28bc:	96 95       	lsr	r25
    28be:	87 95       	ror	r24
    28c0:	90 93 13 04 	sts	0x0413, r25
    28c4:	80 93 12 04 	sts	0x0412, r24
		compute_left_vel = 0;
    28c8:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    28cc:	10 92 0f 04 	sts	0x040F, r1
    28d0:	10 92 0e 04 	sts	0x040E, r1
    28d4:	bc 01       	movw	r22, r24
    28d6:	83 e0       	ldi	r24, 0x03	; 3
    28d8:	75 95       	asr	r23
    28da:	67 95       	ror	r22
    28dc:	8a 95       	dec	r24
    28de:	e1 f7       	brne	.-8      	; 0x28d8 <handleMotorsWithSpeedController+0x86>
    28e0:	20 91 fe 03 	lds	r18, 0x03FE
    28e4:	30 91 ff 03 	lds	r19, 0x03FF
    28e8:	40 91 00 04 	lds	r20, 0x0400
    28ec:	50 91 01 04 	lds	r21, 0x0401

		if(pwm_left_desired_to_control >= 0) {
    28f0:	f7 fd       	sbrc	r31, 7
    28f2:	0a c0       	rjmp	.+20     	; 0x2908 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    28f4:	cb 01       	movw	r24, r22
    28f6:	aa 27       	eor	r26, r26
    28f8:	97 fd       	sbrc	r25, 7
    28fa:	a0 95       	com	r26
    28fc:	ba 2f       	mov	r27, r26
    28fe:	28 0f       	add	r18, r24
    2900:	39 1f       	adc	r19, r25
    2902:	4a 1f       	adc	r20, r26
    2904:	5b 1f       	adc	r21, r27
    2906:	09 c0       	rjmp	.+18     	; 0x291a <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2908:	cb 01       	movw	r24, r22
    290a:	aa 27       	eor	r26, r26
    290c:	97 fd       	sbrc	r25, 7
    290e:	a0 95       	com	r26
    2910:	ba 2f       	mov	r27, r26
    2912:	28 1b       	sub	r18, r24
    2914:	39 0b       	sbc	r19, r25
    2916:	4a 0b       	sbc	r20, r26
    2918:	5b 0b       	sbc	r21, r27
    291a:	20 93 fe 03 	sts	0x03FE, r18
    291e:	30 93 ff 03 	sts	0x03FF, r19
    2922:	40 93 00 04 	sts	0x0400, r20
    2926:	50 93 01 04 	sts	0x0401, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    292a:	80 91 16 02 	lds	r24, 0x0216
    292e:	81 30       	cpi	r24, 0x01	; 1
    2930:	29 f4       	brne	.+10     	; 0x293c <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    2932:	88 e2       	ldi	r24, 0x28	; 40
    2934:	94 e0       	ldi	r25, 0x04	; 4
    2936:	0e 94 06 1d 	call	0x3a0c	; 0x3a0c <start_horizontal_speed_control_left>
    293a:	04 c0       	rjmp	.+8      	; 0x2944 <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    293c:	88 e2       	ldi	r24, 0x28	; 40
    293e:	94 e0       	ldi	r25, 0x04	; 4
    2940:	0e 94 fe 19 	call	0x33fc	; 0x33fc <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    2944:	20 91 28 04 	lds	r18, 0x0428
    2948:	30 91 29 04 	lds	r19, 0x0429
    294c:	30 93 19 04 	sts	0x0419, r19
    2950:	20 93 18 04 	sts	0x0418, r18

		if(pwm_left > 0) {
    2954:	12 16       	cp	r1, r18
    2956:	13 06       	cpc	r1, r19
    2958:	2c f4       	brge	.+10     	; 0x2964 <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    295a:	30 93 a9 00 	sts	0x00A9, r19
    295e:	20 93 a8 00 	sts	0x00A8, r18
    2962:	14 c0       	rjmp	.+40     	; 0x298c <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    2964:	21 15       	cp	r18, r1
    2966:	31 05       	cpc	r19, r1
    2968:	49 f0       	breq	.+18     	; 0x297c <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    296a:	88 27       	eor	r24, r24
    296c:	99 27       	eor	r25, r25
    296e:	82 1b       	sub	r24, r18
    2970:	93 0b       	sbc	r25, r19
    2972:	90 93 ab 00 	sts	0x00AB, r25
    2976:	80 93 aa 00 	sts	0x00AA, r24
    297a:	08 c0       	rjmp	.+16     	; 0x298c <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    297c:	10 92 a9 00 	sts	0x00A9, r1
    2980:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    2984:	10 92 ab 00 	sts	0x00AB, r1
    2988:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    298c:	80 91 08 02 	lds	r24, 0x0208
    2990:	88 23       	and	r24, r24
    2992:	09 f4       	brne	.+2      	; 0x2996 <handleMotorsWithSpeedController+0x144>
    2994:	72 c0       	rjmp	.+228    	; 0x2a7a <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    2996:	80 91 10 04 	lds	r24, 0x0410
    299a:	90 91 11 04 	lds	r25, 0x0411
    299e:	96 95       	lsr	r25
    29a0:	87 95       	ror	r24
    29a2:	96 95       	lsr	r25
    29a4:	87 95       	ror	r24
    29a6:	90 93 15 04 	sts	0x0415, r25
    29aa:	80 93 14 04 	sts	0x0414, r24
		compute_right_vel = 0;
    29ae:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    29b2:	10 92 11 04 	sts	0x0411, r1
    29b6:	10 92 10 04 	sts	0x0410, r1

		if(pwm_right_desired_to_control >= 0) {
    29ba:	20 91 0a 04 	lds	r18, 0x040A
    29be:	30 91 0b 04 	lds	r19, 0x040B
    29c2:	fc 01       	movw	r30, r24
    29c4:	a3 e0       	ldi	r26, 0x03	; 3
    29c6:	f5 95       	asr	r31
    29c8:	e7 95       	ror	r30
    29ca:	aa 95       	dec	r26
    29cc:	e1 f7       	brne	.-8      	; 0x29c6 <handleMotorsWithSpeedController+0x174>
    29ce:	40 91 fa 03 	lds	r20, 0x03FA
    29d2:	50 91 fb 03 	lds	r21, 0x03FB
    29d6:	60 91 fc 03 	lds	r22, 0x03FC
    29da:	70 91 fd 03 	lds	r23, 0x03FD
    29de:	37 fd       	sbrc	r19, 7
    29e0:	0a c0       	rjmp	.+20     	; 0x29f6 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    29e2:	cf 01       	movw	r24, r30
    29e4:	aa 27       	eor	r26, r26
    29e6:	97 fd       	sbrc	r25, 7
    29e8:	a0 95       	com	r26
    29ea:	ba 2f       	mov	r27, r26
    29ec:	48 0f       	add	r20, r24
    29ee:	59 1f       	adc	r21, r25
    29f0:	6a 1f       	adc	r22, r26
    29f2:	7b 1f       	adc	r23, r27
    29f4:	09 c0       	rjmp	.+18     	; 0x2a08 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    29f6:	cf 01       	movw	r24, r30
    29f8:	aa 27       	eor	r26, r26
    29fa:	97 fd       	sbrc	r25, 7
    29fc:	a0 95       	com	r26
    29fe:	ba 2f       	mov	r27, r26
    2a00:	48 1b       	sub	r20, r24
    2a02:	59 0b       	sbc	r21, r25
    2a04:	6a 0b       	sbc	r22, r26
    2a06:	7b 0b       	sbc	r23, r27
    2a08:	40 93 fa 03 	sts	0x03FA, r20
    2a0c:	50 93 fb 03 	sts	0x03FB, r21
    2a10:	60 93 fc 03 	sts	0x03FC, r22
    2a14:	70 93 fd 03 	sts	0x03FD, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    2a18:	80 91 16 02 	lds	r24, 0x0216
    2a1c:	81 30       	cpi	r24, 0x01	; 1
    2a1e:	29 f4       	brne	.+10     	; 0x2a2a <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    2a20:	86 e2       	ldi	r24, 0x26	; 38
    2a22:	94 e0       	ldi	r25, 0x04	; 4
    2a24:	0e 94 34 1c 	call	0x3868	; 0x3868 <start_horizontal_speed_control_right>
    2a28:	04 c0       	rjmp	.+8      	; 0x2a32 <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    2a2a:	86 e2       	ldi	r24, 0x26	; 38
    2a2c:	94 e0       	ldi	r25, 0x04	; 4
    2a2e:	0e 94 19 1b 	call	0x3632	; 0x3632 <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    2a32:	20 91 26 04 	lds	r18, 0x0426
    2a36:	30 91 27 04 	lds	r19, 0x0427
    2a3a:	30 93 17 04 	sts	0x0417, r19
    2a3e:	20 93 16 04 	sts	0x0416, r18

		if(pwm_right > 0) {
    2a42:	12 16       	cp	r1, r18
    2a44:	13 06       	cpc	r1, r19
    2a46:	2c f4       	brge	.+10     	; 0x2a52 <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2a48:	30 93 99 00 	sts	0x0099, r19
    2a4c:	20 93 98 00 	sts	0x0098, r18
    2a50:	08 95       	ret
		} else if(pwm_right < 0) {
    2a52:	21 15       	cp	r18, r1
    2a54:	31 05       	cpc	r19, r1
    2a56:	49 f0       	breq	.+18     	; 0x2a6a <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    2a58:	88 27       	eor	r24, r24
    2a5a:	99 27       	eor	r25, r25
    2a5c:	82 1b       	sub	r24, r18
    2a5e:	93 0b       	sbc	r25, r19
    2a60:	90 93 9b 00 	sts	0x009B, r25
    2a64:	80 93 9a 00 	sts	0x009A, r24
    2a68:	08 95       	ret
		} else {
			OCR3A = 0;
    2a6a:	10 92 99 00 	sts	0x0099, r1
    2a6e:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    2a72:	10 92 9b 00 	sts	0x009B, r1
    2a76:	10 92 9a 00 	sts	0x009A, r1
    2a7a:	08 95       	ret

00002a7c <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2a7c:	85 b7       	in	r24, 0x35	; 53
    2a7e:	80 61       	ori	r24, 0x10	; 16
    2a80:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    2a82:	9f ef       	ldi	r25, 0xFF	; 255
    2a84:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2a86:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2a88:	87 ef       	ldi	r24, 0xF7	; 247
    2a8a:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2a8c:	80 ee       	ldi	r24, 0xE0	; 224
    2a8e:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    2a90:	80 ef       	ldi	r24, 0xF0	; 240
    2a92:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    2a94:	80 eb       	ldi	r24, 0xB0	; 176
    2a96:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    2a98:	8c ef       	ldi	r24, 0xFC	; 252
    2a9a:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    2a9c:	83 e0       	ldi	r24, 0x03	; 3
    2a9e:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    2aa0:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2aa2:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    2aa4:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    2aa6:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    2aa8:	90 91 60 05 	lds	r25, 0x0560
    2aac:	99 23       	and	r25, r25
    2aae:	11 f0       	breq	.+4      	; 0x2ab4 <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2ab0:	91 30       	cpi	r25, 0x01	; 1
    2ab2:	11 f4       	brne	.+4      	; 0x2ab8 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    2ab4:	14 ba       	out	0x14, r1	; 20
    2ab6:	04 c0       	rjmp	.+8      	; 0x2ac0 <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    2ab8:	92 30       	cpi	r25, 0x02	; 2
    2aba:	11 f4       	brne	.+4      	; 0x2ac0 <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2abc:	88 e0       	ldi	r24, 0x08	; 8
    2abe:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    2ac0:	8f ef       	ldi	r24, 0xFF	; 255
    2ac2:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2ac6:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2aca:	8f e0       	ldi	r24, 0x0F	; 15
    2acc:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    2ad0:	99 23       	and	r25, r25
    2ad2:	29 f4       	brne	.+10     	; 0x2ade <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    2ad4:	80 91 05 01 	lds	r24, 0x0105
    2ad8:	10 92 05 01 	sts	0x0105, r1
    2adc:	06 c0       	rjmp	.+12     	; 0x2aea <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2ade:	91 30       	cpi	r25, 0x01	; 1
    2ae0:	11 f0       	breq	.+4      	; 0x2ae6 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    2ae2:	92 30       	cpi	r25, 0x02	; 2
    2ae4:	11 f4       	brne	.+4      	; 0x2aea <initPortsIO+0x6e>
		PORTJ = 0x0F;
    2ae6:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    2aea:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    2aee:	8f ef       	ldi	r24, 0xFF	; 255
    2af0:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    2af4:	99 23       	and	r25, r25
    2af6:	11 f0       	breq	.+4      	; 0x2afc <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    2af8:	91 30       	cpi	r25, 0x01	; 1
    2afa:	19 f4       	brne	.+6      	; 0x2b02 <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    2afc:	10 92 0b 01 	sts	0x010B, r1
    2b00:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    2b02:	92 30       	cpi	r25, 0x02	; 2
    2b04:	19 f4       	brne	.+6      	; 0x2b0c <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    2b06:	87 ef       	ldi	r24, 0xF7	; 247
    2b08:	80 93 0b 01 	sts	0x010B, r24
    2b0c:	08 95       	ret

00002b0e <computeAngle>:

	}

}

void computeAngle() {
    2b0e:	ef 92       	push	r14
    2b10:	ff 92       	push	r15
    2b12:	0f 93       	push	r16
    2b14:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    2b16:	80 91 42 05 	lds	r24, 0x0542
    2b1a:	90 91 43 05 	lds	r25, 0x0543
    2b1e:	97 ff       	sbrs	r25, 7
    2b20:	03 c0       	rjmp	.+6      	; 0x2b28 <computeAngle+0x1a>
    2b22:	90 95       	com	r25
    2b24:	81 95       	neg	r24
    2b26:	9f 4f       	sbci	r25, 0xFF	; 255
    2b28:	40 97       	sbiw	r24, 0x10	; 16
    2b2a:	20 f4       	brcc	.+8      	; 0x2b34 <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    2b2c:	81 e0       	ldi	r24, 0x01	; 1
    2b2e:	80 93 15 02 	sts	0x0215, r24
    2b32:	02 c0       	rjmp	.+4      	; 0x2b38 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    2b34:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    2b38:	80 91 14 02 	lds	r24, 0x0214
    2b3c:	90 91 15 02 	lds	r25, 0x0215
    2b40:	89 17       	cp	r24, r25
    2b42:	61 f4       	brne	.+24     	; 0x2b5c <computeAngle+0x4e>
		timesInSamePos++;
    2b44:	80 91 52 05 	lds	r24, 0x0552
    2b48:	8f 5f       	subi	r24, 0xFF	; 255
    2b4a:	80 93 52 05 	sts	0x0552, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2b4e:	85 30       	cpi	r24, 0x05	; 5
    2b50:	38 f0       	brcs	.+14     	; 0x2b60 <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    2b52:	10 92 52 05 	sts	0x0552, r1
			robotPosition = currPosition;
    2b56:	90 93 16 02 	sts	0x0216, r25
    2b5a:	02 c0       	rjmp	.+4      	; 0x2b60 <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    2b5c:	10 92 52 05 	sts	0x0552, r1
	}
	prevPosition = currPosition;
    2b60:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    2b64:	60 91 3e 05 	lds	r22, 0x053E
    2b68:	70 91 3f 05 	lds	r23, 0x053F
    2b6c:	88 27       	eor	r24, r24
    2b6e:	77 fd       	sbrc	r23, 7
    2b70:	80 95       	com	r24
    2b72:	98 2f       	mov	r25, r24
    2b74:	0e 94 63 2c 	call	0x58c6	; 0x58c6 <__floatsisf>
    2b78:	7b 01       	movw	r14, r22
    2b7a:	8c 01       	movw	r16, r24
    2b7c:	60 91 40 05 	lds	r22, 0x0540
    2b80:	70 91 41 05 	lds	r23, 0x0541
    2b84:	88 27       	eor	r24, r24
    2b86:	77 fd       	sbrc	r23, 7
    2b88:	80 95       	com	r24
    2b8a:	98 2f       	mov	r25, r24
    2b8c:	0e 94 63 2c 	call	0x58c6	; 0x58c6 <__floatsisf>
    2b90:	9b 01       	movw	r18, r22
    2b92:	ac 01       	movw	r20, r24
    2b94:	c8 01       	movw	r24, r16
    2b96:	b7 01       	movw	r22, r14
    2b98:	0e 94 ec 2f 	call	0x5fd8	; 0x5fd8 <atan2>
    2b9c:	21 ee       	ldi	r18, 0xE1	; 225
    2b9e:	3e e2       	ldi	r19, 0x2E	; 46
    2ba0:	45 e6       	ldi	r20, 0x65	; 101
    2ba2:	52 e4       	ldi	r21, 0x42	; 66
    2ba4:	0e 94 69 2b 	call	0x56d2	; 0x56d2 <__mulsf3>
    2ba8:	0e 94 c1 2c 	call	0x5982	; 0x5982 <__fixsfsi>
    2bac:	cb 01       	movw	r24, r22
    2bae:	70 93 51 05 	sts	0x0551, r23
    2bb2:	60 93 50 05 	sts	0x0550, r22

	if(currentAngle < 0) {
    2bb6:	77 ff       	sbrs	r23, 7
    2bb8:	06 c0       	rjmp	.+12     	; 0x2bc6 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2bba:	88 59       	subi	r24, 0x98	; 152
    2bbc:	9e 4f       	sbci	r25, 0xFE	; 254
    2bbe:	90 93 51 05 	sts	0x0551, r25
    2bc2:	80 93 50 05 	sts	0x0550, r24
	}

}
    2bc6:	1f 91       	pop	r17
    2bc8:	0f 91       	pop	r16
    2bca:	ff 90       	pop	r15
    2bcc:	ef 90       	pop	r14
    2bce:	08 95       	ret

00002bd0 <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    2bd0:	80 91 3d 05 	lds	r24, 0x053D
    2bd4:	88 23       	and	r24, r24
    2bd6:	09 f0       	breq	.+2      	; 0x2bda <readAccelXYZ_2+0xa>
    2bd8:	70 c0       	rjmp	.+224    	; 0x2cba <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2bda:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2bde:	80 93 55 05 	sts	0x0555, r24
    2be2:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2be6:	80 93 56 05 	sts	0x0556, r24
    2bea:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2bee:	80 93 57 05 	sts	0x0557, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2bf2:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <i2c_readNak>
    2bf6:	80 93 58 05 	sts	0x0558, r24
		i2c_stop();													// set stop conditon = release bus
    2bfa:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2bfe:	80 91 6e 0b 	lds	r24, 0x0B6E
    2c02:	40 91 56 05 	lds	r20, 0x0556
    2c06:	70 91 55 05 	lds	r23, 0x0555
    2c0a:	50 91 58 05 	lds	r21, 0x0558
    2c0e:	60 91 57 05 	lds	r22, 0x0557
    2c12:	88 23       	and	r24, r24
    2c14:	19 f1       	breq	.+70     	; 0x2c5c <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2c16:	80 91 54 05 	lds	r24, 0x0554
    2c1a:	99 27       	eor	r25, r25
    2c1c:	87 fd       	sbrc	r24, 7
    2c1e:	90 95       	com	r25
    2c20:	98 2f       	mov	r25, r24
    2c22:	88 27       	eor	r24, r24
    2c24:	20 91 53 05 	lds	r18, 0x0553
    2c28:	33 27       	eor	r19, r19
    2c2a:	27 fd       	sbrc	r18, 7
    2c2c:	30 95       	com	r19
    2c2e:	82 2b       	or	r24, r18
    2c30:	93 2b       	or	r25, r19
    2c32:	90 93 3f 05 	sts	0x053F, r25
    2c36:	80 93 3e 05 	sts	0x053E, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2c3a:	84 2f       	mov	r24, r20
    2c3c:	99 27       	eor	r25, r25
    2c3e:	87 fd       	sbrc	r24, 7
    2c40:	90 95       	com	r25
    2c42:	98 2f       	mov	r25, r24
    2c44:	88 27       	eor	r24, r24
    2c46:	27 2f       	mov	r18, r23
    2c48:	33 27       	eor	r19, r19
    2c4a:	27 fd       	sbrc	r18, 7
    2c4c:	30 95       	com	r19
    2c4e:	82 2b       	or	r24, r18
    2c50:	93 2b       	or	r25, r19
    2c52:	90 93 41 05 	sts	0x0541, r25
    2c56:	80 93 40 05 	sts	0x0540, r24
    2c5a:	6d c0       	rjmp	.+218    	; 0x2d36 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2c5c:	20 91 54 05 	lds	r18, 0x0554
    2c60:	33 27       	eor	r19, r19
    2c62:	27 fd       	sbrc	r18, 7
    2c64:	30 95       	com	r19
    2c66:	32 2f       	mov	r19, r18
    2c68:	22 27       	eor	r18, r18
    2c6a:	80 91 53 05 	lds	r24, 0x0553
    2c6e:	99 27       	eor	r25, r25
    2c70:	87 fd       	sbrc	r24, 7
    2c72:	90 95       	com	r25
    2c74:	28 2b       	or	r18, r24
    2c76:	39 2b       	or	r19, r25
    2c78:	80 91 44 05 	lds	r24, 0x0544
    2c7c:	90 91 45 05 	lds	r25, 0x0545
    2c80:	28 1b       	sub	r18, r24
    2c82:	39 0b       	sbc	r19, r25
    2c84:	30 93 3f 05 	sts	0x053F, r19
    2c88:	20 93 3e 05 	sts	0x053E, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2c8c:	84 2f       	mov	r24, r20
    2c8e:	99 27       	eor	r25, r25
    2c90:	87 fd       	sbrc	r24, 7
    2c92:	90 95       	com	r25
    2c94:	98 2f       	mov	r25, r24
    2c96:	88 27       	eor	r24, r24
    2c98:	27 2f       	mov	r18, r23
    2c9a:	33 27       	eor	r19, r19
    2c9c:	27 fd       	sbrc	r18, 7
    2c9e:	30 95       	com	r19
    2ca0:	82 2b       	or	r24, r18
    2ca2:	93 2b       	or	r25, r19
    2ca4:	20 91 46 05 	lds	r18, 0x0546
    2ca8:	30 91 47 05 	lds	r19, 0x0547
    2cac:	82 1b       	sub	r24, r18
    2cae:	93 0b       	sbc	r25, r19
    2cb0:	90 93 41 05 	sts	0x0541, r25
    2cb4:	80 93 40 05 	sts	0x0540, r24
    2cb8:	7a c0       	rjmp	.+244    	; 0x2dae <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2cba:	81 30       	cpi	r24, 0x01	; 1
    2cbc:	09 f0       	breq	.+2      	; 0x2cc0 <readAccelXYZ_2+0xf0>
    2cbe:	8e c0       	rjmp	.+284    	; 0x2ddc <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2cc0:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2cc4:	80 93 56 05 	sts	0x0556, r24
    2cc8:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2ccc:	80 93 57 05 	sts	0x0557, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    2cd0:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <i2c_readNak>
    2cd4:	80 93 58 05 	sts	0x0558, r24
		i2c_stop();													// set stop conditon = release bus
    2cd8:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2cdc:	80 91 6e 0b 	lds	r24, 0x0B6E
    2ce0:	40 91 56 05 	lds	r20, 0x0556
    2ce4:	50 91 58 05 	lds	r21, 0x0558
    2ce8:	60 91 57 05 	lds	r22, 0x0557
    2cec:	88 23       	and	r24, r24
    2cee:	81 f1       	breq	.+96     	; 0x2d50 <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    2cf0:	80 91 54 05 	lds	r24, 0x0554
    2cf4:	99 27       	eor	r25, r25
    2cf6:	87 fd       	sbrc	r24, 7
    2cf8:	90 95       	com	r25
    2cfa:	98 2f       	mov	r25, r24
    2cfc:	88 27       	eor	r24, r24
    2cfe:	20 91 53 05 	lds	r18, 0x0553
    2d02:	33 27       	eor	r19, r19
    2d04:	27 fd       	sbrc	r18, 7
    2d06:	30 95       	com	r19
    2d08:	82 2b       	or	r24, r18
    2d0a:	93 2b       	or	r25, r19
    2d0c:	90 93 3f 05 	sts	0x053F, r25
    2d10:	80 93 3e 05 	sts	0x053E, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    2d14:	24 2f       	mov	r18, r20
    2d16:	33 27       	eor	r19, r19
    2d18:	27 fd       	sbrc	r18, 7
    2d1a:	30 95       	com	r19
    2d1c:	32 2f       	mov	r19, r18
    2d1e:	22 27       	eor	r18, r18
    2d20:	80 91 55 05 	lds	r24, 0x0555
    2d24:	99 27       	eor	r25, r25
    2d26:	87 fd       	sbrc	r24, 7
    2d28:	90 95       	com	r25
    2d2a:	28 2b       	or	r18, r24
    2d2c:	39 2b       	or	r19, r25
    2d2e:	30 93 41 05 	sts	0x0541, r19
    2d32:	20 93 40 05 	sts	0x0540, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    2d36:	85 2f       	mov	r24, r21
    2d38:	99 27       	eor	r25, r25
    2d3a:	87 fd       	sbrc	r24, 7
    2d3c:	90 95       	com	r25
    2d3e:	98 2f       	mov	r25, r24
    2d40:	88 27       	eor	r24, r24
    2d42:	26 2f       	mov	r18, r22
    2d44:	33 27       	eor	r19, r19
    2d46:	27 fd       	sbrc	r18, 7
    2d48:	30 95       	com	r19
    2d4a:	82 2b       	or	r24, r18
    2d4c:	93 2b       	or	r25, r19
    2d4e:	41 c0       	rjmp	.+130    	; 0x2dd2 <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2d50:	20 91 54 05 	lds	r18, 0x0554
    2d54:	33 27       	eor	r19, r19
    2d56:	27 fd       	sbrc	r18, 7
    2d58:	30 95       	com	r19
    2d5a:	32 2f       	mov	r19, r18
    2d5c:	22 27       	eor	r18, r18
    2d5e:	80 91 53 05 	lds	r24, 0x0553
    2d62:	99 27       	eor	r25, r25
    2d64:	87 fd       	sbrc	r24, 7
    2d66:	90 95       	com	r25
    2d68:	28 2b       	or	r18, r24
    2d6a:	39 2b       	or	r19, r25
    2d6c:	80 91 44 05 	lds	r24, 0x0544
    2d70:	90 91 45 05 	lds	r25, 0x0545
    2d74:	28 1b       	sub	r18, r24
    2d76:	39 0b       	sbc	r19, r25
    2d78:	30 93 3f 05 	sts	0x053F, r19
    2d7c:	20 93 3e 05 	sts	0x053E, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2d80:	24 2f       	mov	r18, r20
    2d82:	33 27       	eor	r19, r19
    2d84:	27 fd       	sbrc	r18, 7
    2d86:	30 95       	com	r19
    2d88:	32 2f       	mov	r19, r18
    2d8a:	22 27       	eor	r18, r18
    2d8c:	80 91 55 05 	lds	r24, 0x0555
    2d90:	99 27       	eor	r25, r25
    2d92:	87 fd       	sbrc	r24, 7
    2d94:	90 95       	com	r25
    2d96:	28 2b       	or	r18, r24
    2d98:	39 2b       	or	r19, r25
    2d9a:	80 91 46 05 	lds	r24, 0x0546
    2d9e:	90 91 47 05 	lds	r25, 0x0547
    2da2:	28 1b       	sub	r18, r24
    2da4:	39 0b       	sbc	r19, r25
    2da6:	30 93 41 05 	sts	0x0541, r19
    2daa:	20 93 40 05 	sts	0x0540, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2dae:	85 2f       	mov	r24, r21
    2db0:	99 27       	eor	r25, r25
    2db2:	87 fd       	sbrc	r24, 7
    2db4:	90 95       	com	r25
    2db6:	98 2f       	mov	r25, r24
    2db8:	88 27       	eor	r24, r24
    2dba:	26 2f       	mov	r18, r22
    2dbc:	33 27       	eor	r19, r19
    2dbe:	27 fd       	sbrc	r18, 7
    2dc0:	30 95       	com	r19
    2dc2:	82 2b       	or	r24, r18
    2dc4:	93 2b       	or	r25, r19
    2dc6:	20 91 48 05 	lds	r18, 0x0548
    2dca:	30 91 49 05 	lds	r19, 0x0549
    2dce:	82 1b       	sub	r24, r18
    2dd0:	93 0b       	sbc	r25, r19
    2dd2:	90 93 43 05 	sts	0x0543, r25
    2dd6:	80 93 42 05 	sts	0x0542, r24
    2dda:	08 95       	ret
		}

	} else {

		accX = 0;
    2ddc:	10 92 3f 05 	sts	0x053F, r1
    2de0:	10 92 3e 05 	sts	0x053E, r1
		accY = 0;
    2de4:	10 92 41 05 	sts	0x0541, r1
    2de8:	10 92 40 05 	sts	0x0540, r1
		accZ = 0;
    2dec:	10 92 43 05 	sts	0x0543, r1
    2df0:	10 92 42 05 	sts	0x0542, r1
    2df4:	08 95       	ret

00002df6 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2df6:	80 91 13 02 	lds	r24, 0x0213
    2dfa:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2dfe:	88 23       	and	r24, r24
    2e00:	e1 f4       	brne	.+56     	; 0x2e3a <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    2e02:	8d e2       	ldi	r24, 0x2D	; 45
    2e04:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_write(0x08);	// measurement mode
    2e08:	88 e0       	ldi	r24, 0x08	; 8
    2e0a:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2e0e:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2e12:	80 91 13 02 	lds	r24, 0x0213
    2e16:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2e1a:	88 23       	and	r24, r24
    2e1c:	71 f4       	brne	.+28     	; 0x2e3a <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    2e1e:	81 e3       	ldi	r24, 0x31	; 49
    2e20:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    2e24:	80 e0       	ldi	r24, 0x00	; 0
    2e26:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2e2a:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2e2e:	80 91 13 02 	lds	r24, 0x0213
    2e32:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2e36:	88 23       	and	r24, r24
    2e38:	21 f0       	breq	.+8      	; 0x2e42 <initADXL345+0x4c>
        i2c_stop();
    2e3a:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    2e3e:	81 e0       	ldi	r24, 0x01	; 1
    2e40:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    2e42:	8c e2       	ldi	r24, 0x2C	; 44
    2e44:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2e48:	89 e0       	ldi	r24, 0x09	; 9
    2e4a:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2e4e:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    2e52:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    2e54:	08 95       	ret

00002e56 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2e56:	80 91 13 02 	lds	r24, 0x0213
    2e5a:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2e5e:	88 23       	and	r24, r24
    2e60:	21 f0       	breq	.+8      	; 0x2e6a <initMMA7455L+0x14>
        i2c_stop();
    2e62:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    2e66:	81 e0       	ldi	r24, 0x01	; 1
    2e68:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2e6a:	86 e1       	ldi	r24, 0x16	; 22
    2e6c:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    2e70:	85 e4       	ldi	r24, 0x45	; 69
    2e72:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2e76:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>
    2e7a:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2e7c:	08 95       	ret

00002e7e <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2e7e:	80 91 3d 05 	lds	r24, 0x053D
    2e82:	88 23       	and	r24, r24
    2e84:	a9 f4       	brne	.+42     	; 0x2eb0 <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2e86:	80 91 13 02 	lds	r24, 0x0213
    2e8a:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2e8e:	80 e0       	ldi	r24, 0x00	; 0
    2e90:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2e94:	80 91 13 02 	lds	r24, 0x0213
    2e98:	8f 5f       	subi	r24, 0xFF	; 255
    2e9a:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2e9e:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2ea2:	80 93 53 05 	sts	0x0553, r24
    2ea6:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2eaa:	80 93 54 05 	sts	0x0554, r24
    2eae:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    2eb0:	81 30       	cpi	r24, 0x01	; 1
    2eb2:	c9 f4       	brne	.+50     	; 0x2ee6 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2eb4:	80 91 13 02 	lds	r24, 0x0213
    2eb8:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2ebc:	82 e3       	ldi	r24, 0x32	; 50
    2ebe:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2ec2:	80 91 13 02 	lds	r24, 0x0213
    2ec6:	8f 5f       	subi	r24, 0xFF	; 255
    2ec8:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2ecc:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2ed0:	80 93 53 05 	sts	0x0553, r24
    2ed4:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2ed8:	80 93 54 05 	sts	0x0554, r24
    2edc:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2ee0:	80 93 55 05 	sts	0x0555, r24
    2ee4:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    2ee6:	10 92 3f 05 	sts	0x053F, r1
    2eea:	10 92 3e 05 	sts	0x053E, r1
		accY = 0;
    2eee:	10 92 41 05 	sts	0x0541, r1
    2ef2:	10 92 40 05 	sts	0x0540, r1
		accZ = 0;
    2ef6:	10 92 43 05 	sts	0x0543, r1
    2efa:	10 92 42 05 	sts	0x0542, r1
    2efe:	08 95       	ret

00002f00 <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    2f00:	ef 92       	push	r14
    2f02:	ff 92       	push	r15
    2f04:	0f 93       	push	r16
    2f06:	1f 93       	push	r17
    2f08:	df 93       	push	r29
    2f0a:	cf 93       	push	r28
    2f0c:	00 d0       	rcall	.+0      	; 0x2f0e <readAccelXYZ+0xe>
    2f0e:	00 d0       	rcall	.+0      	; 0x2f10 <readAccelXYZ+0x10>
    2f10:	cd b7       	in	r28, 0x3d	; 61
    2f12:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    2f14:	80 91 3d 05 	lds	r24, 0x053D
    2f18:	88 23       	and	r24, r24
    2f1a:	71 f5       	brne	.+92     	; 0x2f78 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2f1c:	80 91 13 02 	lds	r24, 0x0213
    2f20:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2f24:	80 e0       	ldi	r24, 0x00	; 0
    2f26:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2f2a:	80 91 13 02 	lds	r24, 0x0213
    2f2e:	8f 5f       	subi	r24, 0xFF	; 255
    2f30:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <i2c_rep_start>
    2f34:	8e 01       	movw	r16, r28
    2f36:	0f 5f       	subi	r16, 0xFF	; 255
    2f38:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2f3a:	96 e0       	ldi	r25, 0x06	; 6
    2f3c:	e9 2e       	mov	r14, r25
    2f3e:	f1 2c       	mov	r15, r1
    2f40:	ec 0e       	add	r14, r28
    2f42:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2f44:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2f48:	f8 01       	movw	r30, r16
    2f4a:	81 93       	st	Z+, r24
    2f4c:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2f4e:	ee 15       	cp	r30, r14
    2f50:	ff 05       	cpc	r31, r15
    2f52:	c1 f7       	brne	.-16     	; 0x2f44 <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2f54:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <i2c_readNak>
    2f58:	18 2f       	mov	r17, r24
    2f5a:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2f5c:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2f60:	80 91 6e 0b 	lds	r24, 0x0B6E
    2f64:	9a 81       	ldd	r25, Y+2	; 0x02
    2f66:	29 81       	ldd	r18, Y+1	; 0x01
    2f68:	4c 81       	ldd	r20, Y+4	; 0x04
    2f6a:	5b 81       	ldd	r21, Y+3	; 0x03
    2f6c:	61 2f       	mov	r22, r17
    2f6e:	77 27       	eor	r23, r23
    2f70:	67 fd       	sbrc	r22, 7
    2f72:	70 95       	com	r23
    2f74:	ed 81       	ldd	r30, Y+5	; 0x05
    2f76:	30 c0       	rjmp	.+96     	; 0x2fd8 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2f78:	81 30       	cpi	r24, 0x01	; 1
    2f7a:	09 f0       	breq	.+2      	; 0x2f7e <readAccelXYZ+0x7e>
    2f7c:	95 c0       	rjmp	.+298    	; 0x30a8 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2f7e:	80 91 13 02 	lds	r24, 0x0213
    2f82:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2f86:	82 e3       	ldi	r24, 0x32	; 50
    2f88:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2f8c:	80 91 13 02 	lds	r24, 0x0213
    2f90:	8f 5f       	subi	r24, 0xFF	; 255
    2f92:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <i2c_rep_start>
    2f96:	8e 01       	movw	r16, r28
    2f98:	0f 5f       	subi	r16, 0xFF	; 255
    2f9a:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2f9c:	86 e0       	ldi	r24, 0x06	; 6
    2f9e:	e8 2e       	mov	r14, r24
    2fa0:	f1 2c       	mov	r15, r1
    2fa2:	ec 0e       	add	r14, r28
    2fa4:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2fa6:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    2faa:	f8 01       	movw	r30, r16
    2fac:	81 93       	st	Z+, r24
    2fae:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2fb0:	ee 15       	cp	r30, r14
    2fb2:	ff 05       	cpc	r31, r15
    2fb4:	c1 f7       	brne	.-16     	; 0x2fa6 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2fb6:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <i2c_readNak>
    2fba:	18 2f       	mov	r17, r24
    2fbc:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2fbe:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2fc2:	80 91 6e 0b 	lds	r24, 0x0B6E
    2fc6:	9a 81       	ldd	r25, Y+2	; 0x02
    2fc8:	29 81       	ldd	r18, Y+1	; 0x01
    2fca:	4c 81       	ldd	r20, Y+4	; 0x04
    2fcc:	5b 81       	ldd	r21, Y+3	; 0x03
    2fce:	ed 81       	ldd	r30, Y+5	; 0x05
    2fd0:	61 2f       	mov	r22, r17
    2fd2:	77 27       	eor	r23, r23
    2fd4:	67 fd       	sbrc	r22, 7
    2fd6:	70 95       	com	r23
    2fd8:	88 23       	and	r24, r24
    2fda:	41 f1       	breq	.+80     	; 0x302c <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2fdc:	89 2f       	mov	r24, r25
    2fde:	99 27       	eor	r25, r25
    2fe0:	87 fd       	sbrc	r24, 7
    2fe2:	90 95       	com	r25
    2fe4:	98 2f       	mov	r25, r24
    2fe6:	88 27       	eor	r24, r24
    2fe8:	33 27       	eor	r19, r19
    2fea:	27 fd       	sbrc	r18, 7
    2fec:	30 95       	com	r19
    2fee:	82 2b       	or	r24, r18
    2ff0:	93 2b       	or	r25, r19
    2ff2:	90 93 3f 05 	sts	0x053F, r25
    2ff6:	80 93 3e 05 	sts	0x053E, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2ffa:	84 2f       	mov	r24, r20
    2ffc:	99 27       	eor	r25, r25
    2ffe:	87 fd       	sbrc	r24, 7
    3000:	90 95       	com	r25
    3002:	98 2f       	mov	r25, r24
    3004:	88 27       	eor	r24, r24
    3006:	25 2f       	mov	r18, r21
    3008:	33 27       	eor	r19, r19
    300a:	27 fd       	sbrc	r18, 7
    300c:	30 95       	com	r19
    300e:	82 2b       	or	r24, r18
    3010:	93 2b       	or	r25, r19
    3012:	90 93 41 05 	sts	0x0541, r25
    3016:	80 93 40 05 	sts	0x0540, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    301a:	96 2f       	mov	r25, r22
    301c:	88 27       	eor	r24, r24
    301e:	2e 2f       	mov	r18, r30
    3020:	33 27       	eor	r19, r19
    3022:	27 fd       	sbrc	r18, 7
    3024:	30 95       	com	r19
    3026:	82 2b       	or	r24, r18
    3028:	93 2b       	or	r25, r19
    302a:	39 c0       	rjmp	.+114    	; 0x309e <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    302c:	89 2f       	mov	r24, r25
    302e:	99 27       	eor	r25, r25
    3030:	87 fd       	sbrc	r24, 7
    3032:	90 95       	com	r25
    3034:	98 2f       	mov	r25, r24
    3036:	88 27       	eor	r24, r24
    3038:	33 27       	eor	r19, r19
    303a:	27 fd       	sbrc	r18, 7
    303c:	30 95       	com	r19
    303e:	82 2b       	or	r24, r18
    3040:	93 2b       	or	r25, r19
    3042:	20 91 44 05 	lds	r18, 0x0544
    3046:	30 91 45 05 	lds	r19, 0x0545
    304a:	82 1b       	sub	r24, r18
    304c:	93 0b       	sbc	r25, r19
    304e:	90 93 3f 05 	sts	0x053F, r25
    3052:	80 93 3e 05 	sts	0x053E, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    3056:	84 2f       	mov	r24, r20
    3058:	99 27       	eor	r25, r25
    305a:	87 fd       	sbrc	r24, 7
    305c:	90 95       	com	r25
    305e:	98 2f       	mov	r25, r24
    3060:	88 27       	eor	r24, r24
    3062:	25 2f       	mov	r18, r21
    3064:	33 27       	eor	r19, r19
    3066:	27 fd       	sbrc	r18, 7
    3068:	30 95       	com	r19
    306a:	82 2b       	or	r24, r18
    306c:	93 2b       	or	r25, r19
    306e:	20 91 46 05 	lds	r18, 0x0546
    3072:	30 91 47 05 	lds	r19, 0x0547
    3076:	82 1b       	sub	r24, r18
    3078:	93 0b       	sbc	r25, r19
    307a:	90 93 41 05 	sts	0x0541, r25
    307e:	80 93 40 05 	sts	0x0540, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    3082:	96 2f       	mov	r25, r22
    3084:	88 27       	eor	r24, r24
    3086:	2e 2f       	mov	r18, r30
    3088:	33 27       	eor	r19, r19
    308a:	27 fd       	sbrc	r18, 7
    308c:	30 95       	com	r19
    308e:	82 2b       	or	r24, r18
    3090:	93 2b       	or	r25, r19
    3092:	20 91 48 05 	lds	r18, 0x0548
    3096:	30 91 49 05 	lds	r19, 0x0549
    309a:	82 1b       	sub	r24, r18
    309c:	93 0b       	sbc	r25, r19
    309e:	90 93 43 05 	sts	0x0543, r25
    30a2:	80 93 42 05 	sts	0x0542, r24
    30a6:	0c c0       	rjmp	.+24     	; 0x30c0 <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    30a8:	10 92 3f 05 	sts	0x053F, r1
    30ac:	10 92 3e 05 	sts	0x053E, r1
		accY = 0;
    30b0:	10 92 41 05 	sts	0x0541, r1
    30b4:	10 92 40 05 	sts	0x0540, r1
		accZ = 0;
    30b8:	10 92 43 05 	sts	0x0543, r1
    30bc:	10 92 42 05 	sts	0x0542, r1

	}

}
    30c0:	26 96       	adiw	r28, 0x06	; 6
    30c2:	0f b6       	in	r0, 0x3f	; 63
    30c4:	f8 94       	cli
    30c6:	de bf       	out	0x3e, r29	; 62
    30c8:	0f be       	out	0x3f, r0	; 63
    30ca:	cd bf       	out	0x3d, r28	; 61
    30cc:	cf 91       	pop	r28
    30ce:	df 91       	pop	r29
    30d0:	1f 91       	pop	r17
    30d2:	0f 91       	pop	r16
    30d4:	ff 90       	pop	r15
    30d6:	ef 90       	pop	r14
    30d8:	08 95       	ret

000030da <readAccelXY>:

	return 0;

}

void readAccelXY() {
    30da:	ef 92       	push	r14
    30dc:	ff 92       	push	r15
    30de:	0f 93       	push	r16
    30e0:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    30e2:	80 91 3d 05 	lds	r24, 0x053D
    30e6:	88 23       	and	r24, r24
    30e8:	31 f4       	brne	.+12     	; 0x30f6 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    30ea:	80 91 13 02 	lds	r24, 0x0213
    30ee:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    30f2:	80 e0       	ldi	r24, 0x00	; 0
    30f4:	08 c0       	rjmp	.+16     	; 0x3106 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    30f6:	81 30       	cpi	r24, 0x01	; 1
    30f8:	09 f0       	breq	.+2      	; 0x30fc <readAccelXY+0x22>
    30fa:	58 c0       	rjmp	.+176    	; 0x31ac <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    30fc:	80 91 13 02 	lds	r24, 0x0213
    3100:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    3104:	82 e3       	ldi	r24, 0x32	; 50
    3106:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    310a:	80 91 13 02 	lds	r24, 0x0213
    310e:	8f 5f       	subi	r24, 0xFF	; 255
    3110:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    3114:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    3118:	e8 2e       	mov	r14, r24
    311a:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    311e:	08 2f       	mov	r16, r24
    3120:	0e 94 b3 1e 	call	0x3d66	; 0x3d66 <i2c_readAck>
    3124:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    3126:	0e 94 bd 1e 	call	0x3d7a	; 0x3d7a <i2c_readNak>
    312a:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    312c:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    3130:	80 91 6e 0b 	lds	r24, 0x0B6E
    3134:	20 2f       	mov	r18, r16
    3136:	33 27       	eor	r19, r19
    3138:	27 fd       	sbrc	r18, 7
    313a:	30 95       	com	r19
    313c:	4e 2d       	mov	r20, r14
    313e:	55 27       	eor	r21, r21
    3140:	47 fd       	sbrc	r20, 7
    3142:	50 95       	com	r21
    3144:	61 2f       	mov	r22, r17
    3146:	77 27       	eor	r23, r23
    3148:	67 fd       	sbrc	r22, 7
    314a:	70 95       	com	r23
    314c:	ef 2d       	mov	r30, r15
    314e:	ff 27       	eor	r31, r31
    3150:	e7 fd       	sbrc	r30, 7
    3152:	f0 95       	com	r31
    3154:	88 23       	and	r24, r24
    3156:	69 f0       	breq	.+26     	; 0x3172 <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    3158:	92 2f       	mov	r25, r18
    315a:	88 27       	eor	r24, r24
    315c:	84 2b       	or	r24, r20
    315e:	95 2b       	or	r25, r21
    3160:	90 93 3f 05 	sts	0x053F, r25
    3164:	80 93 3e 05 	sts	0x053E, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    3168:	96 2f       	mov	r25, r22
    316a:	88 27       	eor	r24, r24
    316c:	8e 2b       	or	r24, r30
    316e:	9f 2b       	or	r25, r31
    3170:	18 c0       	rjmp	.+48     	; 0x31a2 <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    3172:	92 2f       	mov	r25, r18
    3174:	88 27       	eor	r24, r24
    3176:	84 2b       	or	r24, r20
    3178:	95 2b       	or	r25, r21
    317a:	20 91 44 05 	lds	r18, 0x0544
    317e:	30 91 45 05 	lds	r19, 0x0545
    3182:	82 1b       	sub	r24, r18
    3184:	93 0b       	sbc	r25, r19
    3186:	90 93 3f 05 	sts	0x053F, r25
    318a:	80 93 3e 05 	sts	0x053E, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    318e:	96 2f       	mov	r25, r22
    3190:	88 27       	eor	r24, r24
    3192:	8e 2b       	or	r24, r30
    3194:	9f 2b       	or	r25, r31
    3196:	20 91 46 05 	lds	r18, 0x0546
    319a:	30 91 47 05 	lds	r19, 0x0547
    319e:	82 1b       	sub	r24, r18
    31a0:	93 0b       	sbc	r25, r19
    31a2:	90 93 41 05 	sts	0x0541, r25
    31a6:	80 93 40 05 	sts	0x0540, r24
    31aa:	08 c0       	rjmp	.+16     	; 0x31bc <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    31ac:	10 92 3f 05 	sts	0x053F, r1
    31b0:	10 92 3e 05 	sts	0x053E, r1
		accY = 0;
    31b4:	10 92 41 05 	sts	0x0541, r1
    31b8:	10 92 40 05 	sts	0x0540, r1

	}

}
    31bc:	1f 91       	pop	r17
    31be:	0f 91       	pop	r16
    31c0:	ff 90       	pop	r15
    31c2:	ef 90       	pop	r14
    31c4:	08 95       	ret

000031c6 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    31c6:	0e 94 40 1e 	call	0x3c80	; 0x3c80 <i2c_init>

	ret = initMMA7455L();
    31ca:	0e 94 2b 17 	call	0x2e56	; 0x2e56 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    31ce:	88 23       	and	r24, r24
    31d0:	89 f0       	breq	.+34     	; 0x31f4 <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    31d2:	86 ea       	ldi	r24, 0xA6	; 166
    31d4:	90 e0       	ldi	r25, 0x00	; 0
    31d6:	90 93 14 02 	sts	0x0214, r25
    31da:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    31de:	0e 94 fb 16 	call	0x2df6	; 0x2df6 <initADXL345>
		if(ret) {	// accelerometer not available
    31e2:	88 23       	and	r24, r24
    31e4:	21 f0       	breq	.+8      	; 0x31ee <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    31e6:	82 e0       	ldi	r24, 0x02	; 2
    31e8:	80 93 3d 05 	sts	0x053D, r24
    31ec:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    31ee:	81 e0       	ldi	r24, 0x01	; 1
    31f0:	80 93 3d 05 	sts	0x053D, r24
    31f4:	08 95       	ret

000031f6 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    31f6:	0f 93       	push	r16
    31f8:	1f 93       	push	r17
    31fa:	cf 93       	push	r28
    31fc:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    31fe:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    3202:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    3206:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    320a:	80 e0       	ldi	r24, 0x00	; 0
    320c:	0e 94 9d 0b 	call	0x173a	; 0x173a <updateRedLed>
	updateGreenLed(pwm_green);
    3210:	80 91 0d 02 	lds	r24, 0x020D
    3214:	0e 94 b3 0b 	call	0x1766	; 0x1766 <updateGreenLed>
	updateBlueLed(pwm_blue);
    3218:	80 91 0e 02 	lds	r24, 0x020E
    321c:	0e 94 c9 0b 	call	0x1792	; 0x1792 <updateBlueLed>

	calibrationCycle = 0;
    3220:	10 92 5f 05 	sts	0x055F, r1
    3224:	10 92 5e 05 	sts	0x055E, r1
	startCalibration = 1;
    3228:	81 e0       	ldi	r24, 0x01	; 1
    322a:	80 93 6e 0b 	sts	0x0B6E, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    322e:	01 e0       	ldi	r16, 0x01	; 1
    3230:	10 e0       	ldi	r17, 0x00	; 0
    3232:	c8 c0       	rjmp	.+400    	; 0x33c4 <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    3234:	0e 94 80 17 	call	0x2f00	; 0x2f00 <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    3238:	60 91 5e 05 	lds	r22, 0x055E
    323c:	70 91 5f 05 	lds	r23, 0x055F
    3240:	61 31       	cpi	r22, 0x11	; 17
    3242:	71 05       	cpc	r23, r1
    3244:	0c f0       	brlt	.+2      	; 0x3248 <calibrateSensors+0x52>
    3246:	74 c0       	rjmp	.+232    	; 0x3330 <calibrateSensors+0x13a>

			if(proxUpdated) {
    3248:	80 91 e9 03 	lds	r24, 0x03E9
    324c:	88 23       	and	r24, r24
    324e:	09 f4       	brne	.+2      	; 0x3252 <calibrateSensors+0x5c>
    3250:	b9 c0       	rjmp	.+370    	; 0x33c4 <calibrateSensors+0x1ce>

				proxUpdated = 0;
    3252:	10 92 e9 03 	sts	0x03E9, r1

				if(calibrationCycle==0) {		// reset all variables
    3256:	61 15       	cp	r22, r1
    3258:	71 05       	cpc	r23, r1
    325a:	f9 f4       	brne	.+62     	; 0x329a <calibrateSensors+0xa4>
    325c:	e2 eb       	ldi	r30, 0xB2	; 178
    325e:	f3 e0       	ldi	r31, 0x03	; 3
    3260:	aa e9       	ldi	r26, 0x9A	; 154
    3262:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    3264:	11 92       	st	Z+, r1
    3266:	11 92       	st	Z+, r1
    3268:	11 92       	st	Z+, r1
    326a:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    326c:	1d 92       	st	X+, r1
    326e:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    3270:	83 e0       	ldi	r24, 0x03	; 3
    3272:	e2 3e       	cpi	r30, 0xE2	; 226
    3274:	f8 07       	cpc	r31, r24
    3276:	b1 f7       	brne	.-20     	; 0x3264 <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    3278:	10 92 4b 05 	sts	0x054B, r1
    327c:	10 92 4a 05 	sts	0x054A, r1
					accOffsetYSum = 0;
    3280:	10 92 4d 05 	sts	0x054D, r1
    3284:	10 92 4c 05 	sts	0x054C, r1
					accOffsetZSum = 0;
    3288:	10 92 4f 05 	sts	0x054F, r1
    328c:	10 92 4e 05 	sts	0x054E, r1

					calibrationCycle++;
    3290:	10 93 5f 05 	sts	0x055F, r17
    3294:	00 93 5e 05 	sts	0x055E, r16
    3298:	95 c0       	rjmp	.+298    	; 0x33c4 <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    329a:	e2 eb       	ldi	r30, 0xB2	; 178
    329c:	f3 e0       	ldi	r31, 0x03	; 3
    329e:	c2 e8       	ldi	r28, 0x82	; 130
    32a0:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    32a2:	29 91       	ld	r18, Y+
    32a4:	39 91       	ld	r19, Y+
    32a6:	44 27       	eor	r20, r20
    32a8:	37 fd       	sbrc	r19, 7
    32aa:	40 95       	com	r20
    32ac:	54 2f       	mov	r21, r20
    32ae:	80 81       	ld	r24, Z
    32b0:	91 81       	ldd	r25, Z+1	; 0x01
    32b2:	a2 81       	ldd	r26, Z+2	; 0x02
    32b4:	b3 81       	ldd	r27, Z+3	; 0x03
    32b6:	82 0f       	add	r24, r18
    32b8:	93 1f       	adc	r25, r19
    32ba:	a4 1f       	adc	r26, r20
    32bc:	b5 1f       	adc	r27, r21
    32be:	81 93       	st	Z+, r24
    32c0:	91 93       	st	Z+, r25
    32c2:	a1 93       	st	Z+, r26
    32c4:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    32c6:	83 e0       	ldi	r24, 0x03	; 3
    32c8:	e2 3e       	cpi	r30, 0xE2	; 226
    32ca:	f8 07       	cpc	r31, r24
    32cc:	51 f7       	brne	.-44     	; 0x32a2 <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    32ce:	80 91 4a 05 	lds	r24, 0x054A
    32d2:	90 91 4b 05 	lds	r25, 0x054B
    32d6:	20 91 3e 05 	lds	r18, 0x053E
    32da:	30 91 3f 05 	lds	r19, 0x053F
    32de:	82 0f       	add	r24, r18
    32e0:	93 1f       	adc	r25, r19
    32e2:	90 93 4b 05 	sts	0x054B, r25
    32e6:	80 93 4a 05 	sts	0x054A, r24
				accOffsetYSum += accY;
    32ea:	80 91 4c 05 	lds	r24, 0x054C
    32ee:	90 91 4d 05 	lds	r25, 0x054D
    32f2:	20 91 40 05 	lds	r18, 0x0540
    32f6:	30 91 41 05 	lds	r19, 0x0541
    32fa:	82 0f       	add	r24, r18
    32fc:	93 1f       	adc	r25, r19
    32fe:	90 93 4d 05 	sts	0x054D, r25
    3302:	80 93 4c 05 	sts	0x054C, r24
				accOffsetZSum += accZ;
    3306:	80 91 4e 05 	lds	r24, 0x054E
    330a:	90 91 4f 05 	lds	r25, 0x054F
    330e:	20 91 42 05 	lds	r18, 0x0542
    3312:	30 91 43 05 	lds	r19, 0x0543
    3316:	82 0f       	add	r24, r18
    3318:	93 1f       	adc	r25, r19
    331a:	90 93 4f 05 	sts	0x054F, r25
    331e:	80 93 4e 05 	sts	0x054E, r24

				calibrationCycle++;
    3322:	6f 5f       	subi	r22, 0xFF	; 255
    3324:	7f 4f       	sbci	r23, 0xFF	; 255
    3326:	70 93 5f 05 	sts	0x055F, r23
    332a:	60 93 5e 05 	sts	0x055E, r22
    332e:	4a c0       	rjmp	.+148    	; 0x33c4 <calibrateSensors+0x1ce>
    3330:	e2 eb       	ldi	r30, 0xB2	; 178
    3332:	f3 e0       	ldi	r31, 0x03	; 3
    3334:	ca e9       	ldi	r28, 0x9A	; 154
    3336:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    3338:	81 91       	ld	r24, Z+
    333a:	91 91       	ld	r25, Z+
    333c:	a1 91       	ld	r26, Z+
    333e:	b1 91       	ld	r27, Z+
    3340:	54 e0       	ldi	r21, 0x04	; 4
    3342:	b6 95       	lsr	r27
    3344:	a7 95       	ror	r26
    3346:	97 95       	ror	r25
    3348:	87 95       	ror	r24
    334a:	5a 95       	dec	r21
    334c:	d1 f7       	brne	.-12     	; 0x3342 <calibrateSensors+0x14c>
    334e:	89 93       	st	Y+, r24
    3350:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    3352:	83 e0       	ldi	r24, 0x03	; 3
    3354:	e2 3e       	cpi	r30, 0xE2	; 226
    3356:	f8 07       	cpc	r31, r24
    3358:	79 f7       	brne	.-34     	; 0x3338 <calibrateSensors+0x142>
    335a:	ea ea       	ldi	r30, 0xAA	; 170
    335c:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    335e:	80 81       	ld	r24, Z
    3360:	91 81       	ldd	r25, Z+1	; 0x01
    3362:	80 50       	subi	r24, 0x00	; 0
    3364:	92 40       	sbci	r25, 0x02	; 2
    3366:	81 93       	st	Z+, r24
    3368:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    336a:	83 e0       	ldi	r24, 0x03	; 3
    336c:	e2 3b       	cpi	r30, 0xB2	; 178
    336e:	f8 07       	cpc	r31, r24
    3370:	b1 f7       	brne	.-20     	; 0x335e <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    3372:	80 91 4a 05 	lds	r24, 0x054A
    3376:	90 91 4b 05 	lds	r25, 0x054B
    337a:	44 e0       	ldi	r20, 0x04	; 4
    337c:	95 95       	asr	r25
    337e:	87 95       	ror	r24
    3380:	4a 95       	dec	r20
    3382:	e1 f7       	brne	.-8      	; 0x337c <calibrateSensors+0x186>
    3384:	90 93 45 05 	sts	0x0545, r25
    3388:	80 93 44 05 	sts	0x0544, r24
			accOffsetY = accOffsetYSum>>4;
    338c:	80 91 4c 05 	lds	r24, 0x054C
    3390:	90 91 4d 05 	lds	r25, 0x054D
    3394:	34 e0       	ldi	r19, 0x04	; 4
    3396:	95 95       	asr	r25
    3398:	87 95       	ror	r24
    339a:	3a 95       	dec	r19
    339c:	e1 f7       	brne	.-8      	; 0x3396 <calibrateSensors+0x1a0>
    339e:	90 93 47 05 	sts	0x0547, r25
    33a2:	80 93 46 05 	sts	0x0546, r24
			accOffsetZ = accOffsetZSum>>4;
    33a6:	80 91 4e 05 	lds	r24, 0x054E
    33aa:	90 91 4f 05 	lds	r25, 0x054F
    33ae:	24 e0       	ldi	r18, 0x04	; 4
    33b0:	95 95       	asr	r25
    33b2:	87 95       	ror	r24
    33b4:	2a 95       	dec	r18
    33b6:	e1 f7       	brne	.-8      	; 0x33b0 <calibrateSensors+0x1ba>
    33b8:	90 93 49 05 	sts	0x0549, r25
    33bc:	80 93 48 05 	sts	0x0548, r24

			startCalibration = 0;
    33c0:	10 92 6e 0b 	sts	0x0B6E, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    33c4:	80 91 6e 0b 	lds	r24, 0x0B6E
    33c8:	88 23       	and	r24, r24
    33ca:	09 f0       	breq	.+2      	; 0x33ce <calibrateSensors+0x1d8>
    33cc:	33 cf       	rjmp	.-410    	; 0x3234 <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    33ce:	8f ef       	ldi	r24, 0xFF	; 255
    33d0:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    33d4:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    33d8:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    33dc:	0e 94 9d 0b 	call	0x173a	; 0x173a <updateRedLed>
	updateGreenLed(pwm_green);
    33e0:	80 91 0d 02 	lds	r24, 0x020D
    33e4:	0e 94 b3 0b 	call	0x1766	; 0x1766 <updateGreenLed>
	updateBlueLed(pwm_blue);
    33e8:	80 91 0e 02 	lds	r24, 0x020E
    33ec:	0e 94 c9 0b 	call	0x1792	; 0x1792 <updateBlueLed>

}
    33f0:	df 91       	pop	r29
    33f2:	cf 91       	pop	r28
    33f4:	1f 91       	pop	r17
    33f6:	0f 91       	pop	r16
    33f8:	08 95       	ret

000033fa <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    33fa:	08 95       	ret

000033fc <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    33fc:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    33fe:	8d 91       	ld	r24, X+
    3400:	9c 91       	ld	r25, X
    3402:	11 97       	sbiw	r26, 0x01	; 1
    3404:	00 97       	sbiw	r24, 0x00	; 0
    3406:	69 f4       	brne	.+26     	; 0x3422 <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3408:	10 92 23 04 	sts	0x0423, r1
    340c:	10 92 22 04 	sts	0x0422, r1
		delta_left_speed_current = 0;
    3410:	10 92 00 06 	sts	0x0600, r1
    3414:	10 92 ff 05 	sts	0x05FF, r1
		delta_left_speed_prev = 0;
    3418:	10 92 84 09 	sts	0x0984, r1
    341c:	10 92 83 09 	sts	0x0983, r1
    3420:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3422:	40 91 50 05 	lds	r20, 0x0550
    3426:	50 91 51 05 	lds	r21, 0x0551
    342a:	21 e0       	ldi	r18, 0x01	; 1
    342c:	4e 30       	cpi	r20, 0x0E	; 14
    342e:	52 07       	cpc	r21, r18
    3430:	4c f0       	brlt	.+18     	; 0x3444 <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    3432:	18 16       	cp	r1, r24
    3434:	19 06       	cpc	r1, r25
    3436:	1c f4       	brge	.+6      	; 0x343e <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    3438:	28 e6       	ldi	r18, 0x68	; 104
    343a:	31 e0       	ldi	r19, 0x01	; 1
    343c:	18 c0       	rjmp	.+48     	; 0x346e <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    343e:	88 e6       	ldi	r24, 0x68	; 104
    3440:	91 e0       	ldi	r25, 0x01	; 1
    3442:	0b c0       	rjmp	.+22     	; 0x345a <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3444:	44 3b       	cpi	r20, 0xB4	; 180
    3446:	51 05       	cpc	r21, r1
    3448:	1c f4       	brge	.+6      	; 0x3450 <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    344a:	4a 35       	cpi	r20, 0x5A	; 90
    344c:	51 05       	cpc	r21, r1
    344e:	b4 f0       	brlt	.+44     	; 0x347c <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    3450:	18 16       	cp	r1, r24
    3452:	19 06       	cpc	r1, r25
    3454:	54 f4       	brge	.+20     	; 0x346a <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    3456:	84 eb       	ldi	r24, 0xB4	; 180
    3458:	90 e0       	ldi	r25, 0x00	; 0
    345a:	84 1b       	sub	r24, r20
    345c:	95 0b       	sbc	r25, r21
    345e:	95 95       	asr	r25
    3460:	87 95       	ror	r24
    3462:	95 95       	asr	r25
    3464:	87 95       	ror	r24
    3466:	49 96       	adiw	r24, 0x19	; 25
    3468:	1c c0       	rjmp	.+56     	; 0x34a2 <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    346a:	24 eb       	ldi	r18, 0xB4	; 180
    346c:	30 e0       	ldi	r19, 0x00	; 0
    346e:	24 1b       	sub	r18, r20
    3470:	35 0b       	sbc	r19, r21
    3472:	35 95       	asr	r19
    3474:	27 95       	ror	r18
    3476:	35 95       	asr	r19
    3478:	27 95       	ror	r18
    347a:	0f c0       	rjmp	.+30     	; 0x349a <start_vertical_speed_control_left+0x9e>
    347c:	9a 01       	movw	r18, r20
    347e:	35 95       	asr	r19
    3480:	27 95       	ror	r18
    3482:	35 95       	asr	r19
    3484:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    3486:	18 16       	cp	r1, r24
    3488:	19 06       	cpc	r1, r25
    348a:	3c f4       	brge	.+14     	; 0x349a <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    348c:	27 5e       	subi	r18, 0xE7	; 231
    348e:	3f 4f       	sbci	r19, 0xFF	; 255
    3490:	30 93 04 02 	sts	0x0204, r19
    3494:	20 93 03 02 	sts	0x0203, r18
    3498:	08 c0       	rjmp	.+16     	; 0x34aa <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    349a:	89 e1       	ldi	r24, 0x19	; 25
    349c:	90 e0       	ldi	r25, 0x00	; 0
    349e:	82 1b       	sub	r24, r18
    34a0:	93 0b       	sbc	r25, r19
    34a2:	90 93 04 02 	sts	0x0204, r25
    34a6:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    34aa:	e0 91 ff 05 	lds	r30, 0x05FF
    34ae:	f0 91 00 06 	lds	r31, 0x0600
    34b2:	f0 93 84 09 	sts	0x0984, r31
    34b6:	e0 93 83 09 	sts	0x0983, r30
	if(*pwm_left >= 0) {
    34ba:	8d 91       	ld	r24, X+
    34bc:	9c 91       	ld	r25, X
    34be:	11 97       	sbiw	r26, 0x01	; 1
    34c0:	20 91 12 04 	lds	r18, 0x0412
    34c4:	30 91 13 04 	lds	r19, 0x0413
    34c8:	97 fd       	sbrc	r25, 7
    34ca:	03 c0       	rjmp	.+6      	; 0x34d2 <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    34cc:	82 1b       	sub	r24, r18
    34ce:	93 0b       	sbc	r25, r19
    34d0:	02 c0       	rjmp	.+4      	; 0x34d6 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    34d2:	82 0f       	add	r24, r18
    34d4:	93 1f       	adc	r25, r19
    34d6:	90 93 00 06 	sts	0x0600, r25
    34da:	80 93 ff 05 	sts	0x05FF, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    34de:	60 91 ff 05 	lds	r22, 0x05FF
    34e2:	70 91 00 06 	lds	r23, 0x0600
    34e6:	80 91 22 04 	lds	r24, 0x0422
    34ea:	90 91 23 04 	lds	r25, 0x0423
    34ee:	86 0f       	add	r24, r22
    34f0:	97 1f       	adc	r25, r23
    34f2:	90 93 23 04 	sts	0x0423, r25
    34f6:	80 93 22 04 	sts	0x0422, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    34fa:	26 e0       	ldi	r18, 0x06	; 6
    34fc:	81 34       	cpi	r24, 0x41	; 65
    34fe:	92 07       	cpc	r25, r18
    3500:	1c f0       	brlt	.+6      	; 0x3508 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    3502:	80 e4       	ldi	r24, 0x40	; 64
    3504:	96 e0       	ldi	r25, 0x06	; 6
    3506:	05 c0       	rjmp	.+10     	; 0x3512 <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    3508:	80 5c       	subi	r24, 0xC0	; 192
    350a:	99 4f       	sbci	r25, 0xF9	; 249
    350c:	34 f4       	brge	.+12     	; 0x351a <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    350e:	80 ec       	ldi	r24, 0xC0	; 192
    3510:	99 ef       	ldi	r25, 0xF9	; 249
    3512:	90 93 23 04 	sts	0x0423, r25
    3516:	80 93 22 04 	sts	0x0422, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    351a:	80 91 22 04 	lds	r24, 0x0422
    351e:	90 91 23 04 	lds	r25, 0x0423
    3522:	ac 01       	movw	r20, r24
    3524:	44 0f       	add	r20, r20
    3526:	55 1f       	adc	r21, r21
    3528:	48 0f       	add	r20, r24
    352a:	59 1f       	adc	r21, r25
    352c:	cb 01       	movw	r24, r22
    352e:	88 0f       	add	r24, r24
    3530:	99 1f       	adc	r25, r25
    3532:	9b 01       	movw	r18, r22
    3534:	22 0f       	add	r18, r18
    3536:	33 1f       	adc	r19, r19
    3538:	22 0f       	add	r18, r18
    353a:	33 1f       	adc	r19, r19
    353c:	22 0f       	add	r18, r18
    353e:	33 1f       	adc	r19, r19
    3540:	82 0f       	add	r24, r18
    3542:	93 1f       	adc	r25, r19
    3544:	48 0f       	add	r20, r24
    3546:	59 1f       	adc	r21, r25
    3548:	e6 1b       	sub	r30, r22
    354a:	f7 0b       	sbc	r31, r23
    354c:	ee 0f       	add	r30, r30
    354e:	ff 1f       	adc	r31, r31
    3550:	4e 0f       	add	r20, r30
    3552:	5f 1f       	adc	r21, r31
    3554:	2d 91       	ld	r18, X+
    3556:	3c 91       	ld	r19, X
    3558:	11 97       	sbiw	r26, 0x01	; 1
    355a:	80 91 03 02 	lds	r24, 0x0203
    355e:	90 91 04 02 	lds	r25, 0x0204
    3562:	bc 01       	movw	r22, r24
    3564:	26 9f       	mul	r18, r22
    3566:	c0 01       	movw	r24, r0
    3568:	27 9f       	mul	r18, r23
    356a:	90 0d       	add	r25, r0
    356c:	36 9f       	mul	r19, r22
    356e:	90 0d       	add	r25, r0
    3570:	11 24       	eor	r1, r1
    3572:	48 0f       	add	r20, r24
    3574:	59 1f       	adc	r21, r25
    3576:	50 93 21 04 	sts	0x0421, r21
    357a:	40 93 20 04 	sts	0x0420, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    357e:	57 ff       	sbrs	r21, 7
    3580:	0f c0       	rjmp	.+30     	; 0x35a0 <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    3582:	11 96       	adiw	r26, 0x01	; 1
    3584:	8c 91       	ld	r24, X
    3586:	11 97       	sbiw	r26, 0x01	; 1
    3588:	99 27       	eor	r25, r25
    358a:	87 fd       	sbrc	r24, 7
    358c:	90 95       	com	r25
    358e:	99 0f       	add	r25, r25
    3590:	88 0b       	sbc	r24, r24
    3592:	98 2f       	mov	r25, r24
    3594:	84 23       	and	r24, r20
    3596:	95 23       	and	r25, r21
    3598:	90 93 21 04 	sts	0x0421, r25
    359c:	80 93 20 04 	sts	0x0420, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    35a0:	80 91 20 04 	lds	r24, 0x0420
    35a4:	90 91 21 04 	lds	r25, 0x0421
    35a8:	18 16       	cp	r1, r24
    35aa:	19 06       	cpc	r1, r25
    35ac:	4c f4       	brge	.+18     	; 0x35c0 <start_vertical_speed_control_left+0x1c4>
    35ae:	8d 91       	ld	r24, X+
    35b0:	9c 91       	ld	r25, X
    35b2:	11 97       	sbiw	r26, 0x01	; 1
    35b4:	97 ff       	sbrs	r25, 7
    35b6:	04 c0       	rjmp	.+8      	; 0x35c0 <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    35b8:	10 92 21 04 	sts	0x0421, r1
    35bc:	10 92 20 04 	sts	0x0420, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    35c0:	80 91 20 04 	lds	r24, 0x0420
    35c4:	90 91 21 04 	lds	r25, 0x0421
    35c8:	81 5c       	subi	r24, 0xC1	; 193
    35ca:	9d 45       	sbci	r25, 0x5D	; 93
    35cc:	34 f0       	brlt	.+12     	; 0x35da <start_vertical_speed_control_left+0x1de>
    35ce:	80 ec       	ldi	r24, 0xC0	; 192
    35d0:	9d e5       	ldi	r25, 0x5D	; 93
    35d2:	90 93 21 04 	sts	0x0421, r25
    35d6:	80 93 20 04 	sts	0x0420, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    35da:	80 91 20 04 	lds	r24, 0x0420
    35de:	90 91 21 04 	lds	r25, 0x0421
    35e2:	80 54       	subi	r24, 0x40	; 64
    35e4:	92 4a       	sbci	r25, 0xA2	; 162
    35e6:	34 f4       	brge	.+12     	; 0x35f4 <start_vertical_speed_control_left+0x1f8>
    35e8:	80 e4       	ldi	r24, 0x40	; 64
    35ea:	92 ea       	ldi	r25, 0xA2	; 162
    35ec:	90 93 21 04 	sts	0x0421, r25
    35f0:	80 93 20 04 	sts	0x0420, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    35f4:	80 91 20 04 	lds	r24, 0x0420
    35f8:	90 91 21 04 	lds	r25, 0x0421
    35fc:	24 e0       	ldi	r18, 0x04	; 4
    35fe:	95 95       	asr	r25
    3600:	87 95       	ror	r24
    3602:	2a 95       	dec	r18
    3604:	e1 f7       	brne	.-8      	; 0x35fe <start_vertical_speed_control_left+0x202>
    3606:	11 96       	adiw	r26, 0x01	; 1
    3608:	9c 93       	st	X, r25
    360a:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    360c:	81 50       	subi	r24, 0x01	; 1
    360e:	92 40       	sbci	r25, 0x02	; 2
    3610:	2c f0       	brlt	.+10     	; 0x361c <start_vertical_speed_control_left+0x220>
    3612:	80 e0       	ldi	r24, 0x00	; 0
    3614:	92 e0       	ldi	r25, 0x02	; 2
    3616:	11 96       	adiw	r26, 0x01	; 1
    3618:	9c 93       	st	X, r25
    361a:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    361c:	8d 91       	ld	r24, X+
    361e:	9c 91       	ld	r25, X
    3620:	11 97       	sbiw	r26, 0x01	; 1
    3622:	80 50       	subi	r24, 0x00	; 0
    3624:	9e 4f       	sbci	r25, 0xFE	; 254
    3626:	24 f4       	brge	.+8      	; 0x3630 <start_vertical_speed_control_left+0x234>
    3628:	80 e0       	ldi	r24, 0x00	; 0
    362a:	9e ef       	ldi	r25, 0xFE	; 254
    362c:	8d 93       	st	X+, r24
    362e:	9c 93       	st	X, r25
    3630:	08 95       	ret

00003632 <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    3632:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3634:	8d 91       	ld	r24, X+
    3636:	9c 91       	ld	r25, X
    3638:	11 97       	sbiw	r26, 0x01	; 1
    363a:	00 97       	sbiw	r24, 0x00	; 0
    363c:	69 f4       	brne	.+26     	; 0x3658 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    363e:	10 92 25 04 	sts	0x0425, r1
    3642:	10 92 24 04 	sts	0x0424, r1
		delta_right_speed_current = 0;
    3646:	10 92 23 0b 	sts	0x0B23, r1
    364a:	10 92 22 0b 	sts	0x0B22, r1
		delta_right_speed_prev = 0;
    364e:	10 92 4c 09 	sts	0x094C, r1
    3652:	10 92 4b 09 	sts	0x094B, r1
    3656:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3658:	40 91 50 05 	lds	r20, 0x0550
    365c:	50 91 51 05 	lds	r21, 0x0551
    3660:	21 e0       	ldi	r18, 0x01	; 1
    3662:	4e 30       	cpi	r20, 0x0E	; 14
    3664:	52 07       	cpc	r21, r18
    3666:	4c f0       	brlt	.+18     	; 0x367a <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3668:	18 16       	cp	r1, r24
    366a:	19 06       	cpc	r1, r25
    366c:	1c f4       	brge	.+6      	; 0x3674 <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    366e:	28 e6       	ldi	r18, 0x68	; 104
    3670:	31 e0       	ldi	r19, 0x01	; 1
    3672:	18 c0       	rjmp	.+48     	; 0x36a4 <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    3674:	88 e6       	ldi	r24, 0x68	; 104
    3676:	91 e0       	ldi	r25, 0x01	; 1
    3678:	0b c0       	rjmp	.+22     	; 0x3690 <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    367a:	44 3b       	cpi	r20, 0xB4	; 180
    367c:	51 05       	cpc	r21, r1
    367e:	1c f4       	brge	.+6      	; 0x3686 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    3680:	4a 35       	cpi	r20, 0x5A	; 90
    3682:	51 05       	cpc	r21, r1
    3684:	b4 f0       	brlt	.+44     	; 0x36b2 <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3686:	18 16       	cp	r1, r24
    3688:	19 06       	cpc	r1, r25
    368a:	54 f4       	brge	.+20     	; 0x36a0 <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    368c:	84 eb       	ldi	r24, 0xB4	; 180
    368e:	90 e0       	ldi	r25, 0x00	; 0
    3690:	84 1b       	sub	r24, r20
    3692:	95 0b       	sbc	r25, r21
    3694:	95 95       	asr	r25
    3696:	87 95       	ror	r24
    3698:	95 95       	asr	r25
    369a:	87 95       	ror	r24
    369c:	49 96       	adiw	r24, 0x19	; 25
    369e:	1c c0       	rjmp	.+56     	; 0x36d8 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    36a0:	24 eb       	ldi	r18, 0xB4	; 180
    36a2:	30 e0       	ldi	r19, 0x00	; 0
    36a4:	24 1b       	sub	r18, r20
    36a6:	35 0b       	sbc	r19, r21
    36a8:	35 95       	asr	r19
    36aa:	27 95       	ror	r18
    36ac:	35 95       	asr	r19
    36ae:	27 95       	ror	r18
    36b0:	0f c0       	rjmp	.+30     	; 0x36d0 <start_vertical_speed_control_right+0x9e>
    36b2:	9a 01       	movw	r18, r20
    36b4:	35 95       	asr	r19
    36b6:	27 95       	ror	r18
    36b8:	35 95       	asr	r19
    36ba:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    36bc:	18 16       	cp	r1, r24
    36be:	19 06       	cpc	r1, r25
    36c0:	3c f4       	brge	.+14     	; 0x36d0 <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    36c2:	27 5e       	subi	r18, 0xE7	; 231
    36c4:	3f 4f       	sbci	r19, 0xFF	; 255
    36c6:	30 93 06 02 	sts	0x0206, r19
    36ca:	20 93 05 02 	sts	0x0205, r18
    36ce:	08 c0       	rjmp	.+16     	; 0x36e0 <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    36d0:	89 e1       	ldi	r24, 0x19	; 25
    36d2:	90 e0       	ldi	r25, 0x00	; 0
    36d4:	82 1b       	sub	r24, r18
    36d6:	93 0b       	sbc	r25, r19
    36d8:	90 93 06 02 	sts	0x0206, r25
    36dc:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    36e0:	e0 91 22 0b 	lds	r30, 0x0B22
    36e4:	f0 91 23 0b 	lds	r31, 0x0B23
    36e8:	f0 93 4c 09 	sts	0x094C, r31
    36ec:	e0 93 4b 09 	sts	0x094B, r30
	if(*pwm_right >= 0) {
    36f0:	8d 91       	ld	r24, X+
    36f2:	9c 91       	ld	r25, X
    36f4:	11 97       	sbiw	r26, 0x01	; 1
    36f6:	20 91 14 04 	lds	r18, 0x0414
    36fa:	30 91 15 04 	lds	r19, 0x0415
    36fe:	97 fd       	sbrc	r25, 7
    3700:	03 c0       	rjmp	.+6      	; 0x3708 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3702:	82 1b       	sub	r24, r18
    3704:	93 0b       	sbc	r25, r19
    3706:	02 c0       	rjmp	.+4      	; 0x370c <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    3708:	82 0f       	add	r24, r18
    370a:	93 1f       	adc	r25, r19
    370c:	90 93 23 0b 	sts	0x0B23, r25
    3710:	80 93 22 0b 	sts	0x0B22, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3714:	60 91 22 0b 	lds	r22, 0x0B22
    3718:	70 91 23 0b 	lds	r23, 0x0B23
    371c:	80 91 24 04 	lds	r24, 0x0424
    3720:	90 91 25 04 	lds	r25, 0x0425
    3724:	86 0f       	add	r24, r22
    3726:	97 1f       	adc	r25, r23
    3728:	90 93 25 04 	sts	0x0425, r25
    372c:	80 93 24 04 	sts	0x0424, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    3730:	26 e0       	ldi	r18, 0x06	; 6
    3732:	81 34       	cpi	r24, 0x41	; 65
    3734:	92 07       	cpc	r25, r18
    3736:	1c f0       	brlt	.+6      	; 0x373e <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    3738:	80 e4       	ldi	r24, 0x40	; 64
    373a:	96 e0       	ldi	r25, 0x06	; 6
    373c:	05 c0       	rjmp	.+10     	; 0x3748 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    373e:	80 5c       	subi	r24, 0xC0	; 192
    3740:	99 4f       	sbci	r25, 0xF9	; 249
    3742:	34 f4       	brge	.+12     	; 0x3750 <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    3744:	80 ec       	ldi	r24, 0xC0	; 192
    3746:	99 ef       	ldi	r25, 0xF9	; 249
    3748:	90 93 25 04 	sts	0x0425, r25
    374c:	80 93 24 04 	sts	0x0424, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    3750:	80 91 24 04 	lds	r24, 0x0424
    3754:	90 91 25 04 	lds	r25, 0x0425
    3758:	ac 01       	movw	r20, r24
    375a:	44 0f       	add	r20, r20
    375c:	55 1f       	adc	r21, r21
    375e:	48 0f       	add	r20, r24
    3760:	59 1f       	adc	r21, r25
    3762:	cb 01       	movw	r24, r22
    3764:	88 0f       	add	r24, r24
    3766:	99 1f       	adc	r25, r25
    3768:	9b 01       	movw	r18, r22
    376a:	22 0f       	add	r18, r18
    376c:	33 1f       	adc	r19, r19
    376e:	22 0f       	add	r18, r18
    3770:	33 1f       	adc	r19, r19
    3772:	22 0f       	add	r18, r18
    3774:	33 1f       	adc	r19, r19
    3776:	82 0f       	add	r24, r18
    3778:	93 1f       	adc	r25, r19
    377a:	48 0f       	add	r20, r24
    377c:	59 1f       	adc	r21, r25
    377e:	e6 1b       	sub	r30, r22
    3780:	f7 0b       	sbc	r31, r23
    3782:	ee 0f       	add	r30, r30
    3784:	ff 1f       	adc	r31, r31
    3786:	4e 0f       	add	r20, r30
    3788:	5f 1f       	adc	r21, r31
    378a:	2d 91       	ld	r18, X+
    378c:	3c 91       	ld	r19, X
    378e:	11 97       	sbiw	r26, 0x01	; 1
    3790:	80 91 05 02 	lds	r24, 0x0205
    3794:	90 91 06 02 	lds	r25, 0x0206
    3798:	bc 01       	movw	r22, r24
    379a:	26 9f       	mul	r18, r22
    379c:	c0 01       	movw	r24, r0
    379e:	27 9f       	mul	r18, r23
    37a0:	90 0d       	add	r25, r0
    37a2:	36 9f       	mul	r19, r22
    37a4:	90 0d       	add	r25, r0
    37a6:	11 24       	eor	r1, r1
    37a8:	48 0f       	add	r20, r24
    37aa:	59 1f       	adc	r21, r25
    37ac:	50 93 1f 04 	sts	0x041F, r21
    37b0:	40 93 1e 04 	sts	0x041E, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    37b4:	57 ff       	sbrs	r21, 7
    37b6:	0f c0       	rjmp	.+30     	; 0x37d6 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    37b8:	11 96       	adiw	r26, 0x01	; 1
    37ba:	8c 91       	ld	r24, X
    37bc:	11 97       	sbiw	r26, 0x01	; 1
    37be:	99 27       	eor	r25, r25
    37c0:	87 fd       	sbrc	r24, 7
    37c2:	90 95       	com	r25
    37c4:	99 0f       	add	r25, r25
    37c6:	88 0b       	sbc	r24, r24
    37c8:	98 2f       	mov	r25, r24
    37ca:	84 23       	and	r24, r20
    37cc:	95 23       	and	r25, r21
    37ce:	90 93 1f 04 	sts	0x041F, r25
    37d2:	80 93 1e 04 	sts	0x041E, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    37d6:	80 91 1e 04 	lds	r24, 0x041E
    37da:	90 91 1f 04 	lds	r25, 0x041F
    37de:	18 16       	cp	r1, r24
    37e0:	19 06       	cpc	r1, r25
    37e2:	4c f4       	brge	.+18     	; 0x37f6 <start_vertical_speed_control_right+0x1c4>
    37e4:	8d 91       	ld	r24, X+
    37e6:	9c 91       	ld	r25, X
    37e8:	11 97       	sbiw	r26, 0x01	; 1
    37ea:	97 ff       	sbrs	r25, 7
    37ec:	04 c0       	rjmp	.+8      	; 0x37f6 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    37ee:	10 92 1f 04 	sts	0x041F, r1
    37f2:	10 92 1e 04 	sts	0x041E, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    37f6:	80 91 1e 04 	lds	r24, 0x041E
    37fa:	90 91 1f 04 	lds	r25, 0x041F
    37fe:	81 5c       	subi	r24, 0xC1	; 193
    3800:	9d 45       	sbci	r25, 0x5D	; 93
    3802:	34 f0       	brlt	.+12     	; 0x3810 <start_vertical_speed_control_right+0x1de>
    3804:	80 ec       	ldi	r24, 0xC0	; 192
    3806:	9d e5       	ldi	r25, 0x5D	; 93
    3808:	90 93 1f 04 	sts	0x041F, r25
    380c:	80 93 1e 04 	sts	0x041E, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    3810:	80 91 1e 04 	lds	r24, 0x041E
    3814:	90 91 1f 04 	lds	r25, 0x041F
    3818:	80 54       	subi	r24, 0x40	; 64
    381a:	92 4a       	sbci	r25, 0xA2	; 162
    381c:	34 f4       	brge	.+12     	; 0x382a <start_vertical_speed_control_right+0x1f8>
    381e:	80 e4       	ldi	r24, 0x40	; 64
    3820:	92 ea       	ldi	r25, 0xA2	; 162
    3822:	90 93 1f 04 	sts	0x041F, r25
    3826:	80 93 1e 04 	sts	0x041E, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    382a:	80 91 1e 04 	lds	r24, 0x041E
    382e:	90 91 1f 04 	lds	r25, 0x041F
    3832:	74 e0       	ldi	r23, 0x04	; 4
    3834:	95 95       	asr	r25
    3836:	87 95       	ror	r24
    3838:	7a 95       	dec	r23
    383a:	e1 f7       	brne	.-8      	; 0x3834 <start_vertical_speed_control_right+0x202>
    383c:	11 96       	adiw	r26, 0x01	; 1
    383e:	9c 93       	st	X, r25
    3840:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    3842:	81 50       	subi	r24, 0x01	; 1
    3844:	92 40       	sbci	r25, 0x02	; 2
    3846:	2c f0       	brlt	.+10     	; 0x3852 <start_vertical_speed_control_right+0x220>
    3848:	80 e0       	ldi	r24, 0x00	; 0
    384a:	92 e0       	ldi	r25, 0x02	; 2
    384c:	11 96       	adiw	r26, 0x01	; 1
    384e:	9c 93       	st	X, r25
    3850:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    3852:	8d 91       	ld	r24, X+
    3854:	9c 91       	ld	r25, X
    3856:	11 97       	sbiw	r26, 0x01	; 1
    3858:	80 50       	subi	r24, 0x00	; 0
    385a:	9e 4f       	sbci	r25, 0xFE	; 254
    385c:	24 f4       	brge	.+8      	; 0x3866 <start_vertical_speed_control_right+0x234>
    385e:	80 e0       	ldi	r24, 0x00	; 0
    3860:	9e ef       	ldi	r25, 0xFE	; 254
    3862:	8d 93       	st	X+, r24
    3864:	9c 93       	st	X, r25
    3866:	08 95       	ret

00003868 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3868:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    386a:	80 81       	ld	r24, Z
    386c:	91 81       	ldd	r25, Z+1	; 0x01
    386e:	89 2b       	or	r24, r25
    3870:	69 f4       	brne	.+26     	; 0x388c <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    3872:	10 92 25 04 	sts	0x0425, r1
    3876:	10 92 24 04 	sts	0x0424, r1
		delta_right_speed_current = 0;
    387a:	10 92 23 0b 	sts	0x0B23, r1
    387e:	10 92 22 0b 	sts	0x0B22, r1
		delta_right_speed_prev = 0;
    3882:	10 92 4c 09 	sts	0x094C, r1
    3886:	10 92 4b 09 	sts	0x094B, r1
    388a:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    388c:	60 91 22 0b 	lds	r22, 0x0B22
    3890:	70 91 23 0b 	lds	r23, 0x0B23
    3894:	70 93 4c 09 	sts	0x094C, r23
    3898:	60 93 4b 09 	sts	0x094B, r22
	if(*pwm_right >= 0) {
    389c:	80 81       	ld	r24, Z
    389e:	91 81       	ldd	r25, Z+1	; 0x01
    38a0:	40 91 14 04 	lds	r20, 0x0414
    38a4:	50 91 15 04 	lds	r21, 0x0415
    38a8:	97 fd       	sbrc	r25, 7
    38aa:	03 c0       	rjmp	.+6      	; 0x38b2 <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    38ac:	84 1b       	sub	r24, r20
    38ae:	95 0b       	sbc	r25, r21
    38b0:	02 c0       	rjmp	.+4      	; 0x38b6 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    38b2:	84 0f       	add	r24, r20
    38b4:	95 1f       	adc	r25, r21
    38b6:	90 93 23 0b 	sts	0x0B23, r25
    38ba:	80 93 22 0b 	sts	0x0B22, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    38be:	20 91 22 0b 	lds	r18, 0x0B22
    38c2:	30 91 23 0b 	lds	r19, 0x0B23
    38c6:	80 91 24 04 	lds	r24, 0x0424
    38ca:	90 91 25 04 	lds	r25, 0x0425
    38ce:	82 0f       	add	r24, r18
    38d0:	93 1f       	adc	r25, r19
    38d2:	90 93 25 04 	sts	0x0425, r25
    38d6:	80 93 24 04 	sts	0x0424, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    38da:	46 e0       	ldi	r20, 0x06	; 6
    38dc:	81 34       	cpi	r24, 0x41	; 65
    38de:	94 07       	cpc	r25, r20
    38e0:	1c f0       	brlt	.+6      	; 0x38e8 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    38e2:	80 e4       	ldi	r24, 0x40	; 64
    38e4:	96 e0       	ldi	r25, 0x06	; 6
    38e6:	05 c0       	rjmp	.+10     	; 0x38f2 <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    38e8:	80 5c       	subi	r24, 0xC0	; 192
    38ea:	99 4f       	sbci	r25, 0xF9	; 249
    38ec:	34 f4       	brge	.+12     	; 0x38fa <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    38ee:	80 ec       	ldi	r24, 0xC0	; 192
    38f0:	99 ef       	ldi	r25, 0xF9	; 249
    38f2:	90 93 25 04 	sts	0x0425, r25
    38f6:	80 93 24 04 	sts	0x0424, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    38fa:	40 91 24 04 	lds	r20, 0x0424
    38fe:	50 91 25 04 	lds	r21, 0x0425
    3902:	44 0f       	add	r20, r20
    3904:	55 1f       	adc	r21, r21
    3906:	89 e1       	ldi	r24, 0x19	; 25
    3908:	90 e0       	ldi	r25, 0x00	; 0
    390a:	dc 01       	movw	r26, r24
    390c:	2a 9f       	mul	r18, r26
    390e:	c0 01       	movw	r24, r0
    3910:	2b 9f       	mul	r18, r27
    3912:	90 0d       	add	r25, r0
    3914:	3a 9f       	mul	r19, r26
    3916:	90 0d       	add	r25, r0
    3918:	11 24       	eor	r1, r1
    391a:	48 0f       	add	r20, r24
    391c:	59 1f       	adc	r21, r25
    391e:	cb 01       	movw	r24, r22
    3920:	82 1b       	sub	r24, r18
    3922:	93 0b       	sbc	r25, r19
    3924:	9c 01       	movw	r18, r24
    3926:	88 0f       	add	r24, r24
    3928:	99 1f       	adc	r25, r25
    392a:	82 0f       	add	r24, r18
    392c:	93 1f       	adc	r25, r19
    392e:	48 0f       	add	r20, r24
    3930:	59 1f       	adc	r21, r25
    3932:	80 81       	ld	r24, Z
    3934:	91 81       	ldd	r25, Z+1	; 0x01
    3936:	b3 e0       	ldi	r27, 0x03	; 3
    3938:	88 0f       	add	r24, r24
    393a:	99 1f       	adc	r25, r25
    393c:	ba 95       	dec	r27
    393e:	e1 f7       	brne	.-8      	; 0x3938 <start_horizontal_speed_control_right+0xd0>
    3940:	48 0f       	add	r20, r24
    3942:	59 1f       	adc	r21, r25
    3944:	50 93 1f 04 	sts	0x041F, r21
    3948:	40 93 1e 04 	sts	0x041E, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    394c:	57 ff       	sbrs	r21, 7
    394e:	0d c0       	rjmp	.+26     	; 0x396a <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    3950:	81 81       	ldd	r24, Z+1	; 0x01
    3952:	99 27       	eor	r25, r25
    3954:	87 fd       	sbrc	r24, 7
    3956:	90 95       	com	r25
    3958:	99 0f       	add	r25, r25
    395a:	88 0b       	sbc	r24, r24
    395c:	98 2f       	mov	r25, r24
    395e:	84 23       	and	r24, r20
    3960:	95 23       	and	r25, r21
    3962:	90 93 1f 04 	sts	0x041F, r25
    3966:	80 93 1e 04 	sts	0x041E, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    396a:	80 91 1e 04 	lds	r24, 0x041E
    396e:	90 91 1f 04 	lds	r25, 0x041F
    3972:	18 16       	cp	r1, r24
    3974:	19 06       	cpc	r1, r25
    3976:	44 f4       	brge	.+16     	; 0x3988 <start_horizontal_speed_control_right+0x120>
    3978:	80 81       	ld	r24, Z
    397a:	91 81       	ldd	r25, Z+1	; 0x01
    397c:	97 ff       	sbrs	r25, 7
    397e:	04 c0       	rjmp	.+8      	; 0x3988 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    3980:	10 92 1f 04 	sts	0x041F, r1
    3984:	10 92 1e 04 	sts	0x041E, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3988:	80 91 1e 04 	lds	r24, 0x041E
    398c:	90 91 1f 04 	lds	r25, 0x041F
    3990:	81 5c       	subi	r24, 0xC1	; 193
    3992:	9d 45       	sbci	r25, 0x5D	; 93
    3994:	34 f0       	brlt	.+12     	; 0x39a2 <start_horizontal_speed_control_right+0x13a>
    3996:	80 ec       	ldi	r24, 0xC0	; 192
    3998:	9d e5       	ldi	r25, 0x5D	; 93
    399a:	90 93 1f 04 	sts	0x041F, r25
    399e:	80 93 1e 04 	sts	0x041E, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    39a2:	80 91 1e 04 	lds	r24, 0x041E
    39a6:	90 91 1f 04 	lds	r25, 0x041F
    39aa:	80 54       	subi	r24, 0x40	; 64
    39ac:	92 4a       	sbci	r25, 0xA2	; 162
    39ae:	34 f4       	brge	.+12     	; 0x39bc <start_horizontal_speed_control_right+0x154>
    39b0:	80 e4       	ldi	r24, 0x40	; 64
    39b2:	92 ea       	ldi	r25, 0xA2	; 162
    39b4:	90 93 1f 04 	sts	0x041F, r25
    39b8:	80 93 1e 04 	sts	0x041E, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    39bc:	80 91 1e 04 	lds	r24, 0x041E
    39c0:	90 91 1f 04 	lds	r25, 0x041F
    39c4:	74 e0       	ldi	r23, 0x04	; 4
    39c6:	95 95       	asr	r25
    39c8:	87 95       	ror	r24
    39ca:	7a 95       	dec	r23
    39cc:	e1 f7       	brne	.-8      	; 0x39c6 <start_horizontal_speed_control_right+0x15e>
    39ce:	91 83       	std	Z+1, r25	; 0x01
    39d0:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    39d2:	18 16       	cp	r1, r24
    39d4:	19 06       	cpc	r1, r25
    39d6:	14 f4       	brge	.+4      	; 0x39dc <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    39d8:	4e 96       	adiw	r24, 0x1e	; 30
    39da:	03 c0       	rjmp	.+6      	; 0x39e2 <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    39dc:	00 97       	sbiw	r24, 0x00	; 0
    39de:	19 f0       	breq	.+6      	; 0x39e6 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    39e0:	4e 97       	sbiw	r24, 0x1e	; 30
    39e2:	91 83       	std	Z+1, r25	; 0x01
    39e4:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    39e6:	80 81       	ld	r24, Z
    39e8:	91 81       	ldd	r25, Z+1	; 0x01
    39ea:	81 50       	subi	r24, 0x01	; 1
    39ec:	92 40       	sbci	r25, 0x02	; 2
    39ee:	24 f0       	brlt	.+8      	; 0x39f8 <start_horizontal_speed_control_right+0x190>
    39f0:	80 e0       	ldi	r24, 0x00	; 0
    39f2:	92 e0       	ldi	r25, 0x02	; 2
    39f4:	91 83       	std	Z+1, r25	; 0x01
    39f6:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    39f8:	80 81       	ld	r24, Z
    39fa:	91 81       	ldd	r25, Z+1	; 0x01
    39fc:	80 50       	subi	r24, 0x00	; 0
    39fe:	9e 4f       	sbci	r25, 0xFE	; 254
    3a00:	24 f4       	brge	.+8      	; 0x3a0a <start_horizontal_speed_control_right+0x1a2>
    3a02:	80 e0       	ldi	r24, 0x00	; 0
    3a04:	9e ef       	ldi	r25, 0xFE	; 254
    3a06:	91 83       	std	Z+1, r25	; 0x01
    3a08:	80 83       	st	Z, r24
    3a0a:	08 95       	ret

00003a0c <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    3a0c:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    3a0e:	80 81       	ld	r24, Z
    3a10:	91 81       	ldd	r25, Z+1	; 0x01
    3a12:	89 2b       	or	r24, r25
    3a14:	69 f4       	brne	.+26     	; 0x3a30 <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    3a16:	10 92 23 04 	sts	0x0423, r1
    3a1a:	10 92 22 04 	sts	0x0422, r1
		delta_left_speed_current = 0;
    3a1e:	10 92 00 06 	sts	0x0600, r1
    3a22:	10 92 ff 05 	sts	0x05FF, r1
		delta_left_speed_prev = 0;
    3a26:	10 92 84 09 	sts	0x0984, r1
    3a2a:	10 92 83 09 	sts	0x0983, r1
    3a2e:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    3a30:	60 91 ff 05 	lds	r22, 0x05FF
    3a34:	70 91 00 06 	lds	r23, 0x0600
    3a38:	70 93 84 09 	sts	0x0984, r23
    3a3c:	60 93 83 09 	sts	0x0983, r22
	if(*pwm_left >= 0) {
    3a40:	80 81       	ld	r24, Z
    3a42:	91 81       	ldd	r25, Z+1	; 0x01
    3a44:	40 91 12 04 	lds	r20, 0x0412
    3a48:	50 91 13 04 	lds	r21, 0x0413
    3a4c:	97 fd       	sbrc	r25, 7
    3a4e:	03 c0       	rjmp	.+6      	; 0x3a56 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    3a50:	84 1b       	sub	r24, r20
    3a52:	95 0b       	sbc	r25, r21
    3a54:	02 c0       	rjmp	.+4      	; 0x3a5a <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    3a56:	84 0f       	add	r24, r20
    3a58:	95 1f       	adc	r25, r21
    3a5a:	90 93 00 06 	sts	0x0600, r25
    3a5e:	80 93 ff 05 	sts	0x05FF, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    3a62:	20 91 ff 05 	lds	r18, 0x05FF
    3a66:	30 91 00 06 	lds	r19, 0x0600
    3a6a:	80 91 22 04 	lds	r24, 0x0422
    3a6e:	90 91 23 04 	lds	r25, 0x0423
    3a72:	82 0f       	add	r24, r18
    3a74:	93 1f       	adc	r25, r19
    3a76:	90 93 23 04 	sts	0x0423, r25
    3a7a:	80 93 22 04 	sts	0x0422, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3a7e:	46 e0       	ldi	r20, 0x06	; 6
    3a80:	81 34       	cpi	r24, 0x41	; 65
    3a82:	94 07       	cpc	r25, r20
    3a84:	1c f0       	brlt	.+6      	; 0x3a8c <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3a86:	80 e4       	ldi	r24, 0x40	; 64
    3a88:	96 e0       	ldi	r25, 0x06	; 6
    3a8a:	05 c0       	rjmp	.+10     	; 0x3a96 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3a8c:	80 5c       	subi	r24, 0xC0	; 192
    3a8e:	99 4f       	sbci	r25, 0xF9	; 249
    3a90:	34 f4       	brge	.+12     	; 0x3a9e <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    3a92:	80 ec       	ldi	r24, 0xC0	; 192
    3a94:	99 ef       	ldi	r25, 0xF9	; 249
    3a96:	90 93 23 04 	sts	0x0423, r25
    3a9a:	80 93 22 04 	sts	0x0422, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3a9e:	40 91 22 04 	lds	r20, 0x0422
    3aa2:	50 91 23 04 	lds	r21, 0x0423
    3aa6:	44 0f       	add	r20, r20
    3aa8:	55 1f       	adc	r21, r21
    3aaa:	89 e1       	ldi	r24, 0x19	; 25
    3aac:	90 e0       	ldi	r25, 0x00	; 0
    3aae:	dc 01       	movw	r26, r24
    3ab0:	2a 9f       	mul	r18, r26
    3ab2:	c0 01       	movw	r24, r0
    3ab4:	2b 9f       	mul	r18, r27
    3ab6:	90 0d       	add	r25, r0
    3ab8:	3a 9f       	mul	r19, r26
    3aba:	90 0d       	add	r25, r0
    3abc:	11 24       	eor	r1, r1
    3abe:	48 0f       	add	r20, r24
    3ac0:	59 1f       	adc	r21, r25
    3ac2:	cb 01       	movw	r24, r22
    3ac4:	82 1b       	sub	r24, r18
    3ac6:	93 0b       	sbc	r25, r19
    3ac8:	9c 01       	movw	r18, r24
    3aca:	88 0f       	add	r24, r24
    3acc:	99 1f       	adc	r25, r25
    3ace:	82 0f       	add	r24, r18
    3ad0:	93 1f       	adc	r25, r19
    3ad2:	48 0f       	add	r20, r24
    3ad4:	59 1f       	adc	r21, r25
    3ad6:	80 81       	ld	r24, Z
    3ad8:	91 81       	ldd	r25, Z+1	; 0x01
    3ada:	33 e0       	ldi	r19, 0x03	; 3
    3adc:	88 0f       	add	r24, r24
    3ade:	99 1f       	adc	r25, r25
    3ae0:	3a 95       	dec	r19
    3ae2:	e1 f7       	brne	.-8      	; 0x3adc <start_horizontal_speed_control_left+0xd0>
    3ae4:	48 0f       	add	r20, r24
    3ae6:	59 1f       	adc	r21, r25
    3ae8:	50 93 21 04 	sts	0x0421, r21
    3aec:	40 93 20 04 	sts	0x0420, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3af0:	57 ff       	sbrs	r21, 7
    3af2:	0d c0       	rjmp	.+26     	; 0x3b0e <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    3af4:	81 81       	ldd	r24, Z+1	; 0x01
    3af6:	99 27       	eor	r25, r25
    3af8:	87 fd       	sbrc	r24, 7
    3afa:	90 95       	com	r25
    3afc:	99 0f       	add	r25, r25
    3afe:	88 0b       	sbc	r24, r24
    3b00:	98 2f       	mov	r25, r24
    3b02:	84 23       	and	r24, r20
    3b04:	95 23       	and	r25, r21
    3b06:	90 93 21 04 	sts	0x0421, r25
    3b0a:	80 93 20 04 	sts	0x0420, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    3b0e:	80 91 20 04 	lds	r24, 0x0420
    3b12:	90 91 21 04 	lds	r25, 0x0421
    3b16:	18 16       	cp	r1, r24
    3b18:	19 06       	cpc	r1, r25
    3b1a:	44 f4       	brge	.+16     	; 0x3b2c <start_horizontal_speed_control_left+0x120>
    3b1c:	80 81       	ld	r24, Z
    3b1e:	91 81       	ldd	r25, Z+1	; 0x01
    3b20:	97 ff       	sbrs	r25, 7
    3b22:	04 c0       	rjmp	.+8      	; 0x3b2c <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    3b24:	10 92 21 04 	sts	0x0421, r1
    3b28:	10 92 20 04 	sts	0x0420, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    3b2c:	80 91 20 04 	lds	r24, 0x0420
    3b30:	90 91 21 04 	lds	r25, 0x0421
    3b34:	81 5c       	subi	r24, 0xC1	; 193
    3b36:	9d 45       	sbci	r25, 0x5D	; 93
    3b38:	34 f0       	brlt	.+12     	; 0x3b46 <start_horizontal_speed_control_left+0x13a>
    3b3a:	80 ec       	ldi	r24, 0xC0	; 192
    3b3c:	9d e5       	ldi	r25, 0x5D	; 93
    3b3e:	90 93 21 04 	sts	0x0421, r25
    3b42:	80 93 20 04 	sts	0x0420, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3b46:	80 91 20 04 	lds	r24, 0x0420
    3b4a:	90 91 21 04 	lds	r25, 0x0421
    3b4e:	80 54       	subi	r24, 0x40	; 64
    3b50:	92 4a       	sbci	r25, 0xA2	; 162
    3b52:	34 f4       	brge	.+12     	; 0x3b60 <start_horizontal_speed_control_left+0x154>
    3b54:	80 e4       	ldi	r24, 0x40	; 64
    3b56:	92 ea       	ldi	r25, 0xA2	; 162
    3b58:	90 93 21 04 	sts	0x0421, r25
    3b5c:	80 93 20 04 	sts	0x0420, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    3b60:	80 91 20 04 	lds	r24, 0x0420
    3b64:	90 91 21 04 	lds	r25, 0x0421
    3b68:	b4 e0       	ldi	r27, 0x04	; 4
    3b6a:	95 95       	asr	r25
    3b6c:	87 95       	ror	r24
    3b6e:	ba 95       	dec	r27
    3b70:	e1 f7       	brne	.-8      	; 0x3b6a <start_horizontal_speed_control_left+0x15e>
    3b72:	91 83       	std	Z+1, r25	; 0x01
    3b74:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    3b76:	18 16       	cp	r1, r24
    3b78:	19 06       	cpc	r1, r25
    3b7a:	14 f4       	brge	.+4      	; 0x3b80 <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3b7c:	4e 96       	adiw	r24, 0x1e	; 30
    3b7e:	03 c0       	rjmp	.+6      	; 0x3b86 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    3b80:	00 97       	sbiw	r24, 0x00	; 0
    3b82:	19 f0       	breq	.+6      	; 0x3b8a <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    3b84:	4e 97       	sbiw	r24, 0x1e	; 30
    3b86:	91 83       	std	Z+1, r25	; 0x01
    3b88:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3b8a:	80 81       	ld	r24, Z
    3b8c:	91 81       	ldd	r25, Z+1	; 0x01
    3b8e:	81 50       	subi	r24, 0x01	; 1
    3b90:	92 40       	sbci	r25, 0x02	; 2
    3b92:	24 f0       	brlt	.+8      	; 0x3b9c <start_horizontal_speed_control_left+0x190>
    3b94:	80 e0       	ldi	r24, 0x00	; 0
    3b96:	92 e0       	ldi	r25, 0x02	; 2
    3b98:	91 83       	std	Z+1, r25	; 0x01
    3b9a:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3b9c:	80 81       	ld	r24, Z
    3b9e:	91 81       	ldd	r25, Z+1	; 0x01
    3ba0:	80 50       	subi	r24, 0x00	; 0
    3ba2:	9e 4f       	sbci	r25, 0xFE	; 254
    3ba4:	24 f4       	brge	.+8      	; 0x3bae <start_horizontal_speed_control_left+0x1a2>
    3ba6:	80 e0       	ldi	r24, 0x00	; 0
    3ba8:	9e ef       	ldi	r25, 0xFE	; 254
    3baa:	91 83       	std	Z+1, r25	; 0x01
    3bac:	80 83       	st	Z, r24
    3bae:	08 95       	ret

00003bb0 <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    3bb0:	20 91 31 04 	lds	r18, 0x0431
    3bb4:	80 e0       	ldi	r24, 0x00	; 0
    3bb6:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    3bb8:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3bba:	37 e2       	ldi	r19, 0x27	; 39
    3bbc:	80 31       	cpi	r24, 0x10	; 16
    3bbe:	93 07       	cpc	r25, r19
    3bc0:	08 f0       	brcs	.+2      	; 0x3bc4 <SPI_WAIT+0x14>
    3bc2:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    3bc4:	0d b4       	in	r0, 0x2d	; 45
    3bc6:	07 fe       	sbrs	r0, 7
    3bc8:	f7 cf       	rjmp	.-18     	; 0x3bb8 <SPI_WAIT+0x8>
    3bca:	20 93 31 04 	sts	0x0431, r18
			return;
		}
	}
}
    3bce:	08 95       	ret

00003bd0 <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    3bd0:	84 b1       	in	r24, 0x04	; 4
    3bd2:	80 7f       	andi	r24, 0xF0	; 240
    3bd4:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    3bd6:	84 b1       	in	r24, 0x04	; 4
    3bd8:	87 60       	ori	r24, 0x07	; 7
    3bda:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3bdc:	80 e5       	ldi	r24, 0x50	; 80
    3bde:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    3be0:	8d b5       	in	r24, 0x2d	; 45
    3be2:	81 60       	ori	r24, 0x01	; 1
    3be4:	8d bd       	out	0x2d, r24	; 45

}
    3be6:	08 95       	ret

00003be8 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    3be8:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    3bea:	1d bc       	out	0x2d, r1	; 45
}
    3bec:	08 95       	ret

00003bee <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    3bee:	df 92       	push	r13
    3bf0:	ef 92       	push	r14
    3bf2:	ff 92       	push	r15
    3bf4:	0f 93       	push	r16
    3bf6:	1f 93       	push	r17
    3bf8:	cf 93       	push	r28
    3bfa:	df 93       	push	r29
    3bfc:	7c 01       	movw	r14, r24
    3bfe:	d4 2e       	mov	r13, r20
    3c00:	8b 01       	movw	r16, r22
    3c02:	c0 e0       	ldi	r28, 0x00	; 0
    3c04:	d0 e0       	ldi	r29, 0x00	; 0
    3c06:	10 c0       	rjmp	.+32     	; 0x3c28 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3c08:	f7 01       	movw	r30, r14
    3c0a:	ec 0f       	add	r30, r28
    3c0c:	fd 1f       	adc	r31, r29
    3c0e:	80 81       	ld	r24, Z
    3c10:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3c12:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <SPI_WAIT>
		  if(spiCommError) {
    3c16:	80 91 31 04 	lds	r24, 0x0431
    3c1a:	88 23       	and	r24, r24
    3c1c:	39 f4       	brne	.+14     	; 0x3c2c <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    3c1e:	8e b5       	in	r24, 0x2e	; 46
    3c20:	f8 01       	movw	r30, r16
    3c22:	81 93       	st	Z+, r24
    3c24:	8f 01       	movw	r16, r30
    3c26:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3c28:	cd 15       	cp	r28, r13
    3c2a:	70 f3       	brcs	.-36     	; 0x3c08 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    3c2c:	df 91       	pop	r29
    3c2e:	cf 91       	pop	r28
    3c30:	1f 91       	pop	r17
    3c32:	0f 91       	pop	r16
    3c34:	ff 90       	pop	r15
    3c36:	ef 90       	pop	r14
    3c38:	df 90       	pop	r13
    3c3a:	08 95       	ret

00003c3c <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    3c3c:	0f 93       	push	r16
    3c3e:	1f 93       	push	r17
    3c40:	cf 93       	push	r28
    3c42:	df 93       	push	r29
    3c44:	06 2f       	mov	r16, r22
    3c46:	ec 01       	movw	r28, r24
    3c48:	10 e0       	ldi	r17, 0x00	; 0
    3c4a:	09 c0       	rjmp	.+18     	; 0x3c5e <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3c4c:	89 91       	ld	r24, Y+
    3c4e:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    3c50:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <SPI_WAIT>
		  if(spiCommError) {
    3c54:	80 91 31 04 	lds	r24, 0x0431
    3c58:	88 23       	and	r24, r24
    3c5a:	19 f4       	brne	.+6      	; 0x3c62 <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3c5c:	1f 5f       	subi	r17, 0xFF	; 255
    3c5e:	10 17       	cp	r17, r16
    3c60:	a8 f3       	brcs	.-22     	; 0x3c4c <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    3c62:	df 91       	pop	r29
    3c64:	cf 91       	pop	r28
    3c66:	1f 91       	pop	r17
    3c68:	0f 91       	pop	r16
    3c6a:	08 95       	ret

00003c6c <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3c6c:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3c6e:	0e 94 d8 1d 	call	0x3bb0	; 0x3bb0 <SPI_WAIT>
    return SPDR;
    3c72:	8e b5       	in	r24, 0x2e	; 46
}
    3c74:	08 95       	ret

00003c76 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    3c76:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3c7a:	10 92 bc 00 	sts	0x00BC, r1
}
    3c7e:	08 95       	ret

00003c80 <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    3c80:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    3c82:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    3c84:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3c88:	81 e0       	ldi	r24, 0x01	; 1
    3c8a:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3c8e:	08 95       	ret

00003c90 <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    3c90:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3c92:	84 ea       	ldi	r24, 0xA4	; 164
    3c94:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3c98:	80 91 bc 00 	lds	r24, 0x00BC
    3c9c:	87 ff       	sbrs	r24, 7
    3c9e:	fc cf       	rjmp	.-8      	; 0x3c98 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3ca0:	80 91 b9 00 	lds	r24, 0x00B9
    3ca4:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    3ca6:	88 30       	cpi	r24, 0x08	; 8
    3ca8:	21 f0       	breq	.+8      	; 0x3cb2 <i2c_start+0x22>
    3caa:	80 31       	cpi	r24, 0x10	; 16
    3cac:	11 f0       	breq	.+4      	; 0x3cb2 <i2c_start+0x22>
    3cae:	81 e0       	ldi	r24, 0x01	; 1
    3cb0:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    3cb2:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    3cb6:	84 e8       	ldi	r24, 0x84	; 132
    3cb8:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3cbc:	80 91 bc 00 	lds	r24, 0x00BC
    3cc0:	87 ff       	sbrs	r24, 7
    3cc2:	fc cf       	rjmp	.-8      	; 0x3cbc <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    3cc4:	90 91 b9 00 	lds	r25, 0x00B9
    3cc8:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3cca:	98 31       	cpi	r25, 0x18	; 24
    3ccc:	11 f4       	brne	.+4      	; 0x3cd2 <i2c_start+0x42>
    3cce:	80 e0       	ldi	r24, 0x00	; 0
    3cd0:	08 95       	ret
    3cd2:	80 e0       	ldi	r24, 0x00	; 0
    3cd4:	90 34       	cpi	r25, 0x40	; 64
    3cd6:	09 f0       	breq	.+2      	; 0x3cda <i2c_start+0x4a>
    3cd8:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3cda:	08 95       	ret

00003cdc <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3cdc:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3cde:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3ce0:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3ce2:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3ce4:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3ce8:	80 91 bc 00 	lds	r24, 0x00BC
    3cec:	87 ff       	sbrs	r24, 7
    3cee:	fc cf       	rjmp	.-8      	; 0x3ce8 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3cf0:	80 91 b9 00 	lds	r24, 0x00B9
    3cf4:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    3cf6:	88 30       	cpi	r24, 0x08	; 8
    3cf8:	11 f0       	breq	.+4      	; 0x3cfe <i2c_start_wait+0x22>
    3cfa:	80 31       	cpi	r24, 0x10	; 16
    3cfc:	99 f7       	brne	.-26     	; 0x3ce4 <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    3cfe:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    3d02:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    3d06:	80 91 bc 00 	lds	r24, 0x00BC
    3d0a:	87 ff       	sbrs	r24, 7
    3d0c:	fc cf       	rjmp	.-8      	; 0x3d06 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    3d0e:	80 91 b9 00 	lds	r24, 0x00B9
    3d12:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    3d14:	80 32       	cpi	r24, 0x20	; 32
    3d16:	11 f0       	breq	.+4      	; 0x3d1c <i2c_start_wait+0x40>
    3d18:	88 35       	cpi	r24, 0x58	; 88
    3d1a:	39 f4       	brne	.+14     	; 0x3d2a <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3d1c:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    3d20:	80 91 bc 00 	lds	r24, 0x00BC
    3d24:	84 fd       	sbrc	r24, 4
    3d26:	fc cf       	rjmp	.-8      	; 0x3d20 <i2c_start_wait+0x44>
    3d28:	dd cf       	rjmp	.-70     	; 0x3ce4 <i2c_start_wait+0x8>
    3d2a:	08 95       	ret

00003d2c <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    3d2c:	0e 94 48 1e 	call	0x3c90	; 0x3c90 <i2c_start>

}/* i2c_rep_start */
    3d30:	08 95       	ret

00003d32 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    3d32:	84 e9       	ldi	r24, 0x94	; 148
    3d34:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    3d38:	80 91 bc 00 	lds	r24, 0x00BC
    3d3c:	84 fd       	sbrc	r24, 4
    3d3e:	fc cf       	rjmp	.-8      	; 0x3d38 <i2c_stop+0x6>

}/* i2c_stop */
    3d40:	08 95       	ret

00003d42 <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    3d42:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    3d46:	84 e8       	ldi	r24, 0x84	; 132
    3d48:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3d4c:	80 91 bc 00 	lds	r24, 0x00BC
    3d50:	87 ff       	sbrs	r24, 7
    3d52:	fc cf       	rjmp	.-8      	; 0x3d4c <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    3d54:	80 91 b9 00 	lds	r24, 0x00B9
    3d58:	90 e0       	ldi	r25, 0x00	; 0
    3d5a:	88 7f       	andi	r24, 0xF8	; 248
    3d5c:	88 32       	cpi	r24, 0x28	; 40
    3d5e:	09 f0       	breq	.+2      	; 0x3d62 <i2c_write+0x20>
    3d60:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    3d62:	89 2f       	mov	r24, r25
    3d64:	08 95       	ret

00003d66 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    3d66:	84 ec       	ldi	r24, 0xC4	; 196
    3d68:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3d6c:	80 91 bc 00 	lds	r24, 0x00BC
    3d70:	87 ff       	sbrs	r24, 7
    3d72:	fc cf       	rjmp	.-8      	; 0x3d6c <i2c_readAck+0x6>

    return TWDR;
    3d74:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3d78:	08 95       	ret

00003d7a <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3d7a:	84 e8       	ldi	r24, 0x84	; 132
    3d7c:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    3d80:	80 91 bc 00 	lds	r24, 0x00BC
    3d84:	87 ff       	sbrs	r24, 7
    3d86:	fc cf       	rjmp	.-8      	; 0x3d80 <i2c_readNak+0x6>
	
    return TWDR;
    3d88:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3d8c:	08 95       	ret

00003d8e <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3d8e:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    3d92:	80 e1       	ldi	r24, 0x10	; 16
    3d94:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    3d98:	e0 ec       	ldi	r30, 0xC0	; 192
    3d9a:	f0 e0       	ldi	r31, 0x00	; 0
    3d9c:	80 81       	ld	r24, Z
    3d9e:	82 60       	ori	r24, 0x02	; 2
    3da0:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    3da2:	e1 ec       	ldi	r30, 0xC1	; 193
    3da4:	f0 e0       	ldi	r31, 0x00	; 0
    3da6:	80 81       	ld	r24, Z
    3da8:	88 69       	ori	r24, 0x98	; 152
    3daa:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3dac:	e2 ec       	ldi	r30, 0xC2	; 194
    3dae:	f0 e0       	ldi	r31, 0x00	; 0
    3db0:	80 81       	ld	r24, Z
    3db2:	86 60       	ori	r24, 0x06	; 6
    3db4:	80 83       	st	Z, r24



}
    3db6:	08 95       	ret

00003db8 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    3db8:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3dbc:	80 e1       	ldi	r24, 0x10	; 16
    3dbe:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    3dc2:	e8 ec       	ldi	r30, 0xC8	; 200
    3dc4:	f0 e0       	ldi	r31, 0x00	; 0
    3dc6:	80 81       	ld	r24, Z
    3dc8:	82 60       	ori	r24, 0x02	; 2
    3dca:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3dcc:	e9 ec       	ldi	r30, 0xC9	; 201
    3dce:	f0 e0       	ldi	r31, 0x00	; 0
    3dd0:	80 81       	ld	r24, Z
    3dd2:	88 61       	ori	r24, 0x18	; 24
    3dd4:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    3dd6:	ea ec       	ldi	r30, 0xCA	; 202
    3dd8:	f0 e0       	ldi	r31, 0x00	; 0
    3dda:	80 81       	ld	r24, Z
    3ddc:	86 60       	ori	r24, 0x06	; 6
    3dde:	80 83       	st	Z, r24

}
    3de0:	08 95       	ret

00003de2 <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    3de2:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    3de6:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    3dea:	10 92 c2 00 	sts	0x00C2, r1

}
    3dee:	08 95       	ret

00003df0 <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    3df0:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    3df2:	80 91 c0 00 	lds	r24, 0x00C0
    3df6:	85 ff       	sbrs	r24, 5
    3df8:	fc cf       	rjmp	.-8      	; 0x3df2 <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    3dfa:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    3dfe:	66 23       	and	r22, r22
    3e00:	21 f0       	breq	.+8      	; 0x3e0a <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    3e02:	80 91 c0 00 	lds	r24, 0x00C0
    3e06:	86 ff       	sbrs	r24, 6
    3e08:	fc cf       	rjmp	.-8      	; 0x3e02 <usart0Transmit+0x12>
    3e0a:	08 95       	ret

00003e0c <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    3e0c:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    3e0e:	80 91 c8 00 	lds	r24, 0x00C8
    3e12:	85 ff       	sbrs	r24, 5
    3e14:	fc cf       	rjmp	.-8      	; 0x3e0e <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    3e16:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    3e1a:	66 23       	and	r22, r22
    3e1c:	21 f0       	breq	.+8      	; 0x3e26 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    3e1e:	80 91 c8 00 	lds	r24, 0x00C8
    3e22:	86 ff       	sbrs	r24, 6
    3e24:	fc cf       	rjmp	.-8      	; 0x3e1e <usart1Transmit+0x12>
    3e26:	08 95       	ret

00003e28 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3e28:	80 91 c0 00 	lds	r24, 0x00C0
    3e2c:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    3e2e:	88 1f       	adc	r24, r24
    3e30:	88 27       	eor	r24, r24
    3e32:	88 1f       	adc	r24, r24
    3e34:	08 95       	ret

00003e36 <usart0Receive>:

unsigned char usart0Receive() {
    3e36:	20 e0       	ldi	r18, 0x00	; 0
    3e38:	30 e0       	ldi	r19, 0x00	; 0
    3e3a:	05 c0       	rjmp	.+10     	; 0x3e46 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    3e3c:	81 e0       	ldi	r24, 0x01	; 1
    3e3e:	80 93 34 04 	sts	0x0434, r24
    3e42:	80 e0       	ldi	r24, 0x00	; 0
    3e44:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3e46:	80 91 c0 00 	lds	r24, 0x00C0
    3e4a:	87 ff       	sbrs	r24, 7
    3e4c:	03 c0       	rjmp	.+6      	; 0x3e54 <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3e4e:	80 91 c6 00 	lds	r24, 0x00C6

}
    3e52:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    3e54:	2f 5f       	subi	r18, 0xFF	; 255
    3e56:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    3e58:	27 39       	cpi	r18, 0x97	; 151
    3e5a:	31 05       	cpc	r19, r1
    3e5c:	a1 f7       	brne	.-24     	; 0x3e46 <usart0Receive+0x10>
    3e5e:	ee cf       	rjmp	.-36     	; 0x3e3c <usart0Receive+0x6>

00003e60 <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    3e60:	1f 92       	push	r1
    3e62:	0f 92       	push	r0
    3e64:	0f b6       	in	r0, 0x3f	; 63
    3e66:	0f 92       	push	r0
    3e68:	0b b6       	in	r0, 0x3b	; 59
    3e6a:	0f 92       	push	r0
    3e6c:	11 24       	eor	r1, r1
    3e6e:	2f 93       	push	r18
    3e70:	8f 93       	push	r24
    3e72:	9f 93       	push	r25
    3e74:	ef 93       	push	r30
    3e76:	ff 93       	push	r31
	byteCount++;
    3e78:	80 91 35 04 	lds	r24, 0x0435
    3e7c:	90 91 36 04 	lds	r25, 0x0436
    3e80:	01 96       	adiw	r24, 0x01	; 1
    3e82:	90 93 36 04 	sts	0x0436, r25
    3e86:	80 93 35 04 	sts	0x0435, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3e8a:	81 50       	subi	r24, 0x01	; 1
    3e8c:	91 40       	sbci	r25, 0x01	; 1
    3e8e:	60 f4       	brcc	.+24     	; 0x3ea8 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    3e90:	80 91 37 05 	lds	r24, 0x0537
    3e94:	90 91 c6 00 	lds	r25, 0x00C6
    3e98:	e8 2f       	mov	r30, r24
    3e9a:	f0 e0       	ldi	r31, 0x00	; 0
    3e9c:	e9 5c       	subi	r30, 0xC9	; 201
    3e9e:	fb 4f       	sbci	r31, 0xFB	; 251
    3ea0:	90 83       	st	Z, r25
		nextByteIndex++;
    3ea2:	8f 5f       	subi	r24, 0xFF	; 255
    3ea4:	80 93 37 05 	sts	0x0537, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    3ea8:	ff 91       	pop	r31
    3eaa:	ef 91       	pop	r30
    3eac:	9f 91       	pop	r25
    3eae:	8f 91       	pop	r24
    3eb0:	2f 91       	pop	r18
    3eb2:	0f 90       	pop	r0
    3eb4:	0b be       	out	0x3b, r0	; 59
    3eb6:	0f 90       	pop	r0
    3eb8:	0f be       	out	0x3f, r0	; 63
    3eba:	0f 90       	pop	r0
    3ebc:	1f 90       	pop	r1
    3ebe:	18 95       	reti

00003ec0 <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    3ec0:	86 b1       	in	r24, 0x06	; 6
    3ec2:	46 b1       	in	r20, 0x06	; 6
    3ec4:	26 b1       	in	r18, 0x06	; 6
    3ec6:	66 b1       	in	r22, 0x06	; 6
    3ec8:	30 e0       	ldi	r19, 0x00	; 0
    3eca:	28 70       	andi	r18, 0x08	; 8
    3ecc:	30 70       	andi	r19, 0x00	; 0
    3ece:	f3 e0       	ldi	r31, 0x03	; 3
    3ed0:	35 95       	asr	r19
    3ed2:	27 95       	ror	r18
    3ed4:	fa 95       	dec	r31
    3ed6:	e1 f7       	brne	.-8      	; 0x3ed0 <getSelector+0x10>
    3ed8:	22 0f       	add	r18, r18
    3eda:	33 1f       	adc	r19, r19
    3edc:	50 e0       	ldi	r21, 0x00	; 0
    3ede:	44 70       	andi	r20, 0x04	; 4
    3ee0:	50 70       	andi	r21, 0x00	; 0
    3ee2:	55 95       	asr	r21
    3ee4:	47 95       	ror	r20
    3ee6:	55 95       	asr	r21
    3ee8:	47 95       	ror	r20
    3eea:	24 0f       	add	r18, r20
    3eec:	35 1f       	adc	r19, r21
    3eee:	22 0f       	add	r18, r18
    3ef0:	33 1f       	adc	r19, r19
    3ef2:	70 e0       	ldi	r23, 0x00	; 0
    3ef4:	62 70       	andi	r22, 0x02	; 2
    3ef6:	70 70       	andi	r23, 0x00	; 0
    3ef8:	75 95       	asr	r23
    3efa:	67 95       	ror	r22
    3efc:	26 0f       	add	r18, r22
    3efe:	37 1f       	adc	r19, r23
    3f00:	22 0f       	add	r18, r18
    3f02:	33 1f       	adc	r19, r19
    3f04:	81 70       	andi	r24, 0x01	; 1
}
    3f06:	82 0f       	add	r24, r18
    3f08:	08 95       	ret

00003f0a <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    3f0a:	1f 92       	push	r1
    3f0c:	0f 92       	push	r0
    3f0e:	0f b6       	in	r0, 0x3f	; 63
    3f10:	0f 92       	push	r0
    3f12:	11 24       	eor	r1, r1

}
    3f14:	0f 90       	pop	r0
    3f16:	0f be       	out	0x3f, r0	; 63
    3f18:	0f 90       	pop	r0
    3f1a:	1f 90       	pop	r1
    3f1c:	18 95       	reti

00003f1e <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    3f1e:	60 91 59 05 	lds	r22, 0x0559
    3f22:	70 91 5a 05 	lds	r23, 0x055A
	return clockTick;
}
    3f26:	80 91 5b 05 	lds	r24, 0x055B
    3f2a:	90 91 5c 05 	lds	r25, 0x055C
    3f2e:	08 95       	ret

00003f30 <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    3f30:	81 e0       	ldi	r24, 0x01	; 1
    3f32:	80 93 e8 03 	sts	0x03E8, r24
}
    3f36:	08 95       	ret

00003f38 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    3f38:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    3f3a:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    3f3c:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    3f3e:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    3f42:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    3f46:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3f4a:	8e ef       	ldi	r24, 0xFE	; 254
    3f4c:	9f e0       	ldi	r25, 0x0F	; 15
    3f4e:	0e 94 8e 31 	call	0x631c	; 0x631c <__eerd_word_m2560>
    3f52:	90 93 2f 04 	sts	0x042F, r25
    3f56:	80 93 2e 04 	sts	0x042E, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3f5a:	8d ef       	ldi	r24, 0xFD	; 253
    3f5c:	9f e0       	ldi	r25, 0x0F	; 15
    3f5e:	0e 94 86 31 	call	0x630c	; 0x630c <__eerd_byte_m2560>
    3f62:	98 2f       	mov	r25, r24
    3f64:	80 93 de 05 	sts	0x05DE, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3f68:	81 50       	subi	r24, 0x01	; 1
    3f6a:	8e 3f       	cpi	r24, 0xFE	; 254
    3f6c:	18 f4       	brcc	.+6      	; 0x3f74 <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3f6e:	90 93 66 00 	sts	0x0066, r25
    3f72:	08 c0       	rjmp	.+16     	; 0x3f84 <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    3f74:	60 91 66 00 	lds	r22, 0x0066
    3f78:	60 93 de 05 	sts	0x05DE, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3f7c:	8d ef       	ldi	r24, 0xFD	; 253
    3f7e:	9f e0       	ldi	r25, 0x0F	; 15
    3f80:	0e 94 94 31 	call	0x6328	; 0x6328 <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3f84:	20 91 2e 04 	lds	r18, 0x042E
    3f88:	30 91 2f 04 	lds	r19, 0x042F
    3f8c:	c9 01       	movw	r24, r18
    3f8e:	81 58       	subi	r24, 0x81	; 129
    3f90:	9c 40       	sbci	r25, 0x0C	; 12
    3f92:	03 97       	sbiw	r24, 0x03	; 3
    3f94:	10 f4       	brcc	.+4      	; 0x3f9a <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3f96:	10 92 60 05 	sts	0x0560, r1
	}

	if(rfAddress == 3200) {
    3f9a:	8c e0       	ldi	r24, 0x0C	; 12
    3f9c:	20 38       	cpi	r18, 0x80	; 128
    3f9e:	38 07       	cpc	r19, r24
    3fa0:	11 f4       	brne	.+4      	; 0x3fa6 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3fa2:	81 e0       	ldi	r24, 0x01	; 1
    3fa4:	04 c0       	rjmp	.+8      	; 0x3fae <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3fa6:	24 58       	subi	r18, 0x84	; 132
    3fa8:	3c 40       	sbci	r19, 0x0C	; 12
    3faa:	18 f0       	brcs	.+6      	; 0x3fb2 <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3fac:	82 e0       	ldi	r24, 0x02	; 2
    3fae:	80 93 60 05 	sts	0x0560, r24
	}

	initPortsIO();
    3fb2:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <initPortsIO>
	initAdc();
    3fb6:	0e 94 f5 00 	call	0x1ea	; 0x1ea <initAdc>
	initMotors();
    3fba:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <initMotors>
	initRGBleds();
    3fbe:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <initRGBleds>
	initSPI();
    3fc2:	0e 94 e8 1d 	call	0x3bd0	; 0x3bd0 <initSPI>
	mirf_init();
    3fc6:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <mirf_init>
	if(spiCommError==0) {
    3fca:	80 91 31 04 	lds	r24, 0x0431
    3fce:	88 23       	and	r24, r24
    3fd0:	29 f4       	brne	.+10     	; 0x3fdc <initPeripherals+0xa4>
		rfFlags |= 1;
    3fd2:	80 91 30 04 	lds	r24, 0x0430
    3fd6:	81 60       	ori	r24, 0x01	; 1
    3fd8:	80 93 30 04 	sts	0x0430, r24
	}
	initUsart0();
    3fdc:	0e 94 c7 1e 	call	0x3d8e	; 0x3d8e <initUsart0>
	initAccelerometer();
    3fe0:	0e 94 e3 18 	call	0x31c6	; 0x31c6 <initAccelerometer>
	init_ir_remote_control();
    3fe4:	0e 94 4a 08 	call	0x1094	; 0x1094 <init_ir_remote_control>

	sei();			// enable global interrupts
    3fe8:	78 94       	sei

	
}
    3fea:	08 95       	ret

00003fec <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3fec:	cf 93       	push	r28
    3fee:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3ff0:	9e e1       	ldi	r25, 0x1E	; 30
    3ff2:	89 9f       	mul	r24, r25
    3ff4:	e0 01       	movw	r28, r0
    3ff6:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3ff8:	80 91 68 00 	lds	r24, 0x0068
    3ffc:	8d 7f       	andi	r24, 0xFD	; 253
    3ffe:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    4002:	80 91 6c 00 	lds	r24, 0x006C
    4006:	8f 77       	andi	r24, 0x7F	; 127
    4008:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    400c:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    400e:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    4012:	80 91 7a 00 	lds	r24, 0x007A
    4016:	80 61       	ori	r24, 0x10	; 16
    4018:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    401c:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    4020:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    4024:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    4028:	88 b3       	in	r24, 0x18	; 24
    402a:	87 60       	ori	r24, 0x07	; 7
    402c:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    402e:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    4032:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    4036:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    403a:	89 b3       	in	r24, 0x19	; 25
    403c:	87 60       	ori	r24, 0x07	; 7
    403e:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    4040:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    4044:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    4048:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <closeUsart>
	closeSPI();
    404c:	0e 94 f4 1d 	call	0x3be8	; 0x3be8 <closeSPI>
	i2c_close();
    4050:	0e 94 3b 1e 	call	0x3c76	; 0x3c76 <i2c_close>

	// set port pins
	initPortsIO();
    4054:	0e 94 3e 15 	call	0x2a7c	; 0x2a7c <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    4058:	83 b7       	in	r24, 0x33	; 51
    405a:	8f 60       	ori	r24, 0x0F	; 15
    405c:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    405e:	81 e0       	ldi	r24, 0x01	; 1
    4060:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    4064:	80 91 b0 00 	lds	r24, 0x00B0
    4068:	8d 7f       	andi	r24, 0xFD	; 253
    406a:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    406e:	80 91 b1 00 	lds	r24, 0x00B1
    4072:	87 60       	ori	r24, 0x07	; 7
    4074:	80 93 b1 00 	sts	0x00B1, r24
    4078:	02 c0       	rjmp	.+4      	; 0x407e <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    407a:	88 95       	sleep
		pause--;
    407c:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    407e:	20 97       	sbiw	r28, 0x00	; 0
    4080:	e1 f7       	brne	.-8      	; 0x407a <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    4082:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    4084:	80 91 b1 00 	lds	r24, 0x00B1
    4088:	88 7f       	andi	r24, 0xF8	; 248
    408a:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    408e:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    4092:	80 91 b0 00 	lds	r24, 0x00B0
    4096:	82 60       	ori	r24, 0x02	; 2
    4098:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    409c:	8f ef       	ldi	r24, 0xFF	; 255
    409e:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    40a2:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    40a6:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    40aa:	10 92 17 04 	sts	0x0417, r1
    40ae:	10 92 16 04 	sts	0x0416, r1
	pwm_left = 0;
    40b2:	10 92 19 04 	sts	0x0419, r1
    40b6:	10 92 18 04 	sts	0x0418, r1
	initPeripherals();
    40ba:	0e 94 9c 1f 	call	0x3f38	; 0x3f38 <initPeripherals>

}
    40be:	df 91       	pop	r29
    40c0:	cf 91       	pop	r28
    40c2:	08 95       	ret

000040c4 <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > CLIFF_THR || proximityResult[10] > CLIFF_THR) {
    40c4:	80 91 94 03 	lds	r24, 0x0394
    40c8:	90 91 95 03 	lds	r25, 0x0395
    40cc:	85 5a       	subi	r24, 0xA5	; 165
    40ce:	91 40       	sbci	r25, 0x01	; 1
    40d0:	44 f4       	brge	.+16     	; 0x40e2 <gridEdgeDetected+0x1e>
    40d2:	20 e0       	ldi	r18, 0x00	; 0
    40d4:	80 91 96 03 	lds	r24, 0x0396
    40d8:	90 91 97 03 	lds	r25, 0x0397
    40dc:	85 5a       	subi	r24, 0xA5	; 165
    40de:	91 40       	sbci	r25, 0x01	; 1
    40e0:	0c f0       	brlt	.+2      	; 0x40e4 <gridEdgeDetected+0x20>
    40e2:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    40e4:	82 2f       	mov	r24, r18
    40e6:	08 95       	ret

000040e8 <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
    40e8:	cf 93       	push	r28
    40ea:	df 93       	push	r29
    40ec:	c0 e0       	ldi	r28, 0x00	; 0
    40ee:	d0 e0       	ldi	r29, 0x00	; 0

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    40f0:	8f e0       	ldi	r24, 0x0F	; 15
    40f2:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
			setRightSpeed(15);
    40f6:	8f e0       	ldi	r24, 0x0F	; 15
    40f8:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
			handleMotorsWithSpeedController();
    40fc:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
/*move forwared 1 grid step
*/
void moveForwardOne(){

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
    4100:	21 96       	adiw	r28, 0x01	; 1
    4102:	80 e8       	ldi	r24, 0x80	; 128
    4104:	c8 3e       	cpi	r28, 0xE8	; 232
    4106:	d8 07       	cpc	r29, r24
    4108:	99 f7       	brne	.-26     	; 0x40f0 <moveForwardOne+0x8>
			handleMotorsWithSpeedController();
	}

//	stopWait(1);
	
}
    410a:	df 91       	pop	r29
    410c:	cf 91       	pop	r28
    410e:	08 95       	ret

00004110 <moveForward>:
}


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
    4110:	0f 93       	push	r16
    4112:	1f 93       	push	r17
    4114:	cf 93       	push	r28
    4116:	df 93       	push	r29
    4118:	8c 01       	movw	r16, r24
    411a:	c0 e0       	ldi	r28, 0x00	; 0
    411c:	d0 e0       	ldi	r29, 0x00	; 0
    411e:	03 c0       	rjmp	.+6      	; 0x4126 <moveForward+0x16>
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
		moveForwardOne();
    4120:	0e 94 74 20 	call	0x40e8	; 0x40e8 <moveForwardOne>


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
    4124:	21 96       	adiw	r28, 0x01	; 1
    4126:	c0 17       	cp	r28, r16
    4128:	d1 07       	cpc	r29, r17
    412a:	d4 f3       	brlt	.-12     	; 0x4120 <moveForward+0x10>
		moveForwardOne();
	}
}
    412c:	df 91       	pop	r29
    412e:	cf 91       	pop	r28
    4130:	1f 91       	pop	r17
    4132:	0f 91       	pop	r16
    4134:	08 95       	ret

00004136 <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    4136:	88 23       	and	r24, r24
    4138:	41 f0       	breq	.+16     	; 0x414a <stopWait+0x14>
			setLeftSpeed(0);
    413a:	80 e0       	ldi	r24, 0x00	; 0
    413c:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
			setRightSpeed(0);
    4140:	80 e0       	ldi	r24, 0x00	; 0
    4142:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
			handleMotorsWithSpeedController();
    4146:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
    414a:	08 95       	ret

0000414c <turn180>:
}

/*
turn 180 degrees and face the direction it came from
*/
void turn180() {
    414c:	cf 93       	push	r28
    414e:	df 93       	push	r29
    4150:	c0 e0       	ldi	r28, 0x00	; 0
    4152:	d0 e0       	ldi	r29, 0x00	; 0
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
			setLeftSpeed(10);
    4154:	8a e0       	ldi	r24, 0x0A	; 10
    4156:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
			setRightSpeed(-10);
    415a:	86 ef       	ldi	r24, 0xF6	; 246
    415c:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
			handleMotorsWithSpeedController();  
    4160:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
*/
void turn180() {
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
    4164:	21 96       	adiw	r28, 0x01	; 1
    4166:	86 ed       	ldi	r24, 0xD6	; 214
    4168:	c8 3d       	cpi	r28, 0xD8	; 216
    416a:	d8 07       	cpc	r29, r24
    416c:	99 f7       	brne	.-26     	; 0x4154 <turn180+0x8>
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		

}
    416e:	df 91       	pop	r29
    4170:	cf 91       	pop	r28
    4172:	08 95       	ret

00004174 <turnRight>:

}

/*turns 90 degrees to the right
*/
void turnRight() {
    4174:	cf 93       	push	r28
    4176:	df 93       	push	r29
    4178:	c0 e0       	ldi	r28, 0x00	; 0
    417a:	d0 e0       	ldi	r29, 0x00	; 0

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    417c:	8a e0       	ldi	r24, 0x0A	; 10
    417e:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
			setRightSpeed(-10);
    4182:	86 ef       	ldi	r24, 0xF6	; 246
    4184:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
			handleMotorsWithSpeedController();  
    4188:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    418c:	21 96       	adiw	r28, 0x01	; 1
    418e:	8b e6       	ldi	r24, 0x6B	; 107
    4190:	cc 36       	cpi	r28, 0x6C	; 108
    4192:	d8 07       	cpc	r29, r24
    4194:	99 f7       	brne	.-26     	; 0x417c <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    4196:	df 91       	pop	r29
    4198:	cf 91       	pop	r28
    419a:	08 95       	ret

0000419c <turnLeft>:
static uint16_t gridMoveCount = 33000; 


/*turns 90 degrees to the left
*/
void turnLeft() {
    419c:	cf 93       	push	r28
    419e:	df 93       	push	r29
    41a0:	c0 e0       	ldi	r28, 0x00	; 0
    41a2:	d0 e0       	ldi	r29, 0x00	; 0
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(-10);
    41a4:	86 ef       	ldi	r24, 0xF6	; 246
    41a6:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
			setRightSpeed(10);
    41aa:	8a e0       	ldi	r24, 0x0A	; 10
    41ac:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
			handleMotorsWithSpeedController();  
    41b0:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    41b4:	21 96       	adiw	r28, 0x01	; 1
    41b6:	8b e6       	ldi	r24, 0x6B	; 107
    41b8:	cc 36       	cpi	r28, 0x6C	; 108
    41ba:	d8 07       	cpc	r29, r24
    41bc:	99 f7       	brne	.-26     	; 0x41a4 <turnLeft+0x8>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    41be:	df 91       	pop	r29
    41c0:	cf 91       	pop	r28
    41c2:	08 95       	ret

000041c4 <getMap>:
int myArray [cols] [rows] = { 	{0, 0, 1, 0},
                        		{0, 1, 0, 0},
                        		{0, 1, 0, 0},
                        		{0, 0, 0, 0}  };							

void getMap() {
    41c4:	cf 92       	push	r12
    41c6:	df 92       	push	r13
    41c8:	ef 92       	push	r14
    41ca:	ff 92       	push	r15
    41cc:	0f 93       	push	r16
    41ce:	1f 93       	push	r17
    41d0:	cf 93       	push	r28
    41d2:	df 93       	push	r29
    41d4:	00 e0       	ldi	r16, 0x00	; 0
    41d6:	10 e0       	ldi	r17, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    41d8:	99 e1       	ldi	r25, 0x19	; 25
    41da:	c9 2e       	mov	r12, r25
    41dc:	d1 2c       	mov	r13, r1
    41de:	35 c0       	rjmp	.+106    	; 0x424a <getMap+0x86>
  

    for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
	      	   
    		if (myArray[i][j] == 0)
    41e0:	88 81       	ld	r24, Y
    41e2:	99 81       	ldd	r25, Y+1	; 0x01
    41e4:	00 97       	sbiw	r24, 0x00	; 0
    41e6:	61 f4       	brne	.+24     	; 0x4200 <getMap+0x3c>
				{
       			    setLeftSpeed(10);
    41e8:	8a e0       	ldi	r24, 0x0A	; 10
    41ea:	90 e0       	ldi	r25, 0x00	; 0
    41ec:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
					setRightSpeed(10);	
    41f0:	8a e0       	ldi	r24, 0x0A	; 10
    41f2:	90 e0       	ldi	r25, 0x00	; 0
    41f4:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
					GREEN_LED1_ON;			
    41f8:	80 91 0b 01 	lds	r24, 0x010B
    41fc:	8d 7f       	andi	r24, 0xFD	; 253
    41fe:	0d c0       	rjmp	.+26     	; 0x421a <getMap+0x56>
	 			}                 
    		else if (myArray[i][j] == 1)
    4200:	01 97       	sbiw	r24, 0x01	; 1
    4202:	69 f4       	brne	.+26     	; 0x421e <getMap+0x5a>
				{
	    		//for (uint16_t counter = 0; counter<27500; counter ++ ){	    
				 // stopWait(1); 
				    setLeftSpeed(0);
    4204:	80 e0       	ldi	r24, 0x00	; 0
    4206:	90 e0       	ldi	r25, 0x00	; 0
    4208:	0e 94 52 11 	call	0x22a4	; 0x22a4 <setLeftSpeed>
					setRightSpeed(0);
    420c:	80 e0       	ldi	r24, 0x00	; 0
    420e:	90 e0       	ldi	r25, 0x00	; 0
    4210:	0e 94 8e 11 	call	0x231c	; 0x231c <setRightSpeed>
					//GREEN_LED3_ON;
					GREEN_LED1_OFF;
    4214:	80 91 0b 01 	lds	r24, 0x010B
    4218:	82 60       	ori	r24, 0x02	; 2
    421a:	80 93 0b 01 	sts	0x010B, r24
					//updateRedLed(255);		
	 			}
	 	//	stopWait(0);
    		//	}
		  
		handleMotorsWithSpeedController();
    421e:	0e 94 29 14 	call	0x2852	; 0x2852 <handleMotorsWithSpeedController>
    4222:	80 e4       	ldi	r24, 0x40	; 64
    4224:	9c e9       	ldi	r25, 0x9C	; 156
    4226:	f6 01       	movw	r30, r12
    4228:	31 97       	sbiw	r30, 0x01	; 1
    422a:	f1 f7       	brne	.-4      	; 0x4228 <getMap+0x64>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    422c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    422e:	d9 f7       	brne	.-10     	; 0x4226 <getMap+0x62>
void getMap() {
    
  

    for (int i = 0; i < cols; i++) {
    	for (int j = 0; j < rows; j++) {
    4230:	08 94       	sec
    4232:	e1 1c       	adc	r14, r1
    4234:	f1 1c       	adc	r15, r1
    4236:	22 96       	adiw	r28, 0x02	; 2
    4238:	84 e0       	ldi	r24, 0x04	; 4
    423a:	e8 16       	cp	r14, r24
    423c:	f1 04       	cpc	r15, r1
    423e:	81 f6       	brne	.-96     	; 0x41e0 <getMap+0x1c>

void getMap() {
    
  

    for (int i = 0; i < cols; i++) {
    4240:	0f 5f       	subi	r16, 0xFF	; 255
    4242:	1f 4f       	sbci	r17, 0xFF	; 255
    4244:	04 30       	cpi	r16, 0x04	; 4
    4246:	11 05       	cpc	r17, r1
    4248:	59 f0       	breq	.+22     	; 0x4260 <getMap+0x9c>
    424a:	e8 01       	movw	r28, r16
    424c:	83 e0       	ldi	r24, 0x03	; 3
    424e:	cc 0f       	add	r28, r28
    4250:	dd 1f       	adc	r29, r29
    4252:	8a 95       	dec	r24
    4254:	e1 f7       	brne	.-8      	; 0x424e <getMap+0x8a>
    4256:	c7 5e       	subi	r28, 0xE7	; 231
    4258:	dd 4f       	sbci	r29, 0xFD	; 253
    425a:	ee 24       	eor	r14, r14
    425c:	ff 24       	eor	r15, r15
    425e:	c0 cf       	rjmp	.-128    	; 0x41e0 <getMap+0x1c>
		handleMotorsWithSpeedController();
		_delay_ms(4000);
        }
     }
 
}
    4260:	df 91       	pop	r29
    4262:	cf 91       	pop	r28
    4264:	1f 91       	pop	r17
    4266:	0f 91       	pop	r16
    4268:	ff 90       	pop	r15
    426a:	ef 90       	pop	r14
    426c:	df 90       	pop	r13
    426e:	cf 90       	pop	r12
    4270:	08 95       	ret

00004272 <getData>:


void getData()
{
	
switch (demoState) {
    4272:	80 91 81 03 	lds	r24, 0x0381
    4276:	88 23       	and	r24, r24
    4278:	19 f0       	breq	.+6      	; 0x4280 <getData+0xe>
    427a:	81 30       	cpi	r24, 0x01	; 1
    427c:	29 f5       	brne	.+74     	; 0x42c8 <getData+0x56>
    427e:	0b c0       	rjmp	.+22     	; 0x4296 <getData+0x24>
case 0:
	irCommInit();
    4280:	0e 94 3b 2b 	call	0x5676	; 0x5676 <irCommInit>

	irCommRobotsNum = 4;	// total number of robots that exchange data
    4284:	84 e0       	ldi	r24, 0x04	; 4
    4286:	80 93 7c 05 	sts	0x057C, r24
	irCommRobotId = 3;	
    428a:	83 e0       	ldi	r24, 0x03	; 3
    428c:	80 93 7b 05 	sts	0x057B, r24
		irCommSendData(0x01);
		GREEN_LED5_ON;
		demoState = 1;
		} 
		else {
			demoState = 2;
    4290:	82 e0       	ldi	r24, 0x02	; 2
    4292:	80 93 81 03 	sts	0x0381, r24
		}
 case 1: 
    irCommTasks();
    4296:	0e 94 6c 22 	call	0x44d8	; 0x44d8 <irCommTasks>
	if(irCommDataSent()==1) {
    429a:	0e 94 82 21 	call	0x4304	; 0x4304 <irCommDataSent>
    429e:	81 30       	cpi	r24, 0x01	; 1
    42a0:	99 f4       	brne	.+38     	; 0x42c8 <getData+0x56>
		if(irCommRobotId < (irCommRobotsNum-1)) {
    42a2:	40 91 7b 05 	lds	r20, 0x057B
    42a6:	24 2f       	mov	r18, r20
    42a8:	30 e0       	ldi	r19, 0x00	; 0
    42aa:	80 91 7c 05 	lds	r24, 0x057C
    42ae:	90 e0       	ldi	r25, 0x00	; 0
    42b0:	01 97       	sbiw	r24, 0x01	; 1
    42b2:	28 17       	cp	r18, r24
    42b4:	39 07       	cpc	r19, r25
    42b6:	2c f4       	brge	.+10     	; 0x42c2 <getData+0x50>
			irCommSendData(irCommRobotId+1);
    42b8:	84 2f       	mov	r24, r20
    42ba:	8f 5f       	subi	r24, 0xFF	; 255
    42bc:	0e 94 79 21 	call	0x42f2	; 0x42f2 <irCommSendData>
    42c0:	08 95       	ret
		} else {
			irCommSendData(0x00);
    42c2:	80 e0       	ldi	r24, 0x00	; 0
    42c4:	0e 94 79 21 	call	0x42f2	; 0x42f2 <irCommSendData>
    42c8:	08 95       	ret

000042ca <irCommInitTransmitter>:
#include "irCommunication.h"


void irCommInitTransmitter() {
	irCommEnabled = IRCOMM_MODE_TRANSMIT;
    42ca:	82 e0       	ldi	r24, 0x02	; 2
    42cc:	80 93 64 05 	sts	0x0564, r24
	irCommState = IRCOMM_TX_IDLE_STATE;
    42d0:	81 e0       	ldi	r24, 0x01	; 1
    42d2:	80 93 67 05 	sts	0x0567, r24
}
    42d6:	08 95       	ret

000042d8 <irCommInitReceiver>:

void irCommInitReceiver() {
	irCommEnabled = IRCOMM_MODE_RECEIVE;
    42d8:	81 e0       	ldi	r24, 0x01	; 1
    42da:	80 93 64 05 	sts	0x0564, r24
	irCommState = IRCOMM_RX_IDLE_STATE;
    42de:	80 93 67 05 	sts	0x0567, r24
	irCommEnabledNext = IRCOMM_MODE_RECEIVE;
    42e2:	80 93 65 05 	sts	0x0565, r24
}
    42e6:	08 95       	ret

000042e8 <irCommDeinit>:
	irCommInitVars();
	irCommInitReceiver();
}

void irCommDeinit() {
	irCommEnabled = IRCOMM_MODE_SENSORS_SAMPLING;
    42e8:	10 92 64 05 	sts	0x0564, r1
	irCommMode = IRCOMM_MODE_SENSORS_SAMPLING;
    42ec:	10 92 66 05 	sts	0x0566, r1
}
    42f0:	08 95       	ret

000042f2 <irCommSendData>:
//	irCommTxSensorMask = sensorMask;
//	irCommEnabledNext = IRCOMM_MODE_TRANSMIT;
//}

void irCommSendData(unsigned char value) {
	irCommTxByte = value;
    42f2:	80 93 b7 05 	sts	0x05B7, r24
	irCommTxByteEnqueued = 1;
    42f6:	81 e0       	ldi	r24, 0x01	; 1
    42f8:	80 93 b8 05 	sts	0x05B8, r24
	irCommEnabledNext = IRCOMM_MODE_TRANSMIT;
    42fc:	82 e0       	ldi	r24, 0x02	; 2
    42fe:	80 93 65 05 	sts	0x0565, r24
}
    4302:	08 95       	ret

00004304 <irCommDataSent>:

unsigned char irCommDataSent() {
    4304:	90 e0       	ldi	r25, 0x00	; 0
    4306:	80 91 b8 05 	lds	r24, 0x05B8
    430a:	81 30       	cpi	r24, 0x01	; 1
    430c:	09 f0       	breq	.+2      	; 0x4310 <irCommDataSent+0xc>
    430e:	91 e0       	ldi	r25, 0x01	; 1
	if(irCommTxByteEnqueued==1) {
		return 0;
	} else {
		return 1;
	}
}
    4310:	89 2f       	mov	r24, r25
    4312:	08 95       	ret

00004314 <irCommDataAvailable>:

unsigned char irCommDataAvailable() {
	return irCommRxDataAvailable;
}
    4314:	80 91 ac 05 	lds	r24, 0x05AC
    4318:	08 95       	ret

0000431a <irCommReadData>:

unsigned char irCommReadData() {
	irCommRxDataAvailable = 0;
    431a:	10 92 ac 05 	sts	0x05AC, r1
	return irCommRxLastDataReceived;
}
    431e:	80 91 ab 05 	lds	r24, 0x05AB
    4322:	08 95       	ret

00004324 <irCommReceivingSensor>:

signed char irCommReceivingSensor() {
	return irCommRxReceivingSensor;
}
    4324:	80 91 18 02 	lds	r24, 0x0218
    4328:	08 95       	ret

0000432a <getBearing>:

signed int getBearing(unsigned char sensor) {
	switch(sensor) {
    432a:	83 30       	cpi	r24, 0x03	; 3
    432c:	c9 f0       	breq	.+50     	; 0x4360 <getBearing+0x36>
    432e:	84 30       	cpi	r24, 0x04	; 4
    4330:	28 f4       	brcc	.+10     	; 0x433c <getBearing+0x12>
    4332:	81 30       	cpi	r24, 0x01	; 1
    4334:	61 f0       	breq	.+24     	; 0x434e <getBearing+0x24>
    4336:	82 30       	cpi	r24, 0x02	; 2
    4338:	80 f4       	brcc	.+32     	; 0x435a <getBearing+0x30>
    433a:	0c c0       	rjmp	.+24     	; 0x4354 <getBearing+0x2a>
    433c:	85 30       	cpi	r24, 0x05	; 5
    433e:	b1 f0       	breq	.+44     	; 0x436c <getBearing+0x42>
    4340:	85 30       	cpi	r24, 0x05	; 5
    4342:	88 f0       	brcs	.+34     	; 0x4366 <getBearing+0x3c>
    4344:	86 30       	cpi	r24, 0x06	; 6
    4346:	a9 f0       	breq	.+42     	; 0x4372 <getBearing+0x48>
    4348:	87 30       	cpi	r24, 0x07	; 7
    434a:	c9 f4       	brne	.+50     	; 0x437e <getBearing+0x54>
    434c:	15 c0       	rjmp	.+42     	; 0x4378 <getBearing+0x4e>
    434e:	23 ed       	ldi	r18, 0xD3	; 211
    4350:	3f ef       	ldi	r19, 0xFF	; 255
    4352:	17 c0       	rjmp	.+46     	; 0x4382 <getBearing+0x58>
    4354:	20 e0       	ldi	r18, 0x00	; 0
    4356:	30 e0       	ldi	r19, 0x00	; 0
    4358:	14 c0       	rjmp	.+40     	; 0x4382 <getBearing+0x58>
    435a:	26 ea       	ldi	r18, 0xA6	; 166
    435c:	3f ef       	ldi	r19, 0xFF	; 255
    435e:	11 c0       	rjmp	.+34     	; 0x4382 <getBearing+0x58>
		case 0:
			return 0;
		case 1:
			return -45;
		case 2:
			return -90;
    4360:	29 e7       	ldi	r18, 0x79	; 121
    4362:	3f ef       	ldi	r19, 0xFF	; 255
    4364:	0e c0       	rjmp	.+28     	; 0x4382 <getBearing+0x58>
		case 3:
			return -135;
    4366:	24 eb       	ldi	r18, 0xB4	; 180
    4368:	30 e0       	ldi	r19, 0x00	; 0
    436a:	0b c0       	rjmp	.+22     	; 0x4382 <getBearing+0x58>
		case 4:
			return 180;
    436c:	27 e8       	ldi	r18, 0x87	; 135
    436e:	30 e0       	ldi	r19, 0x00	; 0
    4370:	08 c0       	rjmp	.+16     	; 0x4382 <getBearing+0x58>
		case 5:
			return 135;
    4372:	2a e5       	ldi	r18, 0x5A	; 90
    4374:	30 e0       	ldi	r19, 0x00	; 0
    4376:	05 c0       	rjmp	.+10     	; 0x4382 <getBearing+0x58>
		case 6:
			return 90;
    4378:	2d e2       	ldi	r18, 0x2D	; 45
    437a:	30 e0       	ldi	r19, 0x00	; 0
    437c:	02 c0       	rjmp	.+4      	; 0x4382 <getBearing+0x58>
		case 7:
			return 45;
    437e:	2f ef       	ldi	r18, 0xFF	; 255
    4380:	3f ef       	ldi	r19, 0xFF	; 255
		default:
			return -1;
	}
}
    4382:	c9 01       	movw	r24, r18
    4384:	08 95       	ret

00004386 <resetDebugVariables>:
void irCommDeinit() {
	irCommEnabled = IRCOMM_MODE_SENSORS_SAMPLING;
	irCommMode = IRCOMM_MODE_SENSORS_SAMPLING;
}

void resetDebugVariables() {
    4386:	cf 92       	push	r12
    4388:	df 92       	push	r13
    438a:	ef 92       	push	r14
    438c:	ff 92       	push	r15
    438e:	0f 93       	push	r16
    4390:	1f 93       	push	r17
	irCommRxMaxSensorIndexTemp=0;
    4392:	10 92 81 05 	sts	0x0581, r1
	irCommRxMaxDiffIndexTemp=0;
    4396:	10 92 82 05 	sts	0x0582, r1
	irCommMaxSensorValueCurrIndexTemp=0;
    439a:	10 92 85 05 	sts	0x0585, r1
	irCommMinSensorValueCurrIndexTemp=0;
    439e:	10 92 86 05 	sts	0x0586, r1
	memset(irCommRxMaxSensorTemp, 0xFF, 4);
    43a2:	cc 24       	eor	r12, r12
    43a4:	ca 94       	dec	r12
    43a6:	dc 2c       	mov	r13, r12
    43a8:	76 01       	movw	r14, r12
    43aa:	c0 92 24 0b 	sts	0x0B24, r12
    43ae:	d0 92 25 0b 	sts	0x0B25, r13
    43b2:	e0 92 26 0b 	sts	0x0B26, r14
    43b6:	f0 92 27 0b 	sts	0x0B27, r15
	memset(irCommRxMaxDiffTemp, 0xFF, 4);
    43ba:	c0 92 58 0b 	sts	0x0B58, r12
    43be:	d0 92 59 0b 	sts	0x0B59, r13
    43c2:	e0 92 5a 0b 	sts	0x0B5A, r14
    43c6:	f0 92 5b 0b 	sts	0x0B5B, r15
	memset(irCommMaxSensorValueCurrTemp, 0xFF, 4);
    43ca:	c0 92 ca 05 	sts	0x05CA, r12
    43ce:	d0 92 cb 05 	sts	0x05CB, r13
    43d2:	e0 92 cc 05 	sts	0x05CC, r14
    43d6:	f0 92 cd 05 	sts	0x05CD, r15
	memset(irCommMinSensorValueCurrTemp, 0xFF, 4);
    43da:	c0 92 28 0b 	sts	0x0B28, r12
    43de:	d0 92 29 0b 	sts	0x0B29, r13
    43e2:	e0 92 2a 0b 	sts	0x0B2A, r14
    43e6:	f0 92 2b 0b 	sts	0x0B2B, r15

	irCommStateIndexTemp = 0;					
    43ea:	10 92 8e 05 	sts	0x058E, r1
	memset(irCommStateTemp, 0xFF, 14);
    43ee:	8e ec       	ldi	r24, 0xCE	; 206
    43f0:	95 e0       	ldi	r25, 0x05	; 5
    43f2:	6f ef       	ldi	r22, 0xFF	; 255
    43f4:	70 e0       	ldi	r23, 0x00	; 0
    43f6:	4e e0       	ldi	r20, 0x0E	; 14
    43f8:	50 e0       	ldi	r21, 0x00	; 0
    43fa:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>

	irCommShiftCountFinalIndexTemp = 0;
    43fe:	10 92 88 05 	sts	0x0588, r1
	memset(irCommShiftCountFinalTemp, 0xFF, 2);
    4402:	0f ef       	ldi	r16, 0xFF	; 255
    4404:	1f ef       	ldi	r17, 0xFF	; 255
    4406:	10 93 2d 0b 	sts	0x0B2D, r17
    440a:	00 93 2c 0b 	sts	0x0B2C, r16
	irCommRxStartBitDetectedIndexTemp = 0;
    440e:	10 92 8d 05 	sts	0x058D, r1
	memset(irCommRxStartBitDetectedTemp, 0xFF, 2);
    4412:	10 93 02 06 	sts	0x0602, r17
    4416:	00 93 01 06 	sts	0x0601, r16
	irCommSwitchCountIndexTemp = 0;
    441a:	10 92 84 05 	sts	0x0584, r1
	memset(irCommSwitchCountTemp, 0xFF, 2);
    441e:	10 93 e0 05 	sts	0x05E0, r17
    4422:	00 93 df 05 	sts	0x05DF, r16
	irCommMaxSensorSignalFiltIndexTemp = 0;
    4426:	10 92 80 05 	sts	0x0580, r1
	memset(irCommMaxSensorSignalFiltTemp, 0xFF, 80);
    442a:	83 e0       	ldi	r24, 0x03	; 3
    442c:	96 e0       	ldi	r25, 0x06	; 6
    442e:	6f ef       	ldi	r22, 0xFF	; 255
    4430:	70 e0       	ldi	r23, 0x00	; 0
    4432:	40 e5       	ldi	r20, 0x50	; 80
    4434:	50 e0       	ldi	r21, 0x00	; 0
    4436:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
	irCommMaxSensorSignalIndexTemp = 0;
    443a:	10 92 7f 05 	sts	0x057F, r1
	memset(irCommMaxSensorSignalTemp, 0xFF, 80);
    443e:	87 ef       	ldi	r24, 0xF7	; 247
    4440:	98 e0       	ldi	r25, 0x08	; 8
    4442:	6f ef       	ldi	r22, 0xFF	; 255
    4444:	70 e0       	ldi	r23, 0x00	; 0
    4446:	40 e5       	ldi	r20, 0x50	; 80
    4448:	50 e0       	ldi	r21, 0x00	; 0
    444a:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
	irCommProxMeanIndexTemp = 0;
    444e:	10 92 83 05 	sts	0x0583, r1
	memset(irCommProxMeanTemp, 0xFF, 4);
    4452:	c0 92 fb 05 	sts	0x05FB, r12
    4456:	d0 92 fc 05 	sts	0x05FC, r13
    445a:	e0 92 fd 05 	sts	0x05FD, r14
    445e:	f0 92 fe 05 	sts	0x05FE, r15
	irCommComputeShiftIndexTemp = 0;
    4462:	10 92 8a 05 	sts	0x058A, r1
	memset(irCommComputeShiftTemp, 0xFF, 2);
    4466:	10 93 fa 05 	sts	0x05FA, r17
    446a:	00 93 f9 05 	sts	0x05F9, r16
	irCommShiftCountIndexTemp = 0;
    446e:	10 92 87 05 	sts	0x0587, r1
	memset(irCommShiftCountTemp, 0xFF, 2);
    4472:	10 93 70 0b 	sts	0x0B70, r17
    4476:	00 93 6f 0b 	sts	0x0B6F, r16
	irCommRxPeakHighToLowIndexTemp = 0;
    447a:	10 92 8b 05 	sts	0x058B, r1
	memset(irCommRxPeakHighToLowTemp, 0xFF, 2);
    447e:	10 93 56 06 	sts	0x0656, r17
    4482:	00 93 55 06 	sts	0x0655, r16
	irCommRxStartPeakDurationIndexTemp = 0;
    4486:	10 92 8c 05 	sts	0x058C, r1
	memset(irCommRxStartPeakDurationTemp, 0xFF, 2);
    448a:	10 93 98 07 	sts	0x0798, r17
    448e:	00 93 97 07 	sts	0x0797, r16
	irCommStartDiffIndexTemp = 0;
    4492:	10 92 89 05 	sts	0x0589, r1
	memset(irCommSyncStateTemp, 0xFF, 2);
    4496:	10 93 f8 05 	sts	0x05F8, r17
    449a:	00 93 f7 05 	sts	0x05F7, r16
	irCommSyncStateIndexTemp = 0;
    449e:	10 92 8f 05 	sts	0x058F, r1
	memset(irCommBitsSignalTemp, 0xFF, 400);
    44a2:	82 e9       	ldi	r24, 0x92	; 146
    44a4:	99 e0       	ldi	r25, 0x09	; 9
    44a6:	6f ef       	ldi	r22, 0xFF	; 255
    44a8:	70 e0       	ldi	r23, 0x00	; 0
    44aa:	40 e9       	ldi	r20, 0x90	; 144
    44ac:	51 e0       	ldi	r21, 0x01	; 1
    44ae:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
	irCommBitsSignalIndexTemp = 0;
    44b2:	10 92 90 05 	sts	0x0590, r1
	memset(irCommRxBitReceivedTemp, 0xFF, 10);
    44b6:	8b ee       	ldi	r24, 0xEB	; 235
    44b8:	98 e0       	ldi	r25, 0x08	; 8
    44ba:	6f ef       	ldi	r22, 0xFF	; 255
    44bc:	70 e0       	ldi	r23, 0x00	; 0
    44be:	4a e0       	ldi	r20, 0x0A	; 10
    44c0:	50 e0       	ldi	r21, 0x00	; 0
    44c2:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
	irCommRxBitReceivedIndexTemp = 0;
    44c6:	10 92 91 05 	sts	0x0591, r1
	
	
}
    44ca:	1f 91       	pop	r17
    44cc:	0f 91       	pop	r16
    44ce:	ff 90       	pop	r15
    44d0:	ef 90       	pop	r14
    44d2:	df 90       	pop	r13
    44d4:	cf 90       	pop	r12
    44d6:	08 95       	ret

000044d8 <irCommTasks>:

void irCommTasks() {
    44d8:	bf 92       	push	r11
    44da:	cf 92       	push	r12
    44dc:	df 92       	push	r13
    44de:	ef 92       	push	r14
    44e0:	ff 92       	push	r15
    44e2:	0f 93       	push	r16
    44e4:	1f 93       	push	r17
    44e6:	cf 93       	push	r28
    44e8:	df 93       	push	r29
	int i = 0;

	if(irCommMode==IRCOMM_MODE_RECEIVE) {
    44ea:	00 91 66 05 	lds	r16, 0x0566
    44ee:	01 30       	cpi	r16, 0x01	; 1
    44f0:	09 f0       	breq	.+2      	; 0x44f4 <irCommTasks+0x1c>
    44f2:	f1 c7       	rjmp	.+4066   	; 0x54d6 <irCommTasks+0xffe>

		switch(irCommState) {
    44f4:	10 91 67 05 	lds	r17, 0x0567
    44f8:	13 30       	cpi	r17, 0x03	; 3
    44fa:	09 f4       	brne	.+2      	; 0x44fe <irCommTasks+0x26>
    44fc:	87 c1       	rjmp	.+782    	; 0x480c <irCommTasks+0x334>
    44fe:	14 30       	cpi	r17, 0x04	; 4
    4500:	38 f4       	brcc	.+14     	; 0x4510 <irCommTasks+0x38>
    4502:	11 30       	cpi	r17, 0x01	; 1
    4504:	81 f0       	breq	.+32     	; 0x4526 <irCommTasks+0x4e>
    4506:	12 30       	cpi	r17, 0x02	; 2
    4508:	11 f0       	breq	.+4      	; 0x450e <irCommTasks+0x36>
    450a:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
    450e:	35 c0       	rjmp	.+106    	; 0x457a <irCommTasks+0xa2>
    4510:	17 30       	cpi	r17, 0x07	; 7
    4512:	09 f4       	brne	.+2      	; 0x4516 <irCommTasks+0x3e>
    4514:	89 c6       	rjmp	.+3346   	; 0x5228 <irCommTasks+0xd50>
    4516:	18 30       	cpi	r17, 0x08	; 8
    4518:	09 f4       	brne	.+2      	; 0x451c <irCommTasks+0x44>
    451a:	ae c6       	rjmp	.+3420   	; 0x5278 <irCommTasks+0xda0>
    451c:	16 30       	cpi	r17, 0x06	; 6
    451e:	11 f0       	breq	.+4      	; 0x4524 <irCommTasks+0x4c>
    4520:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
    4524:	3f c5       	rjmp	.+2686   	; 0x4fa4 <irCommTasks+0xacc>
			case IRCOMM_RX_IDLE_STATE:				
				if((irCommRxStartBitDetected==0) && (irCommEnabled!=irCommEnabledNext)) {
    4526:	80 91 ae 05 	lds	r24, 0x05AE
    452a:	88 23       	and	r24, r24
    452c:	11 f0       	breq	.+4      	; 0x4532 <irCommTasks+0x5a>
    452e:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
    4532:	90 91 64 05 	lds	r25, 0x0564
    4536:	80 91 65 05 	lds	r24, 0x0565
    453a:	98 17       	cp	r25, r24
    453c:	11 f4       	brne	.+4      	; 0x4542 <irCommTasks+0x6a>
    453e:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
					if((getTime100MicroSec() - irCommTxLastTransmissionTime) > PAUSE_200_MSEC) {
    4542:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <getTime100MicroSec>
    4546:	20 91 b9 05 	lds	r18, 0x05B9
    454a:	30 91 ba 05 	lds	r19, 0x05BA
    454e:	40 91 bb 05 	lds	r20, 0x05BB
    4552:	50 91 bc 05 	lds	r21, 0x05BC
    4556:	62 1b       	sub	r22, r18
    4558:	73 0b       	sbc	r23, r19
    455a:	84 0b       	sbc	r24, r20
    455c:	95 0b       	sbc	r25, r21
    455e:	64 58       	subi	r22, 0x84	; 132
    4560:	77 40       	sbci	r23, 0x07	; 7
    4562:	80 40       	sbci	r24, 0x00	; 0
    4564:	90 40       	sbci	r25, 0x00	; 0
    4566:	10 f4       	brcc	.+4      	; 0x456c <irCommTasks+0x94>
    4568:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
#include "irCommunication.h"


void irCommInitTransmitter() {
	irCommEnabled = IRCOMM_MODE_TRANSMIT;
    456c:	82 e0       	ldi	r24, 0x02	; 2
    456e:	80 93 64 05 	sts	0x0564, r24
	irCommState = IRCOMM_TX_IDLE_STATE;
    4572:	10 93 67 05 	sts	0x0567, r17
    4576:	0c 94 1b 2b 	jmp	0x5636	; 0x5636 <irCommTasks+0x115e>
    457a:	40 e0       	ldi	r20, 0x00	; 0
    457c:	50 e0       	ldi	r21, 0x00	; 0
				break;

			case IRCOMM_RX_MAX_SENSOR_STATE:
				// check from how many sensors the robot is receiving a possible message
				for(i=0; i<8; i++) {
					if((signed int)(irCommMaxSensorValueCurr[i]-irCommMinSensorValueCurr[i]) >= IRCOMM_DETECTION_AMPLITUDE_THR) {
    457e:	a0 91 dc 05 	lds	r26, 0x05DC
    4582:	b0 91 dd 05 	lds	r27, 0x05DD
    4586:	a4 0f       	add	r26, r20
    4588:	b5 1f       	adc	r27, r21
    458a:	e0 91 c8 05 	lds	r30, 0x05C8
    458e:	f0 91 c9 05 	lds	r31, 0x05C9
    4592:	e4 0f       	add	r30, r20
    4594:	f5 1f       	adc	r31, r21
    4596:	8d 91       	ld	r24, X+
    4598:	9c 91       	ld	r25, X
    459a:	20 81       	ld	r18, Z
    459c:	31 81       	ldd	r19, Z+1	; 0x01
    459e:	82 1b       	sub	r24, r18
    45a0:	93 0b       	sbc	r25, r19
    45a2:	80 35       	cpi	r24, 0x50	; 80
    45a4:	91 05       	cpc	r25, r1
    45a6:	2c f0       	brlt	.+10     	; 0x45b2 <irCommTasks+0xda>
						irCommRxNumReceivingSensors++;
    45a8:	80 91 b5 05 	lds	r24, 0x05B5
    45ac:	8f 5f       	subi	r24, 0xFF	; 255
    45ae:	80 93 b5 05 	sts	0x05B5, r24
    45b2:	4e 5f       	subi	r20, 0xFE	; 254
    45b4:	5f 4f       	sbci	r21, 0xFF	; 255
				}
				break;

			case IRCOMM_RX_MAX_SENSOR_STATE:
				// check from how many sensors the robot is receiving a possible message
				for(i=0; i<8; i++) {
    45b6:	40 31       	cpi	r20, 0x10	; 16
    45b8:	51 05       	cpc	r21, r1
    45ba:	09 f7       	brne	.-62     	; 0x457e <irCommTasks+0xa6>
					if((signed int)(irCommMaxSensorValueCurr[i]-irCommMinSensorValueCurr[i]) >= IRCOMM_DETECTION_AMPLITUDE_THR) {
						irCommRxNumReceivingSensors++;
					}					
				}
				if(irCommRxNumReceivingSensors==0) {
    45bc:	80 91 b5 05 	lds	r24, 0x05B5
    45c0:	88 23       	and	r24, r24
    45c2:	11 f5       	brne	.+68     	; 0x4608 <irCommTasks+0x130>
					//if(irCommRxStartBitDetected == 1) {	// signal becomes too low to be reliable...or something else happened				
					//	irCommState = IRCOMM_RX_DEBUG;
					//	irCommAdcRxState = 12;
					//	updateGreenLed(0);
					//} else {
						irCommRxStartBitDetected = 0;
    45c4:	10 92 ae 05 	sts	0x05AE, r1
						currentProx = 0;
    45c8:	10 92 4c 03 	sts	0x034C, r1
						adcSaveDataTo = SKIP_SAMPLE;
    45cc:	85 e0       	ldi	r24, 0x05	; 5
    45ce:	80 93 e2 03 	sts	0x03E2, r24
						adcSamplingState = 0;
    45d2:	10 92 e3 03 	sts	0x03E3, r1
						irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;
    45d6:	10 92 66 05 	sts	0x0566, r1
						irCommState = IRCOMM_RX_IDLE_STATE;
    45da:	81 e0       	ldi	r24, 0x01	; 1
    45dc:	80 93 67 05 	sts	0x0567, r24
						resetDebugVariables();
    45e0:	0e 94 c3 21 	call	0x4386	; 0x4386 <resetDebugVariables>
					//}			
					// start listening from the next sensor the next time I check for a start bit in order to get the same chance 
					// to all sensors, instead of always listening from the sensor that has the best signal
					if(irCommRxMaxSensor < 7) {
    45e4:	80 91 b3 05 	lds	r24, 0x05B3
    45e8:	90 91 b4 05 	lds	r25, 0x05B4
    45ec:	87 30       	cpi	r24, 0x07	; 7
    45ee:	91 05       	cpc	r25, r1
    45f0:	34 f4       	brge	.+12     	; 0x45fe <irCommTasks+0x126>
						irCommRxMaxSensor++;
    45f2:	01 96       	adiw	r24, 0x01	; 1
    45f4:	90 93 b4 05 	sts	0x05B4, r25
    45f8:	80 93 b3 05 	sts	0x05B3, r24
    45fc:	6d c0       	rjmp	.+218    	; 0x46d8 <irCommTasks+0x200>
					} else {
						irCommRxMaxSensor = 0;
    45fe:	10 92 b4 05 	sts	0x05B4, r1
    4602:	10 92 b3 05 	sts	0x05B3, r1
    4606:	68 c0       	rjmp	.+208    	; 0x46d8 <irCommTasks+0x200>
					}
				} else {
					if(irCommRxStartBitDetected==0) {
    4608:	80 91 ae 05 	lds	r24, 0x05AE
    460c:	20 91 b3 05 	lds	r18, 0x05B3
    4610:	30 91 b4 05 	lds	r19, 0x05B4
    4614:	88 23       	and	r24, r24
    4616:	09 f0       	breq	.+2      	; 0x461a <irCommTasks+0x142>
    4618:	46 c0       	rjmp	.+140    	; 0x46a6 <irCommTasks+0x1ce>
						// start listening from the next sensor
						if(irCommRxMaxSensor < 7) {
    461a:	27 30       	cpi	r18, 0x07	; 7
    461c:	31 05       	cpc	r19, r1
    461e:	3c f4       	brge	.+14     	; 0x462e <irCommTasks+0x156>
							irCommRxMaxSensor++;
    4620:	2f 5f       	subi	r18, 0xFF	; 255
    4622:	3f 4f       	sbci	r19, 0xFF	; 255
    4624:	30 93 b4 05 	sts	0x05B4, r19
    4628:	20 93 b3 05 	sts	0x05B3, r18
    462c:	04 c0       	rjmp	.+8      	; 0x4636 <irCommTasks+0x15e>
						} else {
							irCommRxMaxSensor = 0;
    462e:	10 92 b4 05 	sts	0x05B4, r1
    4632:	10 92 b3 05 	sts	0x05B3, r1
    4636:	40 e0       	ldi	r20, 0x00	; 0
    4638:	50 e0       	ldi	r21, 0x00	; 0
						}
						// check which is the next sensor that has a reliable signal
						i = 0;
						while(i<8) {
							if((signed int)(irCommMaxSensorValueCurr[irCommRxMaxSensor]-irCommMinSensorValueCurr[irCommRxMaxSensor]) >= IRCOMM_DETECTION_AMPLITUDE_THR) {
    463a:	20 91 b3 05 	lds	r18, 0x05B3
    463e:	30 91 b4 05 	lds	r19, 0x05B4
    4642:	c9 01       	movw	r24, r18
    4644:	88 0f       	add	r24, r24
    4646:	99 1f       	adc	r25, r25
    4648:	a0 91 dc 05 	lds	r26, 0x05DC
    464c:	b0 91 dd 05 	lds	r27, 0x05DD
    4650:	a8 0f       	add	r26, r24
    4652:	b9 1f       	adc	r27, r25
    4654:	e0 91 c8 05 	lds	r30, 0x05C8
    4658:	f0 91 c9 05 	lds	r31, 0x05C9
    465c:	e8 0f       	add	r30, r24
    465e:	f9 1f       	adc	r31, r25
    4660:	0d 90       	ld	r0, X+
    4662:	bc 91       	ld	r27, X
    4664:	a0 2d       	mov	r26, r0
    4666:	80 81       	ld	r24, Z
    4668:	91 81       	ldd	r25, Z+1	; 0x01
    466a:	a8 1b       	sub	r26, r24
    466c:	b9 0b       	sbc	r27, r25
    466e:	a0 35       	cpi	r26, 0x50	; 80
    4670:	b1 05       	cpc	r27, r1
    4672:	2c f0       	brlt	.+10     	; 0x467e <irCommTasks+0x1a6>
								irCommRxMaxDiff = irCommMaxSensorValueCurr[irCommRxMaxSensor]-irCommMinSensorValueCurr[irCommRxMaxSensor];
    4674:	b0 93 b2 05 	sts	0x05B2, r27
    4678:	a0 93 b1 05 	sts	0x05B1, r26
    467c:	2d c0       	rjmp	.+90     	; 0x46d8 <irCommTasks+0x200>
								break;
							}
							if(irCommRxMaxSensor < 7) {
    467e:	27 30       	cpi	r18, 0x07	; 7
    4680:	31 05       	cpc	r19, r1
    4682:	3c f4       	brge	.+14     	; 0x4692 <irCommTasks+0x1ba>
								irCommRxMaxSensor++;
    4684:	2f 5f       	subi	r18, 0xFF	; 255
    4686:	3f 4f       	sbci	r19, 0xFF	; 255
    4688:	30 93 b4 05 	sts	0x05B4, r19
    468c:	20 93 b3 05 	sts	0x05B3, r18
    4690:	04 c0       	rjmp	.+8      	; 0x469a <irCommTasks+0x1c2>
							} else {
								irCommRxMaxSensor = 0;
    4692:	10 92 b4 05 	sts	0x05B4, r1
    4696:	10 92 b3 05 	sts	0x05B3, r1
							}
							i++;
    469a:	4f 5f       	subi	r20, 0xFF	; 255
    469c:	5f 4f       	sbci	r21, 0xFF	; 255
						} else {
							irCommRxMaxSensor = 0;
						}
						// check which is the next sensor that has a reliable signal
						i = 0;
						while(i<8) {
    469e:	48 30       	cpi	r20, 0x08	; 8
    46a0:	51 05       	cpc	r21, r1
    46a2:	59 f6       	brne	.-106    	; 0x463a <irCommTasks+0x162>
    46a4:	19 c0       	rjmp	.+50     	; 0x46d8 <irCommTasks+0x200>
								irCommRxMaxSensor = 0;
							}
							i++;
						}
					} else {	// listen from the same sensor when a start bit is detected
						irCommRxMaxDiff = irCommMaxSensorValueCurr[irCommRxMaxSensor]-irCommMinSensorValueCurr[irCommRxMaxSensor];
    46a6:	c9 01       	movw	r24, r18
    46a8:	88 0f       	add	r24, r24
    46aa:	99 1f       	adc	r25, r25
    46ac:	a0 91 dc 05 	lds	r26, 0x05DC
    46b0:	b0 91 dd 05 	lds	r27, 0x05DD
    46b4:	a8 0f       	add	r26, r24
    46b6:	b9 1f       	adc	r27, r25
    46b8:	e0 91 c8 05 	lds	r30, 0x05C8
    46bc:	f0 91 c9 05 	lds	r31, 0x05C9
    46c0:	e8 0f       	add	r30, r24
    46c2:	f9 1f       	adc	r31, r25
    46c4:	8d 91       	ld	r24, X+
    46c6:	9c 91       	ld	r25, X
    46c8:	20 81       	ld	r18, Z
    46ca:	31 81       	ldd	r19, Z+1	; 0x01
    46cc:	82 1b       	sub	r24, r18
    46ce:	93 0b       	sbc	r25, r19
    46d0:	90 93 b2 05 	sts	0x05B2, r25
    46d4:	80 93 b1 05 	sts	0x05B1, r24
					}
				}
				//turnOffGreenLeds();
				//setGreenLed(irCommRxMaxSensor, 1);			

				if(irCommRxMaxSensorIndexTemp>1) {
    46d8:	80 91 81 05 	lds	r24, 0x0581
    46dc:	82 30       	cpi	r24, 0x02	; 2
    46de:	18 f0       	brcs	.+6      	; 0x46e6 <irCommTasks+0x20e>
					irCommRxMaxSensorIndexTemp = 1;
    46e0:	81 e0       	ldi	r24, 0x01	; 1
    46e2:	80 93 81 05 	sts	0x0581, r24
					//updateBlueLed(0);
				}
				irCommRxMaxSensorTemp[irCommRxMaxSensorIndexTemp] = irCommRxMaxSensor;
    46e6:	20 91 81 05 	lds	r18, 0x0581
    46ea:	e2 2f       	mov	r30, r18
    46ec:	f0 e0       	ldi	r31, 0x00	; 0
    46ee:	ee 0f       	add	r30, r30
    46f0:	ff 1f       	adc	r31, r31
    46f2:	ec 5d       	subi	r30, 0xDC	; 220
    46f4:	f4 4f       	sbci	r31, 0xF4	; 244
    46f6:	80 91 b3 05 	lds	r24, 0x05B3
    46fa:	90 91 b4 05 	lds	r25, 0x05B4
    46fe:	91 83       	std	Z+1, r25	; 0x01
    4700:	80 83       	st	Z, r24
				irCommRxMaxSensorIndexTemp++;
    4702:	2f 5f       	subi	r18, 0xFF	; 255
    4704:	20 93 81 05 	sts	0x0581, r18
					
				if(irCommRxMaxDiffIndexTemp>1) {
    4708:	80 91 82 05 	lds	r24, 0x0582
    470c:	82 30       	cpi	r24, 0x02	; 2
    470e:	18 f0       	brcs	.+6      	; 0x4716 <irCommTasks+0x23e>
					irCommRxMaxDiffIndexTemp = 1;
    4710:	81 e0       	ldi	r24, 0x01	; 1
    4712:	80 93 82 05 	sts	0x0582, r24
					//updateBlueLed(0);
				}
				irCommRxMaxDiffTemp[irCommRxMaxDiffIndexTemp] = irCommRxMaxDiff;
    4716:	20 91 82 05 	lds	r18, 0x0582
    471a:	e2 2f       	mov	r30, r18
    471c:	f0 e0       	ldi	r31, 0x00	; 0
    471e:	ee 0f       	add	r30, r30
    4720:	ff 1f       	adc	r31, r31
    4722:	e8 5a       	subi	r30, 0xA8	; 168
    4724:	f4 4f       	sbci	r31, 0xF4	; 244
    4726:	80 91 b1 05 	lds	r24, 0x05B1
    472a:	90 91 b2 05 	lds	r25, 0x05B2
    472e:	91 83       	std	Z+1, r25	; 0x01
    4730:	80 83       	st	Z, r24
				irCommRxMaxDiffIndexTemp++;
    4732:	2f 5f       	subi	r18, 0xFF	; 255
    4734:	20 93 82 05 	sts	0x0582, r18
				
				if(irCommMaxSensorValueCurrIndexTemp>1) {
    4738:	80 91 85 05 	lds	r24, 0x0585
    473c:	82 30       	cpi	r24, 0x02	; 2
    473e:	18 f0       	brcs	.+6      	; 0x4746 <irCommTasks+0x26e>
					irCommMaxSensorValueCurrIndexTemp = 1;
    4740:	81 e0       	ldi	r24, 0x01	; 1
    4742:	80 93 85 05 	sts	0x0585, r24
					//updateBlueLed(0);
				}
				irCommMaxSensorValueCurrTemp[irCommMaxSensorValueCurrIndexTemp] = irCommMaxSensorValueCurr[irCommRxMaxSensor];
    4746:	20 91 85 05 	lds	r18, 0x0585
    474a:	a2 2f       	mov	r26, r18
    474c:	b0 e0       	ldi	r27, 0x00	; 0
    474e:	aa 0f       	add	r26, r26
    4750:	bb 1f       	adc	r27, r27
    4752:	a6 53       	subi	r26, 0x36	; 54
    4754:	ba 4f       	sbci	r27, 0xFA	; 250
    4756:	80 91 b3 05 	lds	r24, 0x05B3
    475a:	90 91 b4 05 	lds	r25, 0x05B4
    475e:	88 0f       	add	r24, r24
    4760:	99 1f       	adc	r25, r25
    4762:	e0 91 dc 05 	lds	r30, 0x05DC
    4766:	f0 91 dd 05 	lds	r31, 0x05DD
    476a:	e8 0f       	add	r30, r24
    476c:	f9 1f       	adc	r31, r25
    476e:	80 81       	ld	r24, Z
    4770:	91 81       	ldd	r25, Z+1	; 0x01
    4772:	8d 93       	st	X+, r24
    4774:	9c 93       	st	X, r25
				irCommMaxSensorValueCurrIndexTemp++;
    4776:	2f 5f       	subi	r18, 0xFF	; 255
    4778:	20 93 85 05 	sts	0x0585, r18
				
				if(irCommMinSensorValueCurrIndexTemp>1) {
    477c:	80 91 86 05 	lds	r24, 0x0586
    4780:	82 30       	cpi	r24, 0x02	; 2
    4782:	18 f0       	brcs	.+6      	; 0x478a <irCommTasks+0x2b2>
					irCommMinSensorValueCurrIndexTemp = 1;
    4784:	81 e0       	ldi	r24, 0x01	; 1
    4786:	80 93 86 05 	sts	0x0586, r24
					//updateBlueLed(0);
				}
				irCommMinSensorValueCurrTemp[irCommMinSensorValueCurrIndexTemp] = irCommMinSensorValueCurr[irCommRxMaxSensor];
    478a:	20 91 86 05 	lds	r18, 0x0586
    478e:	a2 2f       	mov	r26, r18
    4790:	b0 e0       	ldi	r27, 0x00	; 0
    4792:	aa 0f       	add	r26, r26
    4794:	bb 1f       	adc	r27, r27
    4796:	a8 5d       	subi	r26, 0xD8	; 216
    4798:	b4 4f       	sbci	r27, 0xF4	; 244
    479a:	40 91 b3 05 	lds	r20, 0x05B3
    479e:	50 91 b4 05 	lds	r21, 0x05B4
    47a2:	ca 01       	movw	r24, r20
    47a4:	88 0f       	add	r24, r24
    47a6:	99 1f       	adc	r25, r25
    47a8:	e0 91 c8 05 	lds	r30, 0x05C8
    47ac:	f0 91 c9 05 	lds	r31, 0x05C9
    47b0:	e8 0f       	add	r30, r24
    47b2:	f9 1f       	adc	r31, r25
    47b4:	80 81       	ld	r24, Z
    47b6:	91 81       	ldd	r25, Z+1	; 0x01
    47b8:	8d 93       	st	X+, r24
    47ba:	9c 93       	st	X, r25
				irCommMinSensorValueCurrIndexTemp++;			
    47bc:	2f 5f       	subi	r18, 0xFF	; 255
    47be:	20 93 86 05 	sts	0x0586, r18


				//if(irCommRxMaxSensor == -1) {
				//	updateRedLed(0);
				//}
				if(irCommRxMaxDiff >= IRCOMM_DETECTION_AMPLITUDE_THR) {
    47c2:	80 91 b1 05 	lds	r24, 0x05B1
    47c6:	90 91 b2 05 	lds	r25, 0x05B2
    47ca:	80 35       	cpi	r24, 0x50	; 80
    47cc:	91 05       	cpc	r25, r1
    47ce:	4c f0       	brlt	.+18     	; 0x47e2 <irCommTasks+0x30a>
					irCommState = IRCOMM_RX_DETECT_START_BIT_STATE;	
    47d0:	83 e0       	ldi	r24, 0x03	; 3
    47d2:	80 93 67 05 	sts	0x0567, r24
					
					if(irCommStateIndexTemp>13) {
    47d6:	80 91 8e 05 	lds	r24, 0x058E
    47da:	8e 30       	cpi	r24, 0x0E	; 14
    47dc:	08 f0       	brcs	.+2      	; 0x47e0 <irCommTasks+0x308>
    47de:	14 c5       	rjmp	.+2600   	; 0x5208 <irCommTasks+0xd30>
    47e0:	16 c5       	rjmp	.+2604   	; 0x520e <irCommTasks+0xd36>
						}
					}
				} else {
					// cannot get a reliable signal from the sensor from which the start bit was detected the previous time,
					// thus restart listening from the next sensor
					if(irCommRxStartBitDetected == 1) {
    47e2:	80 91 ae 05 	lds	r24, 0x05AE
    47e6:	81 30       	cpi	r24, 0x01	; 1
    47e8:	71 f4       	brne	.+28     	; 0x4806 <irCommTasks+0x32e>
						if(irCommRxMaxSensor < 7) {
    47ea:	47 30       	cpi	r20, 0x07	; 7
    47ec:	51 05       	cpc	r21, r1
    47ee:	3c f4       	brge	.+14     	; 0x47fe <irCommTasks+0x326>
							irCommRxMaxSensor++;
    47f0:	4f 5f       	subi	r20, 0xFF	; 255
    47f2:	5f 4f       	sbci	r21, 0xFF	; 255
    47f4:	50 93 b4 05 	sts	0x05B4, r21
    47f8:	40 93 b3 05 	sts	0x05B3, r20
    47fc:	04 c0       	rjmp	.+8      	; 0x4806 <irCommTasks+0x32e>
						} else {
							irCommRxMaxSensor = 0;
    47fe:	10 92 b4 05 	sts	0x05B4, r1
    4802:	10 92 b3 05 	sts	0x05B3, r1
					//if(irCommRxStartBitDetected == 1) {	// signal becomes too low to be reliable...or something else happened				
					//	irCommState = IRCOMM_RX_DEBUG;
					//	irCommAdcRxState = 12;
					//	updateGreenLed(0);
					//} else {
						irCommRxStartBitDetected = 0;
    4806:	10 92 ae 05 	sts	0x05AE, r1
    480a:	cb c4       	rjmp	.+2454   	; 0x51a2 <irCommTasks+0xcca>
												
				break;

			case IRCOMM_RX_DETECT_START_BIT_STATE:
				// extract signal from the sensor with higher amplitude and compute the signal mean
				irCommProxSum = 0;
    480c:	10 92 96 05 	sts	0x0596, r1
    4810:	10 92 97 05 	sts	0x0597, r1
    4814:	10 92 98 05 	sts	0x0598, r1
    4818:	10 92 99 05 	sts	0x0599, r1
				irCommTempMin = 1024;
    481c:	80 e0       	ldi	r24, 0x00	; 0
    481e:	94 e0       	ldi	r25, 0x04	; 4
    4820:	90 93 9d 05 	sts	0x059D, r25
    4824:	80 93 9c 05 	sts	0x059C, r24
				irCommTempMax = 0;
    4828:	10 92 9b 05 	sts	0x059B, r1
    482c:	10 92 9a 05 	sts	0x059A, r1
				irCommShiftCount = 0;
    4830:	10 92 9e 05 	sts	0x059E, r1
				irCommComputeShift = 1;												
    4834:	00 93 9f 05 	sts	0x059F, r16
    4838:	a0 e3       	ldi	r26, 0x30	; 48
    483a:	ea 2e       	mov	r14, r26
    483c:	ab e0       	ldi	r26, 0x0B	; 11
    483e:	fa 2e       	mov	r15, r26
    4840:	e7 01       	movw	r28, r14
    4842:	00 e0       	ldi	r16, 0x00	; 0
    4844:	10 e0       	ldi	r17, 0x00	; 0
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] = irCommProxValuesCurr[irCommRxMaxSensor+i*8];

					if(irCommMaxSensorSignalIndexTemp>39) {
						irCommMaxSensorSignalIndexTemp = 39;
    4846:	f7 e2       	ldi	r31, 0x27	; 39
    4848:	bf 2e       	mov	r11, r31
							} else {
								//updateGreenLed(0);
							}
							irCommTempMin = irCommMaxSensorSignal[i];	// otherwise I cannot detect spike of one sample (peakDuration=1), related to sensors sampling
							irCommTempMax = irCommMaxSensorSignal[i];
							irCommComputeShift = 2;
    484a:	e2 e0       	ldi	r30, 0x02	; 2
    484c:	ce 2e       	mov	r12, r30
							

							if(irCommMaxSensorSignal[i] == irCommTempMax) {
								irCommRxPeakHighToLow = 0;
							} else if(irCommMaxSensorSignal[i] == irCommTempMin) {
								irCommRxPeakHighToLow = 1;
    484e:	dd 24       	eor	r13, r13
    4850:	d3 94       	inc	r13
				irCommTempMin = 1024;
				irCommTempMax = 0;
				irCommShiftCount = 0;
				irCommComputeShift = 1;												
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] = irCommProxValuesCurr[irCommRxMaxSensor+i*8];
    4852:	80 91 b3 05 	lds	r24, 0x05B3
    4856:	90 91 b4 05 	lds	r25, 0x05B4
    485a:	80 0f       	add	r24, r16
    485c:	91 1f       	adc	r25, r17
    485e:	88 0f       	add	r24, r24
    4860:	99 1f       	adc	r25, r25
    4862:	e0 91 d9 08 	lds	r30, 0x08D9
    4866:	f0 91 da 08 	lds	r31, 0x08DA
    486a:	e8 0f       	add	r30, r24
    486c:	f9 1f       	adc	r31, r25
    486e:	80 81       	ld	r24, Z
    4870:	91 81       	ldd	r25, Z+1	; 0x01
    4872:	99 83       	std	Y+1, r25	; 0x01
    4874:	88 83       	st	Y, r24

					if(irCommMaxSensorSignalIndexTemp>39) {
    4876:	80 91 7f 05 	lds	r24, 0x057F
    487a:	88 32       	cpi	r24, 0x28	; 40
    487c:	10 f0       	brcs	.+4      	; 0x4882 <irCommTasks+0x3aa>
						irCommMaxSensorSignalIndexTemp = 39;
    487e:	b0 92 7f 05 	sts	0x057F, r11
						//updateRedLed(0);
					}
					irCommMaxSensorSignalTemp[irCommMaxSensorSignalIndexTemp] = irCommMaxSensorSignal[i];
    4882:	80 91 7f 05 	lds	r24, 0x057F
    4886:	e8 2f       	mov	r30, r24
    4888:	f0 e0       	ldi	r31, 0x00	; 0
    488a:	ee 0f       	add	r30, r30
    488c:	ff 1f       	adc	r31, r31
    488e:	e9 50       	subi	r30, 0x09	; 9
    4890:	f7 4f       	sbci	r31, 0xF7	; 247
    4892:	68 81       	ld	r22, Y
    4894:	79 81       	ldd	r23, Y+1	; 0x01
    4896:	71 83       	std	Z+1, r23	; 0x01
    4898:	60 83       	st	Z, r22
					irCommMaxSensorSignalIndexTemp++;					
    489a:	8f 5f       	subi	r24, 0xFF	; 255
    489c:	80 93 7f 05 	sts	0x057F, r24

					irCommProxSum += irCommMaxSensorSignal[i];
    48a0:	9b 01       	movw	r18, r22
    48a2:	44 27       	eor	r20, r20
    48a4:	37 fd       	sbrc	r19, 7
    48a6:	40 95       	com	r20
    48a8:	54 2f       	mov	r21, r20
    48aa:	80 91 96 05 	lds	r24, 0x0596
    48ae:	90 91 97 05 	lds	r25, 0x0597
    48b2:	a0 91 98 05 	lds	r26, 0x0598
    48b6:	b0 91 99 05 	lds	r27, 0x0599
    48ba:	82 0f       	add	r24, r18
    48bc:	93 1f       	adc	r25, r19
    48be:	a4 1f       	adc	r26, r20
    48c0:	b5 1f       	adc	r27, r21
    48c2:	80 93 96 05 	sts	0x0596, r24
    48c6:	90 93 97 05 	sts	0x0597, r25
    48ca:	a0 93 98 05 	sts	0x0598, r26
    48ce:	b0 93 99 05 	sts	0x0599, r27
					if(irCommComputeShift == 1) {	// compute the shift between the rx sampling and tx signal
    48d2:	80 91 9f 05 	lds	r24, 0x059F
    48d6:	81 30       	cpi	r24, 0x01	; 1
    48d8:	09 f0       	breq	.+2      	; 0x48dc <irCommTasks+0x404>
    48da:	6f c0       	rjmp	.+222    	; 0x49ba <irCommTasks+0x4e2>
						irCommShiftCount++;								
    48dc:	80 91 9e 05 	lds	r24, 0x059E
    48e0:	8f 5f       	subi	r24, 0xFF	; 255
    48e2:	80 93 9e 05 	sts	0x059E, r24
						if(irCommTempMin > irCommMaxSensorSignal[i]) {
    48e6:	80 91 9c 05 	lds	r24, 0x059C
    48ea:	90 91 9d 05 	lds	r25, 0x059D
    48ee:	68 17       	cp	r22, r24
    48f0:	79 07       	cpc	r23, r25
    48f2:	24 f4       	brge	.+8      	; 0x48fc <irCommTasks+0x424>
							irCommTempMin = irCommMaxSensorSignal[i];
    48f4:	70 93 9d 05 	sts	0x059D, r23
    48f8:	60 93 9c 05 	sts	0x059C, r22
						}
						if(irCommTempMax < irCommMaxSensorSignal[i]) {
    48fc:	28 81       	ld	r18, Y
    48fe:	39 81       	ldd	r19, Y+1	; 0x01
    4900:	80 91 9a 05 	lds	r24, 0x059A
    4904:	90 91 9b 05 	lds	r25, 0x059B
    4908:	82 17       	cp	r24, r18
    490a:	93 07       	cpc	r25, r19
    490c:	24 f4       	brge	.+8      	; 0x4916 <irCommTasks+0x43e>
							irCommTempMax = irCommMaxSensorSignal[i];
    490e:	30 93 9b 05 	sts	0x059B, r19
    4912:	20 93 9a 05 	sts	0x059A, r18
						}
						irCommTempValue = (irCommTempMax - irCommTempMin);						
    4916:	80 91 9a 05 	lds	r24, 0x059A
    491a:	90 91 9b 05 	lds	r25, 0x059B
    491e:	20 91 9c 05 	lds	r18, 0x059C
    4922:	30 91 9d 05 	lds	r19, 0x059D
    4926:	82 1b       	sub	r24, r18
    4928:	93 0b       	sbc	r25, r19
    492a:	90 93 69 05 	sts	0x0569, r25
    492e:	80 93 68 05 	sts	0x0568, r24
						if((irCommTempMax - irCommTempMin) >= IRCOMM_DETECTION_AMPLITUDE_THR) {
    4932:	80 35       	cpi	r24, 0x50	; 80
    4934:	91 05       	cpc	r25, r1
    4936:	0c f4       	brge	.+2      	; 0x493a <irCommTasks+0x462>
    4938:	7f c0       	rjmp	.+254    	; 0x4a38 <irCommTasks+0x560>

							if(irCommStartDiffIndexTemp>1) {
    493a:	80 91 89 05 	lds	r24, 0x0589
    493e:	82 30       	cpi	r24, 0x02	; 2
    4940:	10 f0       	brcs	.+4      	; 0x4946 <irCommTasks+0x46e>
								irCommStartDiffIndexTemp = 1;
    4942:	d0 92 89 05 	sts	0x0589, r13
								//updateRedLed(0);
							}
							irCommStartDiffTemp[irCommStartDiffIndexTemp] = irCommTempValue;
    4946:	20 91 89 05 	lds	r18, 0x0589
    494a:	e2 2f       	mov	r30, r18
    494c:	f0 e0       	ldi	r31, 0x00	; 0
    494e:	ee 0f       	add	r30, r30
    4950:	ff 1f       	adc	r31, r31
    4952:	e9 5b       	subi	r30, 0xB9	; 185
    4954:	f6 4f       	sbci	r31, 0xF6	; 246
    4956:	80 91 68 05 	lds	r24, 0x0568
    495a:	90 91 69 05 	lds	r25, 0x0569
    495e:	91 83       	std	Z+1, r25	; 0x01
    4960:	80 83       	st	Z, r24
							irCommStartDiffIndexTemp++;
    4962:	2f 5f       	subi	r18, 0xFF	; 255
    4964:	20 93 89 05 	sts	0x0589, r18
							

							if(irCommMaxSensorSignal[i] == irCommTempMax) {
    4968:	28 81       	ld	r18, Y
    496a:	39 81       	ldd	r19, Y+1	; 0x01
    496c:	80 91 9a 05 	lds	r24, 0x059A
    4970:	90 91 9b 05 	lds	r25, 0x059B
    4974:	28 17       	cp	r18, r24
    4976:	39 07       	cpc	r19, r25
    4978:	19 f4       	brne	.+6      	; 0x4980 <irCommTasks+0x4a8>
								irCommRxPeakHighToLow = 0;
    497a:	10 92 af 05 	sts	0x05AF, r1
    497e:	09 c0       	rjmp	.+18     	; 0x4992 <irCommTasks+0x4ba>
							} else if(irCommMaxSensorSignal[i] == irCommTempMin) {
    4980:	80 91 9c 05 	lds	r24, 0x059C
    4984:	90 91 9d 05 	lds	r25, 0x059D
    4988:	28 17       	cp	r18, r24
    498a:	39 07       	cpc	r19, r25
    498c:	11 f4       	brne	.+4      	; 0x4992 <irCommTasks+0x4ba>
								irCommRxPeakHighToLow = 1;
    498e:	d0 92 af 05 	sts	0x05AF, r13
							} else {
								//updateGreenLed(0);
							}
							irCommTempMin = irCommMaxSensorSignal[i];	// otherwise I cannot detect spike of one sample (peakDuration=1), related to sensors sampling
    4992:	88 81       	ld	r24, Y
    4994:	99 81       	ldd	r25, Y+1	; 0x01
    4996:	90 93 9d 05 	sts	0x059D, r25
    499a:	80 93 9c 05 	sts	0x059C, r24
							irCommTempMax = irCommMaxSensorSignal[i];
    499e:	90 93 9b 05 	sts	0x059B, r25
    49a2:	80 93 9a 05 	sts	0x059A, r24
							irCommComputeShift = 2;
    49a6:	c0 92 9f 05 	sts	0x059F, r12
							irCommShiftCount--;	// the current sample is already part of the signal start thus do not skip it
    49aa:	80 91 9e 05 	lds	r24, 0x059E
    49ae:	81 50       	subi	r24, 0x01	; 1
    49b0:	80 93 9e 05 	sts	0x059E, r24
							irCommRxStartPeakDuration = 0;
    49b4:	10 92 b0 05 	sts	0x05B0, r1
    49b8:	3f c0       	rjmp	.+126    	; 0x4a38 <irCommTasks+0x560>
						}
					 } else if(irCommComputeShift == 2) {		
    49ba:	82 30       	cpi	r24, 0x02	; 2
    49bc:	e9 f5       	brne	.+122    	; 0x4a38 <irCommTasks+0x560>
					 	irCommRxStartPeakDuration++;					
    49be:	80 91 b0 05 	lds	r24, 0x05B0
    49c2:	8f 5f       	subi	r24, 0xFF	; 255
    49c4:	80 93 b0 05 	sts	0x05B0, r24
						if(irCommTempMin > irCommMaxSensorSignal[i]) {
    49c8:	80 91 9c 05 	lds	r24, 0x059C
    49cc:	90 91 9d 05 	lds	r25, 0x059D
    49d0:	68 17       	cp	r22, r24
    49d2:	79 07       	cpc	r23, r25
    49d4:	24 f4       	brge	.+8      	; 0x49de <irCommTasks+0x506>
							irCommTempMin = irCommMaxSensorSignal[i];
    49d6:	70 93 9d 05 	sts	0x059D, r23
    49da:	60 93 9c 05 	sts	0x059C, r22
						}
						if(irCommTempMax < irCommMaxSensorSignal[i]) {
    49de:	28 81       	ld	r18, Y
    49e0:	39 81       	ldd	r19, Y+1	; 0x01
    49e2:	80 91 9a 05 	lds	r24, 0x059A
    49e6:	90 91 9b 05 	lds	r25, 0x059B
    49ea:	82 17       	cp	r24, r18
    49ec:	93 07       	cpc	r25, r19
    49ee:	24 f4       	brge	.+8      	; 0x49f8 <irCommTasks+0x520>
							irCommTempMax = irCommMaxSensorSignal[i];
    49f0:	30 93 9b 05 	sts	0x059B, r19
    49f4:	20 93 9a 05 	sts	0x059A, r18
						}	
						if((irCommTempMax - irCommTempMin) >= IRCOMM_DETECTION_AMPLITUDE_THR) {
    49f8:	40 91 9a 05 	lds	r20, 0x059A
    49fc:	50 91 9b 05 	lds	r21, 0x059B
    4a00:	60 91 9c 05 	lds	r22, 0x059C
    4a04:	70 91 9d 05 	lds	r23, 0x059D
    4a08:	ca 01       	movw	r24, r20
    4a0a:	86 1b       	sub	r24, r22
    4a0c:	97 0b       	sbc	r25, r23
    4a0e:	80 35       	cpi	r24, 0x50	; 80
    4a10:	91 05       	cpc	r25, r1
    4a12:	94 f0       	brlt	.+36     	; 0x4a38 <irCommTasks+0x560>
							if((irCommMaxSensorSignal[i]==irCommTempMax) && (irCommRxPeakHighToLow==1)) {
    4a14:	28 81       	ld	r18, Y
    4a16:	39 81       	ldd	r19, Y+1	; 0x01
    4a18:	24 17       	cp	r18, r20
    4a1a:	35 07       	cpc	r19, r21
    4a1c:	21 f4       	brne	.+8      	; 0x4a26 <irCommTasks+0x54e>
    4a1e:	80 91 af 05 	lds	r24, 0x05AF
    4a22:	81 30       	cpi	r24, 0x01	; 1
    4a24:	39 f0       	breq	.+14     	; 0x4a34 <irCommTasks+0x55c>
								irCommComputeShift = 0;
							} else if((irCommMaxSensorSignal[i]==irCommTempMin) && (irCommRxPeakHighToLow==0)) {
    4a26:	26 17       	cp	r18, r22
    4a28:	37 07       	cpc	r19, r23
    4a2a:	31 f4       	brne	.+12     	; 0x4a38 <irCommTasks+0x560>
    4a2c:	80 91 af 05 	lds	r24, 0x05AF
    4a30:	88 23       	and	r24, r24
    4a32:	11 f4       	brne	.+4      	; 0x4a38 <irCommTasks+0x560>
								irCommComputeShift = 0;
    4a34:	10 92 9f 05 	sts	0x059F, r1
    4a38:	08 5f       	subi	r16, 0xF8	; 248
    4a3a:	1f 4f       	sbci	r17, 0xFF	; 255
    4a3c:	22 96       	adiw	r28, 0x02	; 2
				irCommProxSum = 0;
				irCommTempMin = 1024;
				irCommTempMax = 0;
				irCommShiftCount = 0;
				irCommComputeShift = 1;												
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
    4a3e:	00 3a       	cpi	r16, 0xA0	; 160
    4a40:	11 05       	cpc	r17, r1
    4a42:	09 f0       	breq	.+2      	; 0x4a46 <irCommTasks+0x56e>
    4a44:	06 cf       	rjmp	.-500    	; 0x4852 <irCommTasks+0x37a>
						}											
					 }

				}

				if(irCommComputeShiftIndexTemp>1) {
    4a46:	80 91 8a 05 	lds	r24, 0x058A
    4a4a:	82 30       	cpi	r24, 0x02	; 2
    4a4c:	18 f0       	brcs	.+6      	; 0x4a54 <irCommTasks+0x57c>
					irCommComputeShiftIndexTemp = 1;
    4a4e:	81 e0       	ldi	r24, 0x01	; 1
    4a50:	80 93 8a 05 	sts	0x058A, r24
					//updateRedLed(0);
				}
				irCommComputeShiftTemp[irCommComputeShiftIndexTemp] = irCommComputeShift;
    4a54:	90 91 8a 05 	lds	r25, 0x058A
    4a58:	e9 2f       	mov	r30, r25
    4a5a:	f0 e0       	ldi	r31, 0x00	; 0
    4a5c:	e7 50       	subi	r30, 0x07	; 7
    4a5e:	fa 4f       	sbci	r31, 0xFA	; 250
    4a60:	80 91 9f 05 	lds	r24, 0x059F
    4a64:	80 83       	st	Z, r24
				irCommComputeShiftIndexTemp++;
    4a66:	9f 5f       	subi	r25, 0xFF	; 255
    4a68:	90 93 8a 05 	sts	0x058A, r25
				
				if(irCommShiftCountIndexTemp>1) {
    4a6c:	80 91 87 05 	lds	r24, 0x0587
    4a70:	82 30       	cpi	r24, 0x02	; 2
    4a72:	18 f0       	brcs	.+6      	; 0x4a7a <irCommTasks+0x5a2>
					irCommShiftCountIndexTemp = 1;
    4a74:	81 e0       	ldi	r24, 0x01	; 1
    4a76:	80 93 87 05 	sts	0x0587, r24
					//updateRedLed(0);
				}
				irCommShiftCountTemp[irCommShiftCountIndexTemp] = irCommShiftCount;
    4a7a:	90 91 87 05 	lds	r25, 0x0587
    4a7e:	e9 2f       	mov	r30, r25
    4a80:	f0 e0       	ldi	r31, 0x00	; 0
    4a82:	e1 59       	subi	r30, 0x91	; 145
    4a84:	f4 4f       	sbci	r31, 0xF4	; 244
    4a86:	80 91 9e 05 	lds	r24, 0x059E
    4a8a:	80 83       	st	Z, r24
				irCommShiftCountIndexTemp++;
    4a8c:	9f 5f       	subi	r25, 0xFF	; 255
    4a8e:	90 93 87 05 	sts	0x0587, r25
				
				if(irCommRxPeakHighToLowIndexTemp>1) {
    4a92:	80 91 8b 05 	lds	r24, 0x058B
    4a96:	82 30       	cpi	r24, 0x02	; 2
    4a98:	18 f0       	brcs	.+6      	; 0x4aa0 <irCommTasks+0x5c8>
					irCommRxPeakHighToLowIndexTemp = 1;
    4a9a:	81 e0       	ldi	r24, 0x01	; 1
    4a9c:	80 93 8b 05 	sts	0x058B, r24
					//updateRedLed(0);
				}
				irCommRxPeakHighToLowTemp[irCommRxPeakHighToLowIndexTemp] = irCommRxPeakHighToLow;
    4aa0:	90 91 8b 05 	lds	r25, 0x058B
    4aa4:	e9 2f       	mov	r30, r25
    4aa6:	f0 e0       	ldi	r31, 0x00	; 0
    4aa8:	eb 5a       	subi	r30, 0xAB	; 171
    4aaa:	f9 4f       	sbci	r31, 0xF9	; 249
    4aac:	80 91 af 05 	lds	r24, 0x05AF
    4ab0:	80 83       	st	Z, r24
				irCommRxPeakHighToLowIndexTemp++;
    4ab2:	9f 5f       	subi	r25, 0xFF	; 255
    4ab4:	90 93 8b 05 	sts	0x058B, r25
				
				if(irCommRxStartPeakDurationIndexTemp>1) {
    4ab8:	80 91 8c 05 	lds	r24, 0x058C
    4abc:	82 30       	cpi	r24, 0x02	; 2
    4abe:	18 f0       	brcs	.+6      	; 0x4ac6 <irCommTasks+0x5ee>
					irCommRxStartPeakDurationIndexTemp = 1;
    4ac0:	81 e0       	ldi	r24, 0x01	; 1
    4ac2:	80 93 8c 05 	sts	0x058C, r24
					//updateRedLed(0);
				}
				irCommRxStartPeakDurationTemp[irCommRxStartPeakDurationIndexTemp] = irCommRxStartPeakDuration;
    4ac6:	90 91 8c 05 	lds	r25, 0x058C
    4aca:	e9 2f       	mov	r30, r25
    4acc:	f0 e0       	ldi	r31, 0x00	; 0
    4ace:	e9 56       	subi	r30, 0x69	; 105
    4ad0:	f8 4f       	sbci	r31, 0xF8	; 248
    4ad2:	80 91 b0 05 	lds	r24, 0x05B0
    4ad6:	80 83       	st	Z, r24
				irCommRxStartPeakDurationIndexTemp++;
    4ad8:	9f 5f       	subi	r25, 0xFF	; 255
    4ada:	90 93 8c 05 	sts	0x058C, r25
					
				
				//if(irCommComputeShift != 0) {	// it should not be never 1 because the difference between min and max in the current signal
					//updateRedLed(0);			// is at least IRCOMM_DETECTION_AMPLITUDE_THR (checked in the previous state)
				//}
				irCommProxMean = (int)(irCommProxSum / IRCOMM_SAMPLING_WINDOW);
    4ade:	60 91 96 05 	lds	r22, 0x0596
    4ae2:	70 91 97 05 	lds	r23, 0x0597
    4ae6:	80 91 98 05 	lds	r24, 0x0598
    4aea:	90 91 99 05 	lds	r25, 0x0599
    4aee:	24 e1       	ldi	r18, 0x14	; 20
    4af0:	30 e0       	ldi	r19, 0x00	; 0
    4af2:	40 e0       	ldi	r20, 0x00	; 0
    4af4:	50 e0       	ldi	r21, 0x00	; 0
    4af6:	0e 94 f7 2e 	call	0x5dee	; 0x5dee <__divmodsi4>
    4afa:	30 93 a1 05 	sts	0x05A1, r19
    4afe:	20 93 a0 05 	sts	0x05A0, r18

				if(irCommProxMeanIndexTemp>1) {
    4b02:	80 91 83 05 	lds	r24, 0x0583
    4b06:	82 30       	cpi	r24, 0x02	; 2
    4b08:	18 f0       	brcs	.+6      	; 0x4b10 <irCommTasks+0x638>
					irCommProxMeanIndexTemp = 1;
    4b0a:	81 e0       	ldi	r24, 0x01	; 1
    4b0c:	80 93 83 05 	sts	0x0583, r24
					//updateRedLed(0);
				}
				irCommProxMeanTemp[irCommProxMeanIndexTemp] = irCommProxMean;
    4b10:	80 91 83 05 	lds	r24, 0x0583
    4b14:	e8 2f       	mov	r30, r24
    4b16:	f0 e0       	ldi	r31, 0x00	; 0
    4b18:	ee 0f       	add	r30, r30
    4b1a:	ff 1f       	adc	r31, r31
    4b1c:	e5 50       	subi	r30, 0x05	; 5
    4b1e:	fa 4f       	sbci	r31, 0xFA	; 250
    4b20:	20 91 a0 05 	lds	r18, 0x05A0
    4b24:	30 91 a1 05 	lds	r19, 0x05A1
    4b28:	31 83       	std	Z+1, r19	; 0x01
    4b2a:	20 83       	st	Z, r18
				irCommProxMeanIndexTemp++;
    4b2c:	8f 5f       	subi	r24, 0xFF	; 255
    4b2e:	80 93 83 05 	sts	0x0583, r24
				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] -= irCommProxMean;

					if(irCommMaxSensorSignalFiltIndexTemp>39) {
						irCommMaxSensorSignalFiltIndexTemp = 39;
    4b32:	47 e2       	ldi	r20, 0x27	; 39
				irCommProxMeanIndexTemp++;
				

				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] -= irCommProxMean;
    4b34:	d7 01       	movw	r26, r14
    4b36:	8d 91       	ld	r24, X+
    4b38:	9c 91       	ld	r25, X
    4b3a:	11 97       	sbiw	r26, 0x01	; 1
    4b3c:	20 91 a0 05 	lds	r18, 0x05A0
    4b40:	30 91 a1 05 	lds	r19, 0x05A1
    4b44:	82 1b       	sub	r24, r18
    4b46:	93 0b       	sbc	r25, r19
    4b48:	8d 93       	st	X+, r24
    4b4a:	9c 93       	st	X, r25

					if(irCommMaxSensorSignalFiltIndexTemp>39) {
    4b4c:	80 91 80 05 	lds	r24, 0x0580
    4b50:	88 32       	cpi	r24, 0x28	; 40
    4b52:	10 f0       	brcs	.+4      	; 0x4b58 <irCommTasks+0x680>
						irCommMaxSensorSignalFiltIndexTemp = 39;
    4b54:	40 93 80 05 	sts	0x0580, r20
						//updateRedLed(0);
					}
					irCommMaxSensorSignalFiltTemp[irCommMaxSensorSignalFiltIndexTemp] = irCommMaxSensorSignal[i];
    4b58:	80 91 80 05 	lds	r24, 0x0580
    4b5c:	e8 2f       	mov	r30, r24
    4b5e:	f0 e0       	ldi	r31, 0x00	; 0
    4b60:	ee 0f       	add	r30, r30
    4b62:	ff 1f       	adc	r31, r31
    4b64:	ed 5f       	subi	r30, 0xFD	; 253
    4b66:	f9 4f       	sbci	r31, 0xF9	; 249
    4b68:	d7 01       	movw	r26, r14
    4b6a:	2d 91       	ld	r18, X+
    4b6c:	3d 91       	ld	r19, X+
    4b6e:	7d 01       	movw	r14, r26
    4b70:	31 83       	std	Z+1, r19	; 0x01
    4b72:	20 83       	st	Z, r18
					irCommMaxSensorSignalFiltIndexTemp++;
    4b74:	8f 5f       	subi	r24, 0xFF	; 255
    4b76:	80 93 80 05 	sts	0x0580, r24
				irCommProxMeanTemp[irCommProxMeanIndexTemp] = irCommProxMean;
				irCommProxMeanIndexTemp++;
				

				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
    4b7a:	b8 e5       	ldi	r27, 0x58	; 88
    4b7c:	eb 16       	cp	r14, r27
    4b7e:	bb e0       	ldi	r27, 0x0B	; 11
    4b80:	fb 06       	cpc	r15, r27
    4b82:	c1 f6       	brne	.-80     	; 0x4b34 <irCommTasks+0x65c>
					irCommMaxSensorSignalFiltIndexTemp++;
					
				}
						
				// start counting number of switch around mean signal
				if(irCommMaxSensorSignal[0] > 0) {
    4b84:	80 91 30 0b 	lds	r24, 0x0B30
    4b88:	90 91 31 0b 	lds	r25, 0x0B31
    4b8c:	18 16       	cp	r1, r24
    4b8e:	19 06       	cpc	r1, r25
    4b90:	14 f4       	brge	.+4      	; 0x4b96 <irCommTasks+0x6be>
					irCommSignalState = 1;
    4b92:	81 e0       	ldi	r24, 0x01	; 1
    4b94:	01 c0       	rjmp	.+2      	; 0x4b98 <irCommTasks+0x6c0>
				} else {
					irCommSignalState = -1;
    4b96:	8f ef       	ldi	r24, 0xFF	; 255
    4b98:	80 93 a2 05 	sts	0x05A2, r24
				}
				irCommSwitchCount = 0;
    4b9c:	10 92 a3 05 	sts	0x05A3, r1
    4ba0:	e2 e3       	ldi	r30, 0x32	; 50
    4ba2:	fb e0       	ldi	r31, 0x0B	; 11
							irCommSignalState = 1;
							irCommSwitchCount++;
						}
					} else {
						if(irCommSignalState > 0) {
							irCommSignalState = -1;
    4ba4:	4f ef       	ldi	r20, 0xFF	; 255
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
					if(irCommMaxSensorSignal[i] > 0) {
						if(irCommSignalState < 0) {
							irCommSignalState = 1;
    4ba6:	31 e0       	ldi	r19, 0x01	; 1
				} else {
					irCommSignalState = -1;
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
					if(irCommMaxSensorSignal[i] > 0) {
    4ba8:	80 81       	ld	r24, Z
    4baa:	91 81       	ldd	r25, Z+1	; 0x01
    4bac:	20 91 a2 05 	lds	r18, 0x05A2
    4bb0:	18 16       	cp	r1, r24
    4bb2:	19 06       	cpc	r1, r25
    4bb4:	2c f4       	brge	.+10     	; 0x4bc0 <irCommTasks+0x6e8>
						if(irCommSignalState < 0) {
    4bb6:	27 ff       	sbrs	r18, 7
    4bb8:	0c c0       	rjmp	.+24     	; 0x4bd2 <irCommTasks+0x6fa>
							irCommSignalState = 1;
    4bba:	30 93 a2 05 	sts	0x05A2, r19
    4bbe:	04 c0       	rjmp	.+8      	; 0x4bc8 <irCommTasks+0x6f0>
							irCommSwitchCount++;
						}
					} else {
						if(irCommSignalState > 0) {
    4bc0:	12 16       	cp	r1, r18
    4bc2:	3c f4       	brge	.+14     	; 0x4bd2 <irCommTasks+0x6fa>
							irCommSignalState = -1;
    4bc4:	40 93 a2 05 	sts	0x05A2, r20
							irCommSwitchCount++;
    4bc8:	80 91 a3 05 	lds	r24, 0x05A3
    4bcc:	8f 5f       	subi	r24, 0xFF	; 255
    4bce:	80 93 a3 05 	sts	0x05A3, r24
    4bd2:	32 96       	adiw	r30, 0x02	; 2
					irCommSignalState = 1;
				} else {
					irCommSignalState = -1;
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
    4bd4:	2b e0       	ldi	r18, 0x0B	; 11
    4bd6:	e8 35       	cpi	r30, 0x58	; 88
    4bd8:	f2 07       	cpc	r31, r18
    4bda:	31 f7       	brne	.-52     	; 0x4ba8 <irCommTasks+0x6d0>
							irCommSwitchCount++;
						}
					}
				}

				if(irCommSwitchCountIndexTemp>1) {
    4bdc:	80 91 84 05 	lds	r24, 0x0584
    4be0:	82 30       	cpi	r24, 0x02	; 2
    4be2:	18 f0       	brcs	.+6      	; 0x4bea <irCommTasks+0x712>
					irCommSwitchCountIndexTemp = 1;
    4be4:	81 e0       	ldi	r24, 0x01	; 1
    4be6:	80 93 84 05 	sts	0x0584, r24
					//updateRedLed(0);
				}
				irCommSwitchCountTemp[irCommSwitchCountIndexTemp] = irCommSwitchCount;
    4bea:	80 91 84 05 	lds	r24, 0x0584
    4bee:	e8 2f       	mov	r30, r24
    4bf0:	f0 e0       	ldi	r31, 0x00	; 0
    4bf2:	e1 52       	subi	r30, 0x21	; 33
    4bf4:	fa 4f       	sbci	r31, 0xFA	; 250
    4bf6:	20 91 a3 05 	lds	r18, 0x05A3
    4bfa:	20 83       	st	Z, r18
				irCommSwitchCountIndexTemp++;
    4bfc:	8f 5f       	subi	r24, 0xFF	; 255
    4bfe:	80 93 84 05 	sts	0x0584, r24
				

				//turnOffGreenLeds();
				if(irCommRxPeakHighToLow==1) {
    4c02:	40 91 af 05 	lds	r20, 0x05AF
    4c06:	30 91 ae 05 	lds	r19, 0x05AE
    4c0a:	41 30       	cpi	r20, 0x01	; 1
    4c0c:	09 f0       	breq	.+2      	; 0x4c10 <irCommTasks+0x738>
    4c0e:	ca c0       	rjmp	.+404    	; 0x4da4 <irCommTasks+0x8cc>
					if(irCommRxStartBitDetected==1) {
    4c10:	31 30       	cpi	r19, 0x01	; 1
    4c12:	09 f0       	breq	.+2      	; 0x4c16 <irCommTasks+0x73e>
    4c14:	43 c0       	rjmp	.+134    	; 0x4c9c <irCommTasks+0x7c4>
						if(irCommSwitchCount==2) {
    4c16:	22 30       	cpi	r18, 0x02	; 2
    4c18:	71 f4       	brne	.+28     	; 0x4c36 <irCommTasks+0x75e>
							if(irCommSyncStateIndexTemp>1) {
    4c1a:	80 91 8f 05 	lds	r24, 0x058F
    4c1e:	82 30       	cpi	r24, 0x02	; 2
    4c20:	10 f0       	brcs	.+4      	; 0x4c26 <irCommTasks+0x74e>
								irCommSyncStateIndexTemp = 1;
    4c22:	30 93 8f 05 	sts	0x058F, r19
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 6;
    4c26:	90 91 8f 05 	lds	r25, 0x058F
    4c2a:	e9 2f       	mov	r30, r25
    4c2c:	f0 e0       	ldi	r31, 0x00	; 0
    4c2e:	e9 50       	subi	r30, 0x09	; 9
    4c30:	fa 4f       	sbci	r31, 0xFA	; 250
    4c32:	86 e0       	ldi	r24, 0x06	; 6
    4c34:	f3 c0       	rjmp	.+486    	; 0x4e1c <irCommTasks+0x944>
    4c36:	90 91 8f 05 	lds	r25, 0x058F
							irCommShiftCounter = 0;
							irCommRxBitCount = 0;	
							irCommRxCrc = 0;	
							irCommRxByte = 0;
							irCommState = IRCOMM_RX_WAITING_BIT;
						} else if(irCommSwitchCount==1) {
    4c3a:	21 30       	cpi	r18, 0x01	; 1
    4c3c:	81 f4       	brne	.+32     	; 0x4c5e <irCommTasks+0x786>
							if(irCommSyncStateIndexTemp>1) {
    4c3e:	92 30       	cpi	r25, 0x02	; 2
    4c40:	10 f0       	brcs	.+4      	; 0x4c46 <irCommTasks+0x76e>
								irCommSyncStateIndexTemp = 1;
    4c42:	20 93 8f 05 	sts	0x058F, r18
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 2;
    4c46:	90 91 8f 05 	lds	r25, 0x058F
    4c4a:	e9 2f       	mov	r30, r25
    4c4c:	f0 e0       	ldi	r31, 0x00	; 0
    4c4e:	e9 50       	subi	r30, 0x09	; 9
    4c50:	fa 4f       	sbci	r31, 0xFA	; 250
    4c52:	82 e0       	ldi	r24, 0x02	; 2
    4c54:	80 83       	st	Z, r24
							irCommSyncStateIndexTemp++;
    4c56:	9f 5f       	subi	r25, 0xFF	; 255
    4c58:	90 93 8f 05 	sts	0x058F, r25
    4c5c:	be c0       	rjmp	.+380    	; 0x4dda <irCommTasks+0x902>
							irCommRxBitCount = 0;	
							irCommRxCrc = 0;	
							irCommRxByte = 0;
							irCommState = IRCOMM_RX_SYNC_SIGNAL;
						} else {
							irCommRxStartBitDetected = 0;
    4c5e:	10 92 ae 05 	sts	0x05AE, r1
							currentProx = 0;
    4c62:	10 92 4c 03 	sts	0x034C, r1
							adcSaveDataTo = SKIP_SAMPLE;
    4c66:	85 e0       	ldi	r24, 0x05	; 5
    4c68:	80 93 e2 03 	sts	0x03E2, r24
							adcSamplingState = 0;
    4c6c:	10 92 e3 03 	sts	0x03E3, r1
							irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;
    4c70:	10 92 66 05 	sts	0x0566, r1
							irCommState = IRCOMM_RX_IDLE_STATE;	
    4c74:	30 93 67 05 	sts	0x0567, r19

							if(irCommSyncStateIndexTemp>1) {
    4c78:	92 30       	cpi	r25, 0x02	; 2
    4c7a:	10 f0       	brcs	.+4      	; 0x4c80 <irCommTasks+0x7a8>
								irCommSyncStateIndexTemp = 1;
    4c7c:	30 93 8f 05 	sts	0x058F, r19
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 12;
    4c80:	80 91 8f 05 	lds	r24, 0x058F
    4c84:	e8 2f       	mov	r30, r24
    4c86:	f0 e0       	ldi	r31, 0x00	; 0
    4c88:	e9 50       	subi	r30, 0x09	; 9
    4c8a:	fa 4f       	sbci	r31, 0xFA	; 250
    4c8c:	9c e0       	ldi	r25, 0x0C	; 12
    4c8e:	90 83       	st	Z, r25
							irCommSyncStateIndexTemp++;
    4c90:	8f 5f       	subi	r24, 0xFF	; 255
    4c92:	80 93 8f 05 	sts	0x058F, r24
							//irCommState = IRCOMM_RX_DEBUG;
							//irCommAdcRxState = 12;
							//updateRedLed(0);
							//break;

							resetDebugVariables();				
    4c96:	0e 94 c3 21 	call	0x4386	; 0x4386 <resetDebugVariables>
    4c9a:	cd c4       	rjmp	.+2458   	; 0x5636 <irCommTasks+0x115e>
							break;
						}
					} else {
						if(irCommSwitchCount==2) {
    4c9c:	22 30       	cpi	r18, 0x02	; 2
    4c9e:	81 f5       	brne	.+96     	; 0x4d00 <irCommTasks+0x828>
							if(irCommRxStartPeakDuration<=3) {	// peak due to sensors sampling detected
    4ca0:	80 91 b0 05 	lds	r24, 0x05B0
    4ca4:	90 91 8f 05 	lds	r25, 0x058F
    4ca8:	84 30       	cpi	r24, 0x04	; 4
    4caa:	b8 f4       	brcc	.+46     	; 0x4cda <irCommTasks+0x802>
								currentProx = 0;
    4cac:	10 92 4c 03 	sts	0x034C, r1
								adcSaveDataTo = SKIP_SAMPLE;
    4cb0:	85 e0       	ldi	r24, 0x05	; 5
    4cb2:	80 93 e2 03 	sts	0x03E2, r24
								adcSamplingState = 0;
    4cb6:	10 92 e3 03 	sts	0x03E3, r1
								irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;							
    4cba:	10 92 66 05 	sts	0x0566, r1
								irCommState = IRCOMM_RX_IDLE_STATE;
    4cbe:	40 93 67 05 	sts	0x0567, r20

								if(irCommSyncStateIndexTemp>1) {
    4cc2:	92 30       	cpi	r25, 0x02	; 2
    4cc4:	10 f0       	brcs	.+4      	; 0x4cca <irCommTasks+0x7f2>
									irCommSyncStateIndexTemp = 1;
    4cc6:	40 93 8f 05 	sts	0x058F, r20
									//updateRedLed(0);
								}
								irCommSyncStateTemp[irCommSyncStateIndexTemp] = 16;
    4cca:	80 91 8f 05 	lds	r24, 0x058F
    4cce:	e8 2f       	mov	r30, r24
    4cd0:	f0 e0       	ldi	r31, 0x00	; 0
    4cd2:	e9 50       	subi	r30, 0x09	; 9
    4cd4:	fa 4f       	sbci	r31, 0xFA	; 250
    4cd6:	90 e1       	ldi	r25, 0x10	; 16
    4cd8:	da cf       	rjmp	.-76     	; 0x4c8e <irCommTasks+0x7b6>
								//break;

								resetDebugVariables();
								break;
							} else {
								if(irCommSyncStateIndexTemp>1) {
    4cda:	92 30       	cpi	r25, 0x02	; 2
    4cdc:	10 f0       	brcs	.+4      	; 0x4ce2 <irCommTasks+0x80a>
									irCommSyncStateIndexTemp = 1;
    4cde:	40 93 8f 05 	sts	0x058F, r20
									//updateRedLed(0);
								}
								irCommSyncStateTemp[irCommSyncStateIndexTemp] = 3;
    4ce2:	90 91 8f 05 	lds	r25, 0x058F
    4ce6:	e9 2f       	mov	r30, r25
    4ce8:	f0 e0       	ldi	r31, 0x00	; 0
    4cea:	e9 50       	subi	r30, 0x09	; 9
    4cec:	fa 4f       	sbci	r31, 0xFA	; 250
    4cee:	83 e0       	ldi	r24, 0x03	; 3
    4cf0:	80 83       	st	Z, r24
								irCommSyncStateIndexTemp++;
    4cf2:	9f 5f       	subi	r25, 0xFF	; 255
    4cf4:	90 93 8f 05 	sts	0x058F, r25

								irCommShiftCount = IRCOMM_SAMPLING_WINDOW + irCommShiftCount;
    4cf8:	80 91 9e 05 	lds	r24, 0x059E
    4cfc:	8c 5e       	subi	r24, 0xEC	; 236
    4cfe:	6b c0       	rjmp	.+214    	; 0x4dd6 <irCommTasks+0x8fe>
								irCommRxBitCount = 0;	
								irCommRxCrc = 0;	
								irCommRxByte = 0;
								irCommState = IRCOMM_RX_SYNC_SIGNAL;
							}
						} else if(irCommSwitchCount==1) {		
    4d00:	21 30       	cpi	r18, 0x01	; 1
    4d02:	b9 f5       	brne	.+110    	; 0x4d72 <irCommTasks+0x89a>
							irCommRxStartBitDetected = 1;					
    4d04:	20 93 ae 05 	sts	0x05AE, r18
							if(irCommRxStartPeakDuration > IRCOMM_SAMPLING_WINDOW/2) {
    4d08:	80 91 b0 05 	lds	r24, 0x05B0
    4d0c:	90 91 8f 05 	lds	r25, 0x058F
    4d10:	8b 30       	cpi	r24, 0x0B	; 11
    4d12:	00 f1       	brcs	.+64     	; 0x4d54 <irCommTasks+0x87c>
								if(irCommSyncStateIndexTemp>1) {
    4d14:	92 30       	cpi	r25, 0x02	; 2
    4d16:	10 f0       	brcs	.+4      	; 0x4d1c <irCommTasks+0x844>
									irCommSyncStateIndexTemp = 1;
    4d18:	20 93 8f 05 	sts	0x058F, r18
									//updateRedLed(0);
								}
								irCommSyncStateTemp[irCommSyncStateIndexTemp] = 4;
    4d1c:	80 91 8f 05 	lds	r24, 0x058F
    4d20:	e8 2f       	mov	r30, r24
    4d22:	f0 e0       	ldi	r31, 0x00	; 0
    4d24:	e9 50       	subi	r30, 0x09	; 9
    4d26:	fa 4f       	sbci	r31, 0xFA	; 250
    4d28:	94 e0       	ldi	r25, 0x04	; 4
    4d2a:	90 83       	st	Z, r25
								irCommSyncStateIndexTemp++;
    4d2c:	8f 5f       	subi	r24, 0xFF	; 255
    4d2e:	80 93 8f 05 	sts	0x058F, r24

								//irCommShiftCount = irCommShiftCount;
								irCommRxPeakHighToLow = 0;
    4d32:	10 92 af 05 	sts	0x05AF, r1
								irCommRxStartBitDetected = 0;
    4d36:	10 92 ae 05 	sts	0x05AE, r1
								irCommSecondBitSkipped = 0;
    4d3a:	10 92 a7 05 	sts	0x05A7, r1
								irCommShiftCounter = 0;
    4d3e:	10 92 a8 05 	sts	0x05A8, r1
								irCommRxBitCount = 0;	
    4d42:	10 92 a4 05 	sts	0x05A4, r1
								irCommRxCrc = 0;	
    4d46:	10 92 95 05 	sts	0x0595, r1
								irCommRxByte = 0;
    4d4a:	10 92 a6 05 	sts	0x05A6, r1
								irCommState = IRCOMM_RX_SYNC_SIGNAL;
    4d4e:	90 93 67 05 	sts	0x0567, r25
    4d52:	ee c0       	rjmp	.+476    	; 0x4f30 <irCommTasks+0xa58>
							} else {
								currentProx = 0;
    4d54:	10 92 4c 03 	sts	0x034C, r1
								adcSaveDataTo = SKIP_SAMPLE;
    4d58:	85 e0       	ldi	r24, 0x05	; 5
    4d5a:	80 93 e2 03 	sts	0x03E2, r24
								adcSamplingState = 0;
    4d5e:	10 92 e3 03 	sts	0x03E3, r1
								irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;								
    4d62:	10 92 66 05 	sts	0x0566, r1
								irCommState = IRCOMM_RX_IDLE_STATE;
    4d66:	20 93 67 05 	sts	0x0567, r18

								irCommSyncStateIndexTemp++;
    4d6a:	9f 5f       	subi	r25, 0xFF	; 255
    4d6c:	90 93 8f 05 	sts	0x058F, r25
    4d70:	df c0       	rjmp	.+446    	; 0x4f30 <irCommTasks+0xa58>
							}							
						} else {							
							currentProx = 0;
    4d72:	10 92 4c 03 	sts	0x034C, r1
							adcSaveDataTo = SKIP_SAMPLE;
    4d76:	85 e0       	ldi	r24, 0x05	; 5
    4d78:	80 93 e2 03 	sts	0x03E2, r24
							adcSamplingState = 0;
    4d7c:	10 92 e3 03 	sts	0x03E3, r1
							irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;							
    4d80:	10 92 66 05 	sts	0x0566, r1
							irCommState = IRCOMM_RX_IDLE_STATE;	
    4d84:	40 93 67 05 	sts	0x0567, r20

							if(irCommSyncStateIndexTemp>1) {
    4d88:	80 91 8f 05 	lds	r24, 0x058F
    4d8c:	82 30       	cpi	r24, 0x02	; 2
    4d8e:	10 f0       	brcs	.+4      	; 0x4d94 <irCommTasks+0x8bc>
								irCommSyncStateIndexTemp = 1;
    4d90:	40 93 8f 05 	sts	0x058F, r20
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 11;
    4d94:	80 91 8f 05 	lds	r24, 0x058F
    4d98:	e8 2f       	mov	r30, r24
    4d9a:	f0 e0       	ldi	r31, 0x00	; 0
    4d9c:	e9 50       	subi	r30, 0x09	; 9
    4d9e:	fa 4f       	sbci	r31, 0xFA	; 250
    4da0:	9b e0       	ldi	r25, 0x0B	; 11
    4da2:	75 cf       	rjmp	.-278    	; 0x4c8e <irCommTasks+0x7b6>
							resetDebugVariables();				
							break;
						}
					}
				} else {
					if(irCommRxStartBitDetected==1) {
    4da4:	31 30       	cpi	r19, 0x01	; 1
    4da6:	09 f0       	breq	.+2      	; 0x4daa <irCommTasks+0x8d2>
    4da8:	68 c0       	rjmp	.+208    	; 0x4e7a <irCommTasks+0x9a2>
						if(irCommSwitchCount==2) {
    4daa:	22 30       	cpi	r18, 0x02	; 2
    4dac:	41 f5       	brne	.+80     	; 0x4dfe <irCommTasks+0x926>
							if(irCommSyncStateIndexTemp>1) {
    4dae:	80 91 8f 05 	lds	r24, 0x058F
    4db2:	82 30       	cpi	r24, 0x02	; 2
    4db4:	10 f0       	brcs	.+4      	; 0x4dba <irCommTasks+0x8e2>
								irCommSyncStateIndexTemp = 1;
    4db6:	30 93 8f 05 	sts	0x058F, r19
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 5;
    4dba:	90 91 8f 05 	lds	r25, 0x058F
    4dbe:	e9 2f       	mov	r30, r25
    4dc0:	f0 e0       	ldi	r31, 0x00	; 0
    4dc2:	e9 50       	subi	r30, 0x09	; 9
    4dc4:	fa 4f       	sbci	r31, 0xFA	; 250
    4dc6:	85 e0       	ldi	r24, 0x05	; 5
    4dc8:	80 83       	st	Z, r24
							irCommSyncStateIndexTemp++;
    4dca:	9f 5f       	subi	r25, 0xFF	; 255
    4dcc:	90 93 8f 05 	sts	0x058F, r25

							irCommShiftCount = IRCOMM_SAMPLING_WINDOW/2 + irCommShiftCount;
    4dd0:	80 91 9e 05 	lds	r24, 0x059E
    4dd4:	86 5f       	subi	r24, 0xF6	; 246
    4dd6:	80 93 9e 05 	sts	0x059E, r24
							irCommRxPeakHighToLow = 0;
    4dda:	10 92 af 05 	sts	0x05AF, r1
							irCommRxStartBitDetected = 0;
    4dde:	10 92 ae 05 	sts	0x05AE, r1
							irCommSecondBitSkipped = 0;
    4de2:	10 92 a7 05 	sts	0x05A7, r1
							irCommShiftCounter = 0;
    4de6:	10 92 a8 05 	sts	0x05A8, r1
							irCommRxBitCount = 0;	
    4dea:	10 92 a4 05 	sts	0x05A4, r1
							irCommRxCrc = 0;	
    4dee:	10 92 95 05 	sts	0x0595, r1
							irCommRxByte = 0;
    4df2:	10 92 a6 05 	sts	0x05A6, r1
							irCommState = IRCOMM_RX_SYNC_SIGNAL;
    4df6:	84 e0       	ldi	r24, 0x04	; 4
    4df8:	80 93 67 05 	sts	0x0567, r24
    4dfc:	99 c0       	rjmp	.+306    	; 0x4f30 <irCommTasks+0xa58>
    4dfe:	90 91 8f 05 	lds	r25, 0x058F
						} else if(irCommSwitchCount==1) {
    4e02:	21 30       	cpi	r18, 0x01	; 1
    4e04:	09 f5       	brne	.+66     	; 0x4e48 <irCommTasks+0x970>
							if(irCommSyncStateIndexTemp>1) {
    4e06:	92 30       	cpi	r25, 0x02	; 2
    4e08:	10 f0       	brcs	.+4      	; 0x4e0e <irCommTasks+0x936>
								irCommSyncStateIndexTemp = 1;
    4e0a:	20 93 8f 05 	sts	0x058F, r18
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 8;
    4e0e:	90 91 8f 05 	lds	r25, 0x058F
    4e12:	e9 2f       	mov	r30, r25
    4e14:	f0 e0       	ldi	r31, 0x00	; 0
    4e16:	e9 50       	subi	r30, 0x09	; 9
    4e18:	fa 4f       	sbci	r31, 0xFA	; 250
    4e1a:	88 e0       	ldi	r24, 0x08	; 8
    4e1c:	80 83       	st	Z, r24
							irCommSyncStateIndexTemp++;
    4e1e:	9f 5f       	subi	r25, 0xFF	; 255
    4e20:	90 93 8f 05 	sts	0x058F, r25

							irCommShiftCount = 0;
    4e24:	10 92 9e 05 	sts	0x059E, r1
							irCommRxPeakHighToLow = 0;
    4e28:	10 92 af 05 	sts	0x05AF, r1
							irCommRxStartBitDetected = 0;
    4e2c:	10 92 ae 05 	sts	0x05AE, r1
							irCommSecondBitSkipped = 0;
    4e30:	10 92 a7 05 	sts	0x05A7, r1
							irCommShiftCounter = 0;
    4e34:	10 92 a8 05 	sts	0x05A8, r1
							irCommRxBitCount = 0;	
    4e38:	10 92 a4 05 	sts	0x05A4, r1
							irCommRxCrc = 0;	
    4e3c:	10 92 95 05 	sts	0x0595, r1
							irCommRxByte = 0;
    4e40:	10 92 a6 05 	sts	0x05A6, r1
							irCommState = IRCOMM_RX_WAITING_BIT;
    4e44:	85 e0       	ldi	r24, 0x05	; 5
    4e46:	d8 cf       	rjmp	.-80     	; 0x4df8 <irCommTasks+0x920>
						} else {
							irCommRxStartBitDetected = 0;
    4e48:	10 92 ae 05 	sts	0x05AE, r1
							currentProx = 0;
    4e4c:	10 92 4c 03 	sts	0x034C, r1
							adcSaveDataTo = SKIP_SAMPLE;
    4e50:	85 e0       	ldi	r24, 0x05	; 5
    4e52:	80 93 e2 03 	sts	0x03E2, r24
							adcSamplingState = 0;
    4e56:	10 92 e3 03 	sts	0x03E3, r1
							irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;
    4e5a:	10 92 66 05 	sts	0x0566, r1
							irCommState = IRCOMM_RX_IDLE_STATE;	
    4e5e:	30 93 67 05 	sts	0x0567, r19

							if(irCommSyncStateIndexTemp>1) {
    4e62:	92 30       	cpi	r25, 0x02	; 2
    4e64:	10 f0       	brcs	.+4      	; 0x4e6a <irCommTasks+0x992>
								irCommSyncStateIndexTemp = 1;
    4e66:	30 93 8f 05 	sts	0x058F, r19
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 13;
    4e6a:	80 91 8f 05 	lds	r24, 0x058F
    4e6e:	e8 2f       	mov	r30, r24
    4e70:	f0 e0       	ldi	r31, 0x00	; 0
    4e72:	e9 50       	subi	r30, 0x09	; 9
    4e74:	fa 4f       	sbci	r31, 0xFA	; 250
    4e76:	9d e0       	ldi	r25, 0x0D	; 13
    4e78:	0a cf       	rjmp	.-492    	; 0x4c8e <irCommTasks+0x7b6>

							resetDebugVariables();				
							break;
						}
					} else {
						if(irCommSwitchCount==2) {
    4e7a:	22 30       	cpi	r18, 0x02	; 2
    4e7c:	79 f4       	brne	.+30     	; 0x4e9c <irCommTasks+0x9c4>
							if(irCommSyncStateIndexTemp>1) {
    4e7e:	80 91 8f 05 	lds	r24, 0x058F
    4e82:	82 30       	cpi	r24, 0x02	; 2
    4e84:	18 f0       	brcs	.+6      	; 0x4e8c <irCommTasks+0x9b4>
								irCommSyncStateIndexTemp = 1;
    4e86:	81 e0       	ldi	r24, 0x01	; 1
    4e88:	80 93 8f 05 	sts	0x058F, r24
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 1;
    4e8c:	90 91 8f 05 	lds	r25, 0x058F
    4e90:	e9 2f       	mov	r30, r25
    4e92:	f0 e0       	ldi	r31, 0x00	; 0
    4e94:	e9 50       	subi	r30, 0x09	; 9
    4e96:	fa 4f       	sbci	r31, 0xFA	; 250
    4e98:	81 e0       	ldi	r24, 0x01	; 1
    4e9a:	96 cf       	rjmp	.-212    	; 0x4dc8 <irCommTasks+0x8f0>
							irCommShiftCounter = 0;
							irCommRxBitCount = 0;	
							irCommRxCrc = 0;	
							irCommRxByte = 0;
							irCommState = IRCOMM_RX_SYNC_SIGNAL;
						} else if(irCommSwitchCount==1) {
    4e9c:	21 30       	cpi	r18, 0x01	; 1
    4e9e:	71 f5       	brne	.+92     	; 0x4efc <irCommTasks+0xa24>
							if(irCommRxStartPeakDuration > IRCOMM_SAMPLING_WINDOW/2) {
    4ea0:	80 91 b0 05 	lds	r24, 0x05B0
    4ea4:	90 91 8f 05 	lds	r25, 0x058F
    4ea8:	8b 30       	cpi	r24, 0x0B	; 11
    4eaa:	b8 f0       	brcs	.+46     	; 0x4eda <irCommTasks+0xa02>
								currentProx = 0;
    4eac:	10 92 4c 03 	sts	0x034C, r1
								adcSaveDataTo = SKIP_SAMPLE;
    4eb0:	85 e0       	ldi	r24, 0x05	; 5
    4eb2:	80 93 e2 03 	sts	0x03E2, r24
								adcSamplingState = 0;
    4eb6:	10 92 e3 03 	sts	0x03E3, r1
								irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;								
    4eba:	10 92 66 05 	sts	0x0566, r1
								irCommState = IRCOMM_RX_IDLE_STATE;
    4ebe:	20 93 67 05 	sts	0x0567, r18

								if(irCommSyncStateIndexTemp>1) {
    4ec2:	92 30       	cpi	r25, 0x02	; 2
    4ec4:	10 f0       	brcs	.+4      	; 0x4eca <irCommTasks+0x9f2>
									irCommSyncStateIndexTemp = 1;
    4ec6:	20 93 8f 05 	sts	0x058F, r18
									//updateRedLed(0);
								}
								irCommSyncStateTemp[irCommSyncStateIndexTemp] = 14;
    4eca:	80 91 8f 05 	lds	r24, 0x058F
    4ece:	e8 2f       	mov	r30, r24
    4ed0:	f0 e0       	ldi	r31, 0x00	; 0
    4ed2:	e9 50       	subi	r30, 0x09	; 9
    4ed4:	fa 4f       	sbci	r31, 0xFA	; 250
    4ed6:	9e e0       	ldi	r25, 0x0E	; 14
    4ed8:	da ce       	rjmp	.-588    	; 0x4c8e <irCommTasks+0x7b6>
								//break;

								resetDebugVariables();				
								break;
							} else {
								if(irCommSyncStateIndexTemp>1) {
    4eda:	92 30       	cpi	r25, 0x02	; 2
    4edc:	10 f0       	brcs	.+4      	; 0x4ee2 <irCommTasks+0xa0a>
									irCommSyncStateIndexTemp = 1;
    4ede:	20 93 8f 05 	sts	0x058F, r18
									//updateRedLed(0);
								}
								irCommSyncStateTemp[irCommSyncStateIndexTemp] = 7;
    4ee2:	90 91 8f 05 	lds	r25, 0x058F
    4ee6:	e9 2f       	mov	r30, r25
    4ee8:	f0 e0       	ldi	r31, 0x00	; 0
    4eea:	e9 50       	subi	r30, 0x09	; 9
    4eec:	fa 4f       	sbci	r31, 0xFA	; 250
    4eee:	87 e0       	ldi	r24, 0x07	; 7
    4ef0:	80 83       	st	Z, r24
								irCommSyncStateIndexTemp++;
    4ef2:	9f 5f       	subi	r25, 0xFF	; 255
    4ef4:	90 93 8f 05 	sts	0x058F, r25

								irCommShiftCount = IRCOMM_SAMPLING_WINDOW;
    4ef8:	84 e1       	ldi	r24, 0x14	; 20
    4efa:	6d cf       	rjmp	.-294    	; 0x4dd6 <irCommTasks+0x8fe>
								irCommRxCrc = 0;	
								irCommRxByte = 0;
								irCommState = IRCOMM_RX_SYNC_SIGNAL;
							}
						} else {
							currentProx = 0;
    4efc:	10 92 4c 03 	sts	0x034C, r1
							adcSaveDataTo = SKIP_SAMPLE;
    4f00:	85 e0       	ldi	r24, 0x05	; 5
    4f02:	80 93 e2 03 	sts	0x03E2, r24
							adcSamplingState = 0;
    4f06:	10 92 e3 03 	sts	0x03E3, r1
							irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;							
    4f0a:	10 92 66 05 	sts	0x0566, r1
							irCommState = IRCOMM_RX_IDLE_STATE;
    4f0e:	91 e0       	ldi	r25, 0x01	; 1
    4f10:	90 93 67 05 	sts	0x0567, r25

							if(irCommSyncStateIndexTemp>1) {
    4f14:	80 91 8f 05 	lds	r24, 0x058F
    4f18:	82 30       	cpi	r24, 0x02	; 2
    4f1a:	10 f0       	brcs	.+4      	; 0x4f20 <irCommTasks+0xa48>
								irCommSyncStateIndexTemp = 1;
    4f1c:	90 93 8f 05 	sts	0x058F, r25
								//updateRedLed(0);
							}
							irCommSyncStateTemp[irCommSyncStateIndexTemp] = 15;
    4f20:	80 91 8f 05 	lds	r24, 0x058F
    4f24:	e8 2f       	mov	r30, r24
    4f26:	f0 e0       	ldi	r31, 0x00	; 0
    4f28:	e9 50       	subi	r30, 0x09	; 9
    4f2a:	fa 4f       	sbci	r31, 0xFA	; 250
    4f2c:	9f e0       	ldi	r25, 0x0F	; 15
    4f2e:	af ce       	rjmp	.-674    	; 0x4c8e <irCommTasks+0x7b6>
							break;				
						}
					}
				}
	
				if(irCommStateIndexTemp>13) {
    4f30:	80 91 8e 05 	lds	r24, 0x058E
    4f34:	8e 30       	cpi	r24, 0x0E	; 14
    4f36:	18 f0       	brcs	.+6      	; 0x4f3e <irCommTasks+0xa66>
					irCommStateIndexTemp = 13;
    4f38:	8d e0       	ldi	r24, 0x0D	; 13
    4f3a:	80 93 8e 05 	sts	0x058E, r24
					//updateRedLed(0);
				}
				irCommStateTemp[irCommStateIndexTemp] = irCommState;
    4f3e:	90 91 67 05 	lds	r25, 0x0567
    4f42:	80 91 8e 05 	lds	r24, 0x058E
    4f46:	e8 2f       	mov	r30, r24
    4f48:	f0 e0       	ldi	r31, 0x00	; 0
    4f4a:	e2 53       	subi	r30, 0x32	; 50
    4f4c:	fa 4f       	sbci	r31, 0xFA	; 250
    4f4e:	90 83       	st	Z, r25
				irCommStateIndexTemp++;
    4f50:	8f 5f       	subi	r24, 0xFF	; 255
    4f52:	80 93 8e 05 	sts	0x058E, r24
				
				if(irCommShiftCountFinalIndexTemp>1) {
    4f56:	80 91 88 05 	lds	r24, 0x0588
    4f5a:	82 30       	cpi	r24, 0x02	; 2
    4f5c:	18 f0       	brcs	.+6      	; 0x4f64 <irCommTasks+0xa8c>
					irCommShiftCountFinalIndexTemp = 1;
    4f5e:	81 e0       	ldi	r24, 0x01	; 1
    4f60:	80 93 88 05 	sts	0x0588, r24
					//updateRedLed(0);
				}
				irCommShiftCountFinalTemp[irCommShiftCountFinalIndexTemp] = irCommShiftCount;
    4f64:	90 91 88 05 	lds	r25, 0x0588
    4f68:	e9 2f       	mov	r30, r25
    4f6a:	f0 e0       	ldi	r31, 0x00	; 0
    4f6c:	e4 5d       	subi	r30, 0xD4	; 212
    4f6e:	f4 4f       	sbci	r31, 0xF4	; 244
    4f70:	80 91 9e 05 	lds	r24, 0x059E
    4f74:	80 83       	st	Z, r24
				irCommShiftCountFinalIndexTemp++;
    4f76:	9f 5f       	subi	r25, 0xFF	; 255
    4f78:	90 93 88 05 	sts	0x0588, r25
				
				if(irCommRxStartBitDetectedIndexTemp>1) {
    4f7c:	80 91 8d 05 	lds	r24, 0x058D
    4f80:	82 30       	cpi	r24, 0x02	; 2
    4f82:	18 f0       	brcs	.+6      	; 0x4f8a <irCommTasks+0xab2>
					irCommRxStartBitDetectedIndexTemp = 1;
    4f84:	81 e0       	ldi	r24, 0x01	; 1
    4f86:	80 93 8d 05 	sts	0x058D, r24
					//updateRedLed(0);
				}
				irCommRxStartBitDetectedTemp[irCommRxStartBitDetectedIndexTemp] = irCommRxStartBitDetected;
    4f8a:	80 91 8d 05 	lds	r24, 0x058D
    4f8e:	e8 2f       	mov	r30, r24
    4f90:	f0 e0       	ldi	r31, 0x00	; 0
    4f92:	ef 5f       	subi	r30, 0xFF	; 255
    4f94:	f9 4f       	sbci	r31, 0xF9	; 249
    4f96:	90 91 ae 05 	lds	r25, 0x05AE
    4f9a:	90 83       	st	Z, r25
				irCommRxStartBitDetectedIndexTemp++;			
    4f9c:	8f 5f       	subi	r24, 0xFF	; 255
    4f9e:	80 93 8d 05 	sts	0x058D, r24
    4fa2:	49 c3       	rjmp	.+1682   	; 0x5636 <irCommTasks+0x115e>
			case IRCOMM_RX_WAITING_BIT:
				break;

			case IRCOMM_RX_READ_BIT:
				// extract signal from the sensor with higher amplitude and compute the signal mean
				irCommProxSum = 0;
    4fa4:	10 92 96 05 	sts	0x0596, r1
    4fa8:	10 92 97 05 	sts	0x0597, r1
    4fac:	10 92 98 05 	sts	0x0598, r1
    4fb0:	10 92 99 05 	sts	0x0599, r1
				irCommTempMin = 1024;
    4fb4:	80 e0       	ldi	r24, 0x00	; 0
    4fb6:	94 e0       	ldi	r25, 0x04	; 4
    4fb8:	90 93 9d 05 	sts	0x059D, r25
    4fbc:	80 93 9c 05 	sts	0x059C, r24
				irCommTempMax = 0;
    4fc0:	10 92 9b 05 	sts	0x059B, r1
    4fc4:	10 92 9a 05 	sts	0x059A, r1
    4fc8:	00 e3       	ldi	r16, 0x30	; 48
    4fca:	1b e0       	ldi	r17, 0x0B	; 11
    4fcc:	e8 01       	movw	r28, r16
    4fce:	60 e0       	ldi	r22, 0x00	; 0
    4fd0:	70 e0       	ldi	r23, 0x00	; 0
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] = irCommProxValuesCurr[irCommRxMaxSensor+i*8];
    4fd2:	80 91 b3 05 	lds	r24, 0x05B3
    4fd6:	90 91 b4 05 	lds	r25, 0x05B4
    4fda:	86 0f       	add	r24, r22
    4fdc:	97 1f       	adc	r25, r23
    4fde:	88 0f       	add	r24, r24
    4fe0:	99 1f       	adc	r25, r25
    4fe2:	e0 91 d9 08 	lds	r30, 0x08D9
    4fe6:	f0 91 da 08 	lds	r31, 0x08DA
    4fea:	e8 0f       	add	r30, r24
    4fec:	f9 1f       	adc	r31, r25
    4fee:	01 90       	ld	r0, Z+
    4ff0:	f0 81       	ld	r31, Z
    4ff2:	e0 2d       	mov	r30, r0
    4ff4:	f9 83       	std	Y+1, r31	; 0x01
    4ff6:	e8 83       	st	Y, r30
					irCommProxSum += irCommMaxSensorSignal[i];
    4ff8:	9f 01       	movw	r18, r30
    4ffa:	44 27       	eor	r20, r20
    4ffc:	37 fd       	sbrc	r19, 7
    4ffe:	40 95       	com	r20
    5000:	54 2f       	mov	r21, r20
    5002:	80 91 96 05 	lds	r24, 0x0596
    5006:	90 91 97 05 	lds	r25, 0x0597
    500a:	a0 91 98 05 	lds	r26, 0x0598
    500e:	b0 91 99 05 	lds	r27, 0x0599
    5012:	82 0f       	add	r24, r18
    5014:	93 1f       	adc	r25, r19
    5016:	a4 1f       	adc	r26, r20
    5018:	b5 1f       	adc	r27, r21
    501a:	80 93 96 05 	sts	0x0596, r24
    501e:	90 93 97 05 	sts	0x0597, r25
    5022:	a0 93 98 05 	sts	0x0598, r26
    5026:	b0 93 99 05 	sts	0x0599, r27
					if(irCommTempMin > irCommMaxSensorSignal[i]) {
    502a:	80 91 9c 05 	lds	r24, 0x059C
    502e:	90 91 9d 05 	lds	r25, 0x059D
    5032:	e8 17       	cp	r30, r24
    5034:	f9 07       	cpc	r31, r25
    5036:	24 f4       	brge	.+8      	; 0x5040 <irCommTasks+0xb68>
						irCommTempMin = irCommMaxSensorSignal[i];
    5038:	f0 93 9d 05 	sts	0x059D, r31
    503c:	e0 93 9c 05 	sts	0x059C, r30
					}
					if(irCommTempMax < irCommMaxSensorSignal[i]) {
    5040:	28 81       	ld	r18, Y
    5042:	39 81       	ldd	r19, Y+1	; 0x01
    5044:	80 91 9a 05 	lds	r24, 0x059A
    5048:	90 91 9b 05 	lds	r25, 0x059B
    504c:	82 17       	cp	r24, r18
    504e:	93 07       	cpc	r25, r19
    5050:	24 f4       	brge	.+8      	; 0x505a <irCommTasks+0xb82>
						irCommTempMax = irCommMaxSensorSignal[i];
    5052:	30 93 9b 05 	sts	0x059B, r19
    5056:	20 93 9a 05 	sts	0x059A, r18
    505a:	68 5f       	subi	r22, 0xF8	; 248
    505c:	7f 4f       	sbci	r23, 0xFF	; 255
    505e:	22 96       	adiw	r28, 0x02	; 2
			case IRCOMM_RX_READ_BIT:
				// extract signal from the sensor with higher amplitude and compute the signal mean
				irCommProxSum = 0;
				irCommTempMin = 1024;
				irCommTempMax = 0;
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
    5060:	60 3a       	cpi	r22, 0xA0	; 160
    5062:	71 05       	cpc	r23, r1
    5064:	09 f0       	breq	.+2      	; 0x5068 <irCommTasks+0xb90>
    5066:	b5 cf       	rjmp	.-150    	; 0x4fd2 <irCommTasks+0xafa>
					if(irCommTempMax < irCommMaxSensorSignal[i]) {
						irCommTempMax = irCommMaxSensorSignal[i];
					}
				}

				if((irCommTempMax-irCommTempMin) < IRCOMM_DETECTION_AMPLITUDE_THR) {	// error...no significant signal perceived					
    5068:	80 91 9a 05 	lds	r24, 0x059A
    506c:	90 91 9b 05 	lds	r25, 0x059B
    5070:	20 91 9c 05 	lds	r18, 0x059C
    5074:	30 91 9d 05 	lds	r19, 0x059D
    5078:	82 1b       	sub	r24, r18
    507a:	93 0b       	sbc	r25, r19
    507c:	80 35       	cpi	r24, 0x50	; 80
    507e:	91 05       	cpc	r25, r1
    5080:	0c f4       	brge	.+2      	; 0x5084 <irCommTasks+0xbac>
    5082:	8f c0       	rjmp	.+286    	; 0x51a2 <irCommTasks+0xcca>

					resetDebugVariables();
					break;
				}

				irCommProxMean = (int)(irCommProxSum / IRCOMM_SAMPLING_WINDOW);
    5084:	60 91 96 05 	lds	r22, 0x0596
    5088:	70 91 97 05 	lds	r23, 0x0597
    508c:	80 91 98 05 	lds	r24, 0x0598
    5090:	90 91 99 05 	lds	r25, 0x0599
    5094:	24 e1       	ldi	r18, 0x14	; 20
    5096:	30 e0       	ldi	r19, 0x00	; 0
    5098:	40 e0       	ldi	r20, 0x00	; 0
    509a:	50 e0       	ldi	r21, 0x00	; 0
    509c:	0e 94 f7 2e 	call	0x5dee	; 0x5dee <__divmodsi4>
    50a0:	30 93 a1 05 	sts	0x05A1, r19
    50a4:	20 93 a0 05 	sts	0x05A0, r18
				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] -= irCommProxMean;

					if(irCommBitsSignalIndexTemp>199) {
						irCommBitsSignalIndexTemp = 199;
    50a8:	47 ec       	ldi	r20, 0xC7	; 199

				irCommProxMean = (int)(irCommProxSum / IRCOMM_SAMPLING_WINDOW);

				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
					irCommMaxSensorSignal[i] -= irCommProxMean;
    50aa:	d8 01       	movw	r26, r16
    50ac:	8d 91       	ld	r24, X+
    50ae:	9c 91       	ld	r25, X
    50b0:	11 97       	sbiw	r26, 0x01	; 1
    50b2:	20 91 a0 05 	lds	r18, 0x05A0
    50b6:	30 91 a1 05 	lds	r19, 0x05A1
    50ba:	82 1b       	sub	r24, r18
    50bc:	93 0b       	sbc	r25, r19
    50be:	8d 93       	st	X+, r24
    50c0:	9c 93       	st	X, r25

					if(irCommBitsSignalIndexTemp>199) {
    50c2:	80 91 90 05 	lds	r24, 0x0590
    50c6:	88 3c       	cpi	r24, 0xC8	; 200
    50c8:	10 f0       	brcs	.+4      	; 0x50ce <irCommTasks+0xbf6>
						irCommBitsSignalIndexTemp = 199;
    50ca:	40 93 90 05 	sts	0x0590, r20
						//updateRedLed(0);
					}
					irCommBitsSignalTemp[irCommBitsSignalIndexTemp] = irCommMaxSensorSignal[i];
    50ce:	80 91 90 05 	lds	r24, 0x0590
    50d2:	e8 2f       	mov	r30, r24
    50d4:	f0 e0       	ldi	r31, 0x00	; 0
    50d6:	ee 0f       	add	r30, r30
    50d8:	ff 1f       	adc	r31, r31
    50da:	ee 56       	subi	r30, 0x6E	; 110
    50dc:	f6 4f       	sbci	r31, 0xF6	; 246
    50de:	d8 01       	movw	r26, r16
    50e0:	2d 91       	ld	r18, X+
    50e2:	3d 91       	ld	r19, X+
    50e4:	8d 01       	movw	r16, r26
    50e6:	31 83       	std	Z+1, r19	; 0x01
    50e8:	20 83       	st	Z, r18
					irCommBitsSignalIndexTemp++;
    50ea:	8f 5f       	subi	r24, 0xFF	; 255
    50ec:	80 93 90 05 	sts	0x0590, r24
				}

				irCommProxMean = (int)(irCommProxSum / IRCOMM_SAMPLING_WINDOW);

				// substract mean from signal
				for(i=0; i<IRCOMM_SAMPLING_WINDOW; i++) {
    50f0:	bb e0       	ldi	r27, 0x0B	; 11
    50f2:	08 35       	cpi	r16, 0x58	; 88
    50f4:	1b 07       	cpc	r17, r27
    50f6:	c9 f6       	brne	.-78     	; 0x50aa <irCommTasks+0xbd2>
					irCommBitsSignalTemp[irCommBitsSignalIndexTemp] = irCommMaxSensorSignal[i];
					irCommBitsSignalIndexTemp++;
				}
						
				// start counting number of switch around mean signal
				if(irCommMaxSensorSignal[0] > 0) {
    50f8:	80 91 30 0b 	lds	r24, 0x0B30
    50fc:	90 91 31 0b 	lds	r25, 0x0B31
    5100:	18 16       	cp	r1, r24
    5102:	19 06       	cpc	r1, r25
    5104:	14 f4       	brge	.+4      	; 0x510a <irCommTasks+0xc32>
					irCommSignalState = 1;
    5106:	81 e0       	ldi	r24, 0x01	; 1
    5108:	01 c0       	rjmp	.+2      	; 0x510c <irCommTasks+0xc34>
				} else {
					irCommSignalState = -1;
    510a:	8f ef       	ldi	r24, 0xFF	; 255
    510c:	80 93 a2 05 	sts	0x05A2, r24
				}
				irCommSwitchCount = 0;
    5110:	10 92 a3 05 	sts	0x05A3, r1
    5114:	e2 e3       	ldi	r30, 0x32	; 50
    5116:	fb e0       	ldi	r31, 0x0B	; 11
							irCommSignalState = 1;
							irCommSwitchCount++;
						}
					} else {
						if(irCommSignalState > 0) {
							irCommSignalState = -1;
    5118:	4f ef       	ldi	r20, 0xFF	; 255
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
					if(irCommMaxSensorSignal[i] > 0) {
						if(irCommSignalState < 0) {
							irCommSignalState = 1;
    511a:	31 e0       	ldi	r19, 0x01	; 1
				} else {
					irCommSignalState = -1;
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
					if(irCommMaxSensorSignal[i] > 0) {
    511c:	80 81       	ld	r24, Z
    511e:	91 81       	ldd	r25, Z+1	; 0x01
    5120:	20 91 a2 05 	lds	r18, 0x05A2
    5124:	18 16       	cp	r1, r24
    5126:	19 06       	cpc	r1, r25
    5128:	2c f4       	brge	.+10     	; 0x5134 <irCommTasks+0xc5c>
						if(irCommSignalState < 0) {
    512a:	27 ff       	sbrs	r18, 7
    512c:	0c c0       	rjmp	.+24     	; 0x5146 <irCommTasks+0xc6e>
							irCommSignalState = 1;
    512e:	30 93 a2 05 	sts	0x05A2, r19
    5132:	04 c0       	rjmp	.+8      	; 0x513c <irCommTasks+0xc64>
							irCommSwitchCount++;
						}
					} else {
						if(irCommSignalState > 0) {
    5134:	12 16       	cp	r1, r18
    5136:	3c f4       	brge	.+14     	; 0x5146 <irCommTasks+0xc6e>
							irCommSignalState = -1;
    5138:	40 93 a2 05 	sts	0x05A2, r20
							irCommSwitchCount++;
    513c:	80 91 a3 05 	lds	r24, 0x05A3
    5140:	8f 5f       	subi	r24, 0xFF	; 255
    5142:	80 93 a3 05 	sts	0x05A3, r24
    5146:	32 96       	adiw	r30, 0x02	; 2
					irCommSignalState = 1;
				} else {
					irCommSignalState = -1;
				}
				irCommSwitchCount = 0;
				for(i=1; i<IRCOMM_SAMPLING_WINDOW; i++) {
    5148:	2b e0       	ldi	r18, 0x0B	; 11
    514a:	e8 35       	cpi	r30, 0x58	; 88
    514c:	f2 07       	cpc	r31, r18
    514e:	31 f7       	brne	.-52     	; 0x511c <irCommTasks+0xc44>
							irCommSwitchCount++;
						}
					}
				}
				// check whether we received either a "0" or a "1"
				if(irCommSwitchCount >= (IRCOMM_BIT0_SWITCH_COUNT-2)) {
    5150:	80 91 a3 05 	lds	r24, 0x05A3
    5154:	86 30       	cpi	r24, 0x06	; 6
    5156:	68 f0       	brcs	.+26     	; 0x5172 <irCommTasks+0xc9a>
					irCommRxBitReceived[irCommRxBitCount] = 0;
    5158:	80 91 a4 05 	lds	r24, 0x05A4
    515c:	e8 2f       	mov	r30, r24
    515e:	f0 e0       	ldi	r31, 0x00	; 0
    5160:	e3 51       	subi	r30, 0x13	; 19
    5162:	fa 4f       	sbci	r31, 0xFA	; 250
    5164:	10 82       	st	Z, r1
					if(irCommRxBitCount<8) {	// do not consider the crc for byte interpretation
    5166:	88 30       	cpi	r24, 0x08	; 8
    5168:	48 f5       	brcc	.+82     	; 0x51bc <irCommTasks+0xce4>
						irCommRxByte = irCommRxByte<<1;	// bit0, only shift
    516a:	80 91 a6 05 	lds	r24, 0x05A6
    516e:	88 0f       	add	r24, r24
    5170:	15 c0       	rjmp	.+42     	; 0x519c <irCommTasks+0xcc4>
					}
				} else if(irCommSwitchCount >= (IRCOMM_BIT1_SWITCH_COUNT-1)) {
    5172:	83 30       	cpi	r24, 0x03	; 3
    5174:	b0 f0       	brcs	.+44     	; 0x51a2 <irCommTasks+0xcca>
					irCommRxBitReceived[irCommRxBitCount] = 1;
    5176:	80 91 a4 05 	lds	r24, 0x05A4
    517a:	e8 2f       	mov	r30, r24
    517c:	f0 e0       	ldi	r31, 0x00	; 0
    517e:	e3 51       	subi	r30, 0x13	; 19
    5180:	fa 4f       	sbci	r31, 0xFA	; 250
    5182:	91 e0       	ldi	r25, 0x01	; 1
    5184:	90 83       	st	Z, r25
					if(irCommRxBitCount<8) {	// do not consider the crc for byte interpretation
    5186:	88 30       	cpi	r24, 0x08	; 8
    5188:	c8 f4       	brcc	.+50     	; 0x51bc <irCommTasks+0xce4>
						irCommRxCrc++;
    518a:	80 91 95 05 	lds	r24, 0x0595
    518e:	8f 5f       	subi	r24, 0xFF	; 255
    5190:	80 93 95 05 	sts	0x0595, r24
						irCommRxByte = irCommRxByte<<1;	// bit1, shift and add 1
    5194:	80 91 a6 05 	lds	r24, 0x05A6
    5198:	88 0f       	add	r24, r24
						irCommRxByte += 1;
    519a:	8f 5f       	subi	r24, 0xFF	; 255
    519c:	80 93 a6 05 	sts	0x05A6, r24
    51a0:	0d c0       	rjmp	.+26     	; 0x51bc <irCommTasks+0xce4>
					}
				} else {	// error...no significant signal perceived
					//irCommRxBitReceived[irCommRxBitCount] = 0xFF;
					//updateRedLed(0);
					currentProx = 0;
    51a2:	10 92 4c 03 	sts	0x034C, r1
					adcSaveDataTo = SKIP_SAMPLE;
    51a6:	85 e0       	ldi	r24, 0x05	; 5
    51a8:	80 93 e2 03 	sts	0x03E2, r24
					adcSamplingState = 0;
    51ac:	10 92 e3 03 	sts	0x03E3, r1
					irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;					
    51b0:	10 92 66 05 	sts	0x0566, r1
					irCommState = IRCOMM_RX_IDLE_STATE;
    51b4:	81 e0       	ldi	r24, 0x01	; 1
    51b6:	80 93 67 05 	sts	0x0567, r24
    51ba:	6d cd       	rjmp	.-1318   	; 0x4c96 <irCommTasks+0x7be>
					resetDebugVariables();
					break;

				}

				if(irCommRxBitReceivedIndexTemp>9) {
    51bc:	80 91 91 05 	lds	r24, 0x0591
    51c0:	8a 30       	cpi	r24, 0x0A	; 10
    51c2:	18 f0       	brcs	.+6      	; 0x51ca <irCommTasks+0xcf2>
					irCommRxBitReceivedIndexTemp = 9;
    51c4:	89 e0       	ldi	r24, 0x09	; 9
    51c6:	80 93 91 05 	sts	0x0591, r24
					//updateRedLed(0);
				}
				irCommRxBitReceivedTemp[irCommRxBitReceivedIndexTemp] = irCommRxBitReceived[irCommRxBitCount];
    51ca:	20 91 91 05 	lds	r18, 0x0591
    51ce:	a2 2f       	mov	r26, r18
    51d0:	b0 e0       	ldi	r27, 0x00	; 0
    51d2:	a5 51       	subi	r26, 0x15	; 21
    51d4:	b7 4f       	sbci	r27, 0xF7	; 247
    51d6:	90 91 a4 05 	lds	r25, 0x05A4
    51da:	e9 2f       	mov	r30, r25
    51dc:	f0 e0       	ldi	r31, 0x00	; 0
    51de:	e3 51       	subi	r30, 0x13	; 19
    51e0:	fa 4f       	sbci	r31, 0xFA	; 250
    51e2:	80 81       	ld	r24, Z
    51e4:	8c 93       	st	X, r24
				irCommRxBitReceivedIndexTemp++;
    51e6:	2f 5f       	subi	r18, 0xFF	; 255
    51e8:	20 93 91 05 	sts	0x0591, r18

				//setGreenLed(irCommRxBitCount, 1);

				irCommRxBitCount++;
    51ec:	9f 5f       	subi	r25, 0xFF	; 255
    51ee:	90 93 a4 05 	sts	0x05A4, r25
    51f2:	20 91 8e 05 	lds	r18, 0x058E
				if(irCommRxBitCount == 10) {	// received 8 bit of data + 2 bit of crc
    51f6:	9a 30       	cpi	r25, 0x0A	; 10
    51f8:	11 f4       	brne	.+4      	; 0x51fe <irCommTasks+0xd26>
					irCommState = IRCOMM_RX_CHECK_CRC;
    51fa:	87 e0       	ldi	r24, 0x07	; 7
    51fc:	01 c0       	rjmp	.+2      	; 0x5200 <irCommTasks+0xd28>
					}
					irCommStateTemp[irCommStateIndexTemp] = irCommState;
					irCommStateIndexTemp++;

				} else {
					irCommState = IRCOMM_RX_WAITING_BIT;
    51fe:	85 e0       	ldi	r24, 0x05	; 5
    5200:	80 93 67 05 	sts	0x0567, r24

					if(irCommStateIndexTemp>13) {
    5204:	2e 30       	cpi	r18, 0x0E	; 14
    5206:	18 f0       	brcs	.+6      	; 0x520e <irCommTasks+0xd36>
						irCommStateIndexTemp = 13;
    5208:	8d e0       	ldi	r24, 0x0D	; 13
    520a:	80 93 8e 05 	sts	0x058E, r24
						//updateRedLed(0);
					}
					irCommStateTemp[irCommStateIndexTemp] = irCommState;
    520e:	90 91 67 05 	lds	r25, 0x0567
    5212:	80 91 8e 05 	lds	r24, 0x058E
    5216:	e8 2f       	mov	r30, r24
    5218:	f0 e0       	ldi	r31, 0x00	; 0
    521a:	e2 53       	subi	r30, 0x32	; 50
    521c:	fa 4f       	sbci	r31, 0xFA	; 250
    521e:	90 83       	st	Z, r25
					irCommStateIndexTemp++;
    5220:	8f 5f       	subi	r24, 0xFF	; 255
    5222:	80 93 8e 05 	sts	0x058E, r24
    5226:	07 c2       	rjmp	.+1038   	; 0x5636 <irCommTasks+0x115e>

				}							
				break;

			case IRCOMM_RX_CHECK_CRC:
				irCommRxCrcError = (irCommRxCrc + (irCommRxBitReceived[8]<<1) + irCommRxBitReceived[9])&0x03;
    5228:	80 91 f6 05 	lds	r24, 0x05F6
    522c:	90 91 95 05 	lds	r25, 0x0595
    5230:	89 0f       	add	r24, r25
    5232:	90 91 f5 05 	lds	r25, 0x05F5
    5236:	99 0f       	add	r25, r25
    5238:	89 0f       	add	r24, r25
    523a:	83 70       	andi	r24, 0x03	; 3
    523c:	80 93 a5 05 	sts	0x05A5, r24
				if(irCommRxCrcError==0) {
    5240:	88 23       	and	r24, r24
    5242:	69 f4       	brne	.+26     	; 0x525e <irCommTasks+0xd86>
					irCommRxLastDataReceived = irCommRxByte;
    5244:	80 91 a6 05 	lds	r24, 0x05A6
    5248:	80 93 ab 05 	sts	0x05AB, r24
					irCommRxReceivingSensor = irCommRxMaxSensor;
    524c:	90 91 b3 05 	lds	r25, 0x05B3
    5250:	90 93 18 02 	sts	0x0218, r25
					irCommRxDataAvailable = 1;
    5254:	00 93 ac 05 	sts	0x05AC, r16
					//updateBlueLed(0);
					usart0Transmit(irCommRxByte,1);		
    5258:	61 e0       	ldi	r22, 0x01	; 1
    525a:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
					//updateBlueLed(255);			
				}
												
				currentProx = 0;
    525e:	10 92 4c 03 	sts	0x034C, r1
				adcSaveDataTo = SKIP_SAMPLE;
    5262:	85 e0       	ldi	r24, 0x05	; 5
    5264:	80 93 e2 03 	sts	0x03E2, r24
				adcSamplingState = 0;
    5268:	10 92 e3 03 	sts	0x03E3, r1
				irCommMode=IRCOMM_MODE_SENSORS_SAMPLING;				
    526c:	10 92 66 05 	sts	0x0566, r1
				} else {
					irCommRxPrevDataReceived = irCommRxLastDataReceived;
				}
				*/

				resetDebugVariables();
    5270:	0e 94 c3 21 	call	0x4386	; 0x4386 <resetDebugVariables>

				irCommState = IRCOMM_RX_IDLE_STATE;
    5274:	81 e0       	ldi	r24, 0x01	; 1
    5276:	96 c1       	rjmp	.+812    	; 0x55a4 <irCommTasks+0x10cc>

				break;

			case IRCOMM_RX_DEBUG:								
				irCommSendValues = 0;						
    5278:	10 92 6a 05 	sts	0x056A, r1
				while(irCommSendValues==0);	// wait for the start from the uart (computer)
    527c:	80 91 6a 05 	lds	r24, 0x056A
    5280:	88 23       	and	r24, r24
    5282:	e1 f3       	breq	.-8      	; 0x527c <irCommTasks+0xda4>
				usart0Transmit(0xFF, 1);
    5284:	8f ef       	ldi	r24, 0xFF	; 255
    5286:	61 e0       	ldi	r22, 0x01	; 1
    5288:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxSensorTemp[0],1);
    528c:	80 91 24 0b 	lds	r24, 0x0B24
    5290:	61 e0       	ldi	r22, 0x01	; 1
    5292:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxSensorTemp[1],1);
    5296:	80 91 26 0b 	lds	r24, 0x0B26
    529a:	61 e0       	ldi	r22, 0x01	; 1
    529c:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxDiffTemp[0]&0xFF,1);
    52a0:	80 91 58 0b 	lds	r24, 0x0B58
    52a4:	61 e0       	ldi	r22, 0x01	; 1
    52a6:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxDiffTemp[0]>>8,1);
    52aa:	80 91 59 0b 	lds	r24, 0x0B59
    52ae:	61 e0       	ldi	r22, 0x01	; 1
    52b0:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxDiffTemp[1]&0xFF,1);
    52b4:	80 91 5a 0b 	lds	r24, 0x0B5A
    52b8:	61 e0       	ldi	r22, 0x01	; 1
    52ba:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxMaxDiffTemp[1]>>8,1);
    52be:	80 91 5b 0b 	lds	r24, 0x0B5B
    52c2:	61 e0       	ldi	r22, 0x01	; 1
    52c4:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommProxMeanTemp[0]&0xFF,1);
    52c8:	80 91 fb 05 	lds	r24, 0x05FB
    52cc:	61 e0       	ldi	r22, 0x01	; 1
    52ce:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommProxMeanTemp[0]>>8,1);
    52d2:	80 91 fc 05 	lds	r24, 0x05FC
    52d6:	61 e0       	ldi	r22, 0x01	; 1
    52d8:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommProxMeanTemp[1]&0xFF,1);
    52dc:	80 91 fd 05 	lds	r24, 0x05FD
    52e0:	61 e0       	ldi	r22, 0x01	; 1
    52e2:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommProxMeanTemp[1]>>8,1);
    52e6:	80 91 fe 05 	lds	r24, 0x05FE
    52ea:	61 e0       	ldi	r22, 0x01	; 1
    52ec:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommSwitchCountTemp[0],1);
    52f0:	80 91 df 05 	lds	r24, 0x05DF
    52f4:	61 e0       	ldi	r22, 0x01	; 1
    52f6:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommSwitchCountTemp[1],1);
    52fa:	80 91 e0 05 	lds	r24, 0x05E0
    52fe:	61 e0       	ldi	r22, 0x01	; 1
    5300:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
    5304:	c0 e0       	ldi	r28, 0x00	; 0
    5306:	d0 e0       	ldi	r29, 0x00	; 0
				for(i=0; i<IRCOMM_SAMPLING_WINDOW*2; i++) {
					irCommTempValue = irCommMaxSensorSignalTemp[i];
    5308:	fe 01       	movw	r30, r28
    530a:	e9 50       	subi	r30, 0x09	; 9
    530c:	f7 4f       	sbci	r31, 0xF7	; 247
    530e:	80 81       	ld	r24, Z
    5310:	91 81       	ldd	r25, Z+1	; 0x01
    5312:	80 93 68 05 	sts	0x0568, r24
    5316:	90 93 69 05 	sts	0x0569, r25
					usart0Transmit(irCommTempValue&0xFF,1);
    531a:	61 e0       	ldi	r22, 0x01	; 1
    531c:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
					usart0Transmit(irCommTempValue>>8,1);
    5320:	80 91 69 05 	lds	r24, 0x0569
    5324:	61 e0       	ldi	r22, 0x01	; 1
    5326:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
					irCommTempValue = irCommMaxSensorSignalFiltTemp[i];
    532a:	fe 01       	movw	r30, r28
    532c:	ed 5f       	subi	r30, 0xFD	; 253
    532e:	f9 4f       	sbci	r31, 0xF9	; 249
    5330:	80 81       	ld	r24, Z
    5332:	91 81       	ldd	r25, Z+1	; 0x01
    5334:	80 93 68 05 	sts	0x0568, r24
    5338:	90 93 69 05 	sts	0x0569, r25
					usart0Transmit(irCommTempValue&0xFF,1);
    533c:	61 e0       	ldi	r22, 0x01	; 1
    533e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
					usart0Transmit(irCommTempValue>>8,1);
    5342:	80 91 69 05 	lds	r24, 0x0569
    5346:	61 e0       	ldi	r22, 0x01	; 1
    5348:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
    534c:	22 96       	adiw	r28, 0x02	; 2
				usart0Transmit(irCommProxMeanTemp[0]>>8,1);
				usart0Transmit(irCommProxMeanTemp[1]&0xFF,1);
				usart0Transmit(irCommProxMeanTemp[1]>>8,1);
				usart0Transmit(irCommSwitchCountTemp[0],1);
				usart0Transmit(irCommSwitchCountTemp[1],1);
				for(i=0; i<IRCOMM_SAMPLING_WINDOW*2; i++) {
    534e:	c0 35       	cpi	r28, 0x50	; 80
    5350:	d1 05       	cpc	r29, r1
    5352:	d1 f6       	brne	.-76     	; 0x5308 <irCommTasks+0xe30>
					usart0Transmit(irCommTempValue>>8,1);
					irCommTempValue = irCommMaxSensorSignalFiltTemp[i];
					usart0Transmit(irCommTempValue&0xFF,1);
					usart0Transmit(irCommTempValue>>8,1);
				}
				usart0Transmit(irCommMaxSensorValueCurrTemp[0]&0xFF,1);
    5354:	80 91 ca 05 	lds	r24, 0x05CA
    5358:	61 e0       	ldi	r22, 0x01	; 1
    535a:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMaxSensorValueCurrTemp[0]>>8,1);
    535e:	80 91 cb 05 	lds	r24, 0x05CB
    5362:	61 e0       	ldi	r22, 0x01	; 1
    5364:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMaxSensorValueCurrTemp[1]&0xFF,1);
    5368:	80 91 cc 05 	lds	r24, 0x05CC
    536c:	61 e0       	ldi	r22, 0x01	; 1
    536e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMaxSensorValueCurrTemp[1]>>8,1);
    5372:	80 91 cd 05 	lds	r24, 0x05CD
    5376:	61 e0       	ldi	r22, 0x01	; 1
    5378:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMinSensorValueCurrTemp[0]&0xFF,1);
    537c:	80 91 28 0b 	lds	r24, 0x0B28
    5380:	61 e0       	ldi	r22, 0x01	; 1
    5382:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMinSensorValueCurrTemp[0]>>8,1);
    5386:	80 91 29 0b 	lds	r24, 0x0B29
    538a:	61 e0       	ldi	r22, 0x01	; 1
    538c:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMinSensorValueCurrTemp[1]&0xFF,1);
    5390:	80 91 2a 0b 	lds	r24, 0x0B2A
    5394:	61 e0       	ldi	r22, 0x01	; 1
    5396:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommMinSensorValueCurrTemp[1]>>8,1);
    539a:	80 91 2b 0b 	lds	r24, 0x0B2B
    539e:	61 e0       	ldi	r22, 0x01	; 1
    53a0:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommShiftCountTemp[0],1);
    53a4:	80 91 6f 0b 	lds	r24, 0x0B6F
    53a8:	61 e0       	ldi	r22, 0x01	; 1
    53aa:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommShiftCountTemp[1],1);
    53ae:	80 91 70 0b 	lds	r24, 0x0B70
    53b2:	61 e0       	ldi	r22, 0x01	; 1
    53b4:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommShiftCountFinalTemp[0],1);
    53b8:	80 91 2c 0b 	lds	r24, 0x0B2C
    53bc:	61 e0       	ldi	r22, 0x01	; 1
    53be:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommShiftCountFinalTemp[1],1);
    53c2:	80 91 2d 0b 	lds	r24, 0x0B2D
    53c6:	61 e0       	ldi	r22, 0x01	; 1
    53c8:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommStartDiffTemp[0]&0xFF,1);
    53cc:	80 91 47 09 	lds	r24, 0x0947
    53d0:	61 e0       	ldi	r22, 0x01	; 1
    53d2:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommStartDiffTemp[0]>>8,1);
    53d6:	80 91 48 09 	lds	r24, 0x0948
    53da:	61 e0       	ldi	r22, 0x01	; 1
    53dc:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommStartDiffTemp[1]&0xFF,1);
    53e0:	80 91 49 09 	lds	r24, 0x0949
    53e4:	61 e0       	ldi	r22, 0x01	; 1
    53e6:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommStartDiffTemp[1]>>8,1);
    53ea:	80 91 4a 09 	lds	r24, 0x094A
    53ee:	61 e0       	ldi	r22, 0x01	; 1
    53f0:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommComputeShiftTemp[0],1);
    53f4:	80 91 f9 05 	lds	r24, 0x05F9
    53f8:	61 e0       	ldi	r22, 0x01	; 1
    53fa:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommComputeShiftTemp[1],1);
    53fe:	80 91 fa 05 	lds	r24, 0x05FA
    5402:	61 e0       	ldi	r22, 0x01	; 1
    5404:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxPeakHighToLowTemp[0],1);
    5408:	80 91 55 06 	lds	r24, 0x0655
    540c:	61 e0       	ldi	r22, 0x01	; 1
    540e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxPeakHighToLowTemp[1],1);
    5412:	80 91 56 06 	lds	r24, 0x0656
    5416:	61 e0       	ldi	r22, 0x01	; 1
    5418:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxStartPeakDurationTemp[0],1);
    541c:	80 91 97 07 	lds	r24, 0x0797
    5420:	61 e0       	ldi	r22, 0x01	; 1
    5422:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxStartPeakDurationTemp[1],1);
    5426:	80 91 98 07 	lds	r24, 0x0798
    542a:	61 e0       	ldi	r22, 0x01	; 1
    542c:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxStartBitDetectedTemp[0],1);
    5430:	80 91 01 06 	lds	r24, 0x0601
    5434:	61 e0       	ldi	r22, 0x01	; 1
    5436:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxStartBitDetectedTemp[1],1);
    543a:	80 91 02 06 	lds	r24, 0x0602
    543e:	61 e0       	ldi	r22, 0x01	; 1
    5440:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommSyncStateTemp[0],1);
    5444:	80 91 f7 05 	lds	r24, 0x05F7
    5448:	61 e0       	ldi	r22, 0x01	; 1
    544a:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommSyncStateTemp[1],1);
    544e:	80 91 f8 05 	lds	r24, 0x05F8
    5452:	61 e0       	ldi	r22, 0x01	; 1
    5454:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
    5458:	ce ec       	ldi	r28, 0xCE	; 206
    545a:	d5 e0       	ldi	r29, 0x05	; 5
				for(i=0; i<14; i++) {
					usart0Transmit(irCommStateTemp[i],1);
    545c:	89 91       	ld	r24, Y+
    545e:	61 e0       	ldi	r22, 0x01	; 1
    5460:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxStartPeakDurationTemp[1],1);
				usart0Transmit(irCommRxStartBitDetectedTemp[0],1);
				usart0Transmit(irCommRxStartBitDetectedTemp[1],1);
				usart0Transmit(irCommSyncStateTemp[0],1);
				usart0Transmit(irCommSyncStateTemp[1],1);
				for(i=0; i<14; i++) {
    5464:	85 e0       	ldi	r24, 0x05	; 5
    5466:	cc 3d       	cpi	r28, 0xDC	; 220
    5468:	d8 07       	cpc	r29, r24
    546a:	c1 f7       	brne	.-16     	; 0x545c <irCommTasks+0xf84>
    546c:	c2 e9       	ldi	r28, 0x92	; 146
    546e:	d9 e0       	ldi	r29, 0x09	; 9
					usart0Transmit(irCommStateTemp[i],1);
				}
				for(i=0; i<200; i++) {
					irCommTempValue = irCommBitsSignalTemp[i];
    5470:	88 81       	ld	r24, Y
    5472:	99 81       	ldd	r25, Y+1	; 0x01
    5474:	80 93 68 05 	sts	0x0568, r24
    5478:	90 93 69 05 	sts	0x0569, r25
					usart0Transmit(irCommTempValue&0xFF,1);
    547c:	61 e0       	ldi	r22, 0x01	; 1
    547e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
					usart0Transmit(irCommTempValue>>8,1);
    5482:	80 91 69 05 	lds	r24, 0x0569
    5486:	61 e0       	ldi	r22, 0x01	; 1
    5488:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
    548c:	22 96       	adiw	r28, 0x02	; 2
				usart0Transmit(irCommSyncStateTemp[0],1);
				usart0Transmit(irCommSyncStateTemp[1],1);
				for(i=0; i<14; i++) {
					usart0Transmit(irCommStateTemp[i],1);
				}
				for(i=0; i<200; i++) {
    548e:	ab e0       	ldi	r26, 0x0B	; 11
    5490:	c2 32       	cpi	r28, 0x22	; 34
    5492:	da 07       	cpc	r29, r26
    5494:	69 f7       	brne	.-38     	; 0x5470 <irCommTasks+0xf98>
    5496:	cb ee       	ldi	r28, 0xEB	; 235
    5498:	d8 e0       	ldi	r29, 0x08	; 8
					irCommTempValue = irCommBitsSignalTemp[i];
					usart0Transmit(irCommTempValue&0xFF,1);
					usart0Transmit(irCommTempValue>>8,1);
				}
				for(i=0; i<10; i++) {
					usart0Transmit(irCommRxBitReceivedTemp[i],1);
    549a:	89 91       	ld	r24, Y+
    549c:	61 e0       	ldi	r22, 0x01	; 1
    549e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				for(i=0; i<200; i++) {
					irCommTempValue = irCommBitsSignalTemp[i];
					usart0Transmit(irCommTempValue&0xFF,1);
					usart0Transmit(irCommTempValue>>8,1);
				}
				for(i=0; i<10; i++) {
    54a2:	b8 e0       	ldi	r27, 0x08	; 8
    54a4:	c5 3f       	cpi	r28, 0xF5	; 245
    54a6:	db 07       	cpc	r29, r27
    54a8:	c1 f7       	brne	.-16     	; 0x549a <irCommTasks+0xfc2>
					usart0Transmit(irCommRxBitReceivedTemp[i],1);
				}
				usart0Transmit(irCommRxCrc,1);
    54aa:	80 91 95 05 	lds	r24, 0x0595
    54ae:	61 e0       	ldi	r22, 0x01	; 1
    54b0:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxCrcError,1);
    54b4:	80 91 a5 05 	lds	r24, 0x05A5
    54b8:	61 e0       	ldi	r22, 0x01	; 1
    54ba:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxByte,1);
    54be:	80 91 a6 05 	lds	r24, 0x05A6
    54c2:	61 e0       	ldi	r22, 0x01	; 1
    54c4:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>
				usart0Transmit(irCommRxByteExpected,1);				
    54c8:	80 91 a9 05 	lds	r24, 0x05A9
    54cc:	61 e0       	ldi	r22, 0x01	; 1
    54ce:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <usart0Transmit>

				irCommState = IRCOMM_RX_STOP;
    54d2:	89 e0       	ldi	r24, 0x09	; 9
    54d4:	67 c0       	rjmp	.+206    	; 0x55a4 <irCommTasks+0x10cc>
			case IRCOMM_RX_STOP:
				break;
					
		}

	} else if(irCommMode==IRCOMM_MODE_TRANSMIT) {
    54d6:	02 30       	cpi	r16, 0x02	; 2
    54d8:	09 f0       	breq	.+2      	; 0x54dc <irCommTasks+0x1004>
    54da:	ad c0       	rjmp	.+346    	; 0x5636 <irCommTasks+0x115e>

		switch(irCommState) {
    54dc:	80 91 67 05 	lds	r24, 0x0567
    54e0:	82 30       	cpi	r24, 0x02	; 2
    54e2:	09 f4       	brne	.+2      	; 0x54e6 <irCommTasks+0x100e>
    54e4:	62 c0       	rjmp	.+196    	; 0x55aa <irCommTasks+0x10d2>
    54e6:	85 30       	cpi	r24, 0x05	; 5
    54e8:	09 f0       	breq	.+2      	; 0x54ec <irCommTasks+0x1014>
    54ea:	a5 c0       	rjmp	.+330    	; 0x5636 <irCommTasks+0x115e>
				break;

			case IRCOMM_TX_PREPARE_TRANSMISSION:				
				//updateBlueLed(255);
				//updateBlueLed(0);
				irCommTickCounter = getTime100MicroSec()-irCommTickCounter2;
    54ec:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <getTime100MicroSec>
    54f0:	20 91 6f 05 	lds	r18, 0x056F
    54f4:	30 91 70 05 	lds	r19, 0x0570
    54f8:	40 91 71 05 	lds	r20, 0x0571
    54fc:	50 91 72 05 	lds	r21, 0x0572
    5500:	62 1b       	sub	r22, r18
    5502:	73 0b       	sbc	r23, r19
    5504:	84 0b       	sbc	r24, r20
    5506:	95 0b       	sbc	r25, r21
    5508:	60 93 6b 05 	sts	0x056B, r22
    550c:	70 93 6c 05 	sts	0x056C, r23
    5510:	80 93 6d 05 	sts	0x056D, r24
    5514:	90 93 6e 05 	sts	0x056E, r25
				irCommTickCounter2 = getTime100MicroSec();
    5518:	0e 94 8f 1f 	call	0x3f1e	; 0x3f1e <getTime100MicroSec>
    551c:	60 93 6f 05 	sts	0x056F, r22
    5520:	70 93 70 05 	sts	0x0570, r23
    5524:	80 93 71 05 	sts	0x0571, r24
    5528:	90 93 72 05 	sts	0x0572, r25
				irCommTxBitToTransmit[0] = 2;	// start bit 1
    552c:	00 93 e1 05 	sts	0x05E1, r16
				irCommTxBitToTransmit[1] = 3;	// start bit 2 
    5530:	83 e0       	ldi	r24, 0x03	; 3
    5532:	80 93 e2 05 	sts	0x05E2, r24
				irCommTxCrc = 0;
    5536:	10 92 bd 05 	sts	0x05BD, r1
    553a:	ea ee       	ldi	r30, 0xEA	; 234
    553c:	f5 e0       	ldi	r31, 0x05	; 5
    553e:	20 e0       	ldi	r18, 0x00	; 0
    5540:	30 e0       	ldi	r19, 0x00	; 0
				for(i=0; i<8; i++) {
					irCommTempValue = (irCommTxByte>>i)&0x01;
    5542:	80 91 b7 05 	lds	r24, 0x05B7
    5546:	90 e0       	ldi	r25, 0x00	; 0
    5548:	02 2e       	mov	r0, r18
    554a:	02 c0       	rjmp	.+4      	; 0x5550 <irCommTasks+0x1078>
    554c:	95 95       	asr	r25
    554e:	87 95       	ror	r24
    5550:	0a 94       	dec	r0
    5552:	e2 f7       	brpl	.-8      	; 0x554c <irCommTasks+0x1074>
    5554:	81 70       	andi	r24, 0x01	; 1
    5556:	90 70       	andi	r25, 0x00	; 0
    5558:	90 93 69 05 	sts	0x0569, r25
    555c:	80 93 68 05 	sts	0x0568, r24
					irCommTxBitToTransmit[9-i] = irCommTempValue;
    5560:	80 83       	st	Z, r24
					if(irCommTempValue==1) {
    5562:	01 97       	sbiw	r24, 0x01	; 1
    5564:	29 f4       	brne	.+10     	; 0x5570 <irCommTasks+0x1098>
						irCommTxCrc++;
    5566:	80 91 bd 05 	lds	r24, 0x05BD
    556a:	8f 5f       	subi	r24, 0xFF	; 255
    556c:	80 93 bd 05 	sts	0x05BD, r24
				irCommTickCounter = getTime100MicroSec()-irCommTickCounter2;
				irCommTickCounter2 = getTime100MicroSec();
				irCommTxBitToTransmit[0] = 2;	// start bit 1
				irCommTxBitToTransmit[1] = 3;	// start bit 2 
				irCommTxCrc = 0;
				for(i=0; i<8; i++) {
    5570:	2f 5f       	subi	r18, 0xFF	; 255
    5572:	3f 4f       	sbci	r19, 0xFF	; 255
    5574:	31 97       	sbiw	r30, 0x01	; 1
    5576:	28 30       	cpi	r18, 0x08	; 8
    5578:	31 05       	cpc	r19, r1
    557a:	19 f7       	brne	.-58     	; 0x5542 <irCommTasks+0x106a>
						irCommTxCrc++;
					}
					//irCommTxBitToTransmit[9-i] = 2;
				}
				irCommTxCrc = irCommTxCrc % 4;
				irCommTxCrc = 4 - irCommTxCrc;
    557c:	80 91 bd 05 	lds	r24, 0x05BD
    5580:	83 70       	andi	r24, 0x03	; 3
    5582:	94 e0       	ldi	r25, 0x04	; 4
    5584:	98 1b       	sub	r25, r24
    5586:	90 93 bd 05 	sts	0x05BD, r25
				irCommTxBitToTransmit[10] = (irCommTxCrc>>1)&0x01;
    558a:	89 2f       	mov	r24, r25
    558c:	86 95       	lsr	r24
    558e:	81 70       	andi	r24, 0x01	; 1
    5590:	80 93 eb 05 	sts	0x05EB, r24
				irCommTxBitToTransmit[11] = irCommTxCrc&0x01;	
    5594:	91 70       	andi	r25, 0x01	; 1
    5596:	90 93 ec 05 	sts	0x05EC, r25
				irCommTxBitCount = 0;							
    559a:	10 92 be 05 	sts	0x05BE, r1
				irCommTxPulseState = 0;	
    559e:	10 92 bf 05 	sts	0x05BF, r1
				irCommState = IRCOMM_TX_COMPUTE_TIMINGS;				
    55a2:	82 e0       	ldi	r24, 0x02	; 2
    55a4:	80 93 67 05 	sts	0x0567, r24
    55a8:	46 c0       	rjmp	.+140    	; 0x5636 <irCommTasks+0x115e>
				break;

			case IRCOMM_TX_COMPUTE_TIMINGS:
				//updateBlueLed(255);
				if(irCommTxBitToTransmit[irCommTxBitCount] == 3) {
    55aa:	e0 91 be 05 	lds	r30, 0x05BE
    55ae:	f0 e0       	ldi	r31, 0x00	; 0
    55b0:	ef 51       	subi	r30, 0x1F	; 31
    55b2:	fa 4f       	sbci	r31, 0xFA	; 250
    55b4:	e0 81       	ld	r30, Z
    55b6:	e3 30       	cpi	r30, 0x03	; 3
    55b8:	41 f4       	brne	.+16     	; 0x55ca <irCommTasks+0x10f2>
					//updateBlueLed(0);
					irCommTxDuration = IRCOMM_BIT_START2_DURATION;					
    55ba:	80 ef       	ldi	r24, 0xF0	; 240
    55bc:	90 e0       	ldi	r25, 0x00	; 0
    55be:	90 93 c1 05 	sts	0x05C1, r25
    55c2:	80 93 c0 05 	sts	0x05C0, r24
					irCommTxSwitchCount = IRCOMM_BIT_START2_SWITCH_COUNT;
    55c6:	81 e0       	ldi	r24, 0x01	; 1
    55c8:	1c c0       	rjmp	.+56     	; 0x5602 <irCommTasks+0x112a>
				} else if(irCommTxBitToTransmit[irCommTxBitCount] == 2) {
    55ca:	e2 30       	cpi	r30, 0x02	; 2
    55cc:	49 f4       	brne	.+18     	; 0x55e0 <irCommTasks+0x1108>
					//updateBlueLed(0);
					irCommTxDuration = IRCOMM_BIT_START1_DURATION;					
    55ce:	88 e7       	ldi	r24, 0x78	; 120
    55d0:	90 e0       	ldi	r25, 0x00	; 0
    55d2:	90 93 c1 05 	sts	0x05C1, r25
    55d6:	80 93 c0 05 	sts	0x05C0, r24
					irCommTxSwitchCount = IRCOMM_BIT_START1_SWITCH_COUNT;
    55da:	e0 93 c2 05 	sts	0x05C2, r30
    55de:	13 c0       	rjmp	.+38     	; 0x5606 <irCommTasks+0x112e>
				} else if(irCommTxBitToTransmit[irCommTxBitCount] == 1) {
    55e0:	e1 30       	cpi	r30, 0x01	; 1
    55e2:	41 f4       	brne	.+16     	; 0x55f4 <irCommTasks+0x111c>
					irCommTxDuration = IRCOMM_BIT1_DURATOIN;					
    55e4:	8c e3       	ldi	r24, 0x3C	; 60
    55e6:	90 e0       	ldi	r25, 0x00	; 0
    55e8:	90 93 c1 05 	sts	0x05C1, r25
    55ec:	80 93 c0 05 	sts	0x05C0, r24
					irCommTxSwitchCount = IRCOMM_BIT1_SWITCH_COUNT;
    55f0:	84 e0       	ldi	r24, 0x04	; 4
    55f2:	07 c0       	rjmp	.+14     	; 0x5602 <irCommTasks+0x112a>
				} else {
					irCommTxDuration = IRCOMM_BIT0_DURATION;						
    55f4:	8e e1       	ldi	r24, 0x1E	; 30
    55f6:	90 e0       	ldi	r25, 0x00	; 0
    55f8:	90 93 c1 05 	sts	0x05C1, r25
    55fc:	80 93 c0 05 	sts	0x05C0, r24
					irCommTxSwitchCount = IRCOMM_BIT0_SWITCH_COUNT;
    5600:	88 e0       	ldi	r24, 0x08	; 8
    5602:	80 93 c2 05 	sts	0x05C2, r24
				}
				if(irCommTxBitCount == 0) {
    5606:	80 91 be 05 	lds	r24, 0x05BE
    560a:	88 23       	and	r24, r24
    560c:	59 f4       	brne	.+22     	; 0x5624 <irCommTasks+0x114c>
					//PORTA = irCommTxSensorMask;
					if(irCommTxSensorGroup==0) {
    560e:	80 91 c6 05 	lds	r24, 0x05C6
    5612:	88 23       	and	r24, r24
    5614:	11 f4       	brne	.+4      	; 0x561a <irCommTasks+0x1142>
						PORTA = 0xAA;
    5616:	8a ea       	ldi	r24, 0xAA	; 170
    5618:	01 c0       	rjmp	.+2      	; 0x561c <irCommTasks+0x1144>
					} else {
						PORTA = 0x55;
    561a:	85 e5       	ldi	r24, 0x55	; 85
    561c:	82 b9       	out	0x02, r24	; 2
					}					
					irCommTxPulseState = 1;
    561e:	81 e0       	ldi	r24, 0x01	; 1
    5620:	80 93 bf 05 	sts	0x05BF, r24
				}
				irCommTxDurationCycle = 0;
    5624:	10 92 c4 05 	sts	0x05C4, r1
				irCommTxSwitchCounter = 0;						
    5628:	10 92 c3 05 	sts	0x05C3, r1
				irCommState = IRCOMM_TX_TRANSMIT_BIT;
    562c:	83 e0       	ldi	r24, 0x03	; 3
    562e:	80 93 67 05 	sts	0x0567, r24
				irCommAdcTxState = IRCOMM_TX_ADC_TRANSMISSION_SEQ1;
    5632:	80 93 b6 05 	sts	0x05B6, r24

		}

	}

}
    5636:	df 91       	pop	r29
    5638:	cf 91       	pop	r28
    563a:	1f 91       	pop	r17
    563c:	0f 91       	pop	r16
    563e:	ff 90       	pop	r15
    5640:	ef 90       	pop	r14
    5642:	df 90       	pop	r13
    5644:	cf 90       	pop	r12
    5646:	bf 90       	pop	r11
    5648:	08 95       	ret

0000564a <irCommInitVars>:
	irCommState = IRCOMM_RX_IDLE_STATE;
	irCommEnabledNext = IRCOMM_MODE_RECEIVE;
}

void irCommInitVars() {
	memset(irCommMaxSensorValueAdc, 0x00, 16);
    564a:	e0 91 2e 0b 	lds	r30, 0x0B2E
    564e:	f0 91 2f 0b 	lds	r31, 0x0B2F
    5652:	80 e1       	ldi	r24, 0x10	; 16
    5654:	df 01       	movw	r26, r30
    5656:	1d 92       	st	X+, r1
    5658:	8a 95       	dec	r24
    565a:	e9 f7       	brne	.-6      	; 0x5656 <irCommInitVars+0xc>
	memset(irCommMinSensorValueAdc, 0xFF, 16);
    565c:	80 91 53 06 	lds	r24, 0x0653
    5660:	90 91 54 06 	lds	r25, 0x0654
    5664:	6f ef       	ldi	r22, 0xFF	; 255
    5666:	70 e0       	ldi	r23, 0x00	; 0
    5668:	40 e1       	ldi	r20, 0x10	; 16
    566a:	50 e0       	ldi	r21, 0x00	; 0
    566c:	0e 94 d6 2f 	call	0x5fac	; 0x5fac <memset>
	irCommMode = IRCOMM_MODE_SENSORS_SAMPLING;
    5670:	10 92 66 05 	sts	0x0566, r1
}
    5674:	08 95       	ret

00005676 <irCommInit>:

void irCommInit() {
	irCommProxValuesAdc = irCommProxValuesBuff1;
    5676:	87 e5       	ldi	r24, 0x57	; 87
    5678:	96 e0       	ldi	r25, 0x06	; 6
    567a:	90 93 f6 08 	sts	0x08F6, r25
    567e:	80 93 f5 08 	sts	0x08F5, r24
	irCommProxValuesCurr = irCommProxValuesBuff2;
    5682:	89 e9       	ldi	r24, 0x99	; 153
    5684:	97 e0       	ldi	r25, 0x07	; 7
    5686:	90 93 da 08 	sts	0x08DA, r25
    568a:	80 93 d9 08 	sts	0x08D9, r24
	irCommMaxSensorValueAdc = irCommMaxSensorValueBuff1;
    568e:	83 e7       	ldi	r24, 0x73	; 115
    5690:	99 e0       	ldi	r25, 0x09	; 9
    5692:	90 93 2f 0b 	sts	0x0B2F, r25
    5696:	80 93 2e 0b 	sts	0x0B2E, r24
	irCommMaxSensorValueCurr = irCommMaxSensorValueBuff2;
    569a:	8c e5       	ldi	r24, 0x5C	; 92
    569c:	9b e0       	ldi	r25, 0x0B	; 11
    569e:	90 93 dd 05 	sts	0x05DD, r25
    56a2:	80 93 dc 05 	sts	0x05DC, r24
	irCommMinSensorValueAdc = irCommMinSensorValueBuff1;
    56a6:	8b ed       	ldi	r24, 0xDB	; 219
    56a8:	98 e0       	ldi	r25, 0x08	; 8
    56aa:	90 93 54 06 	sts	0x0654, r25
    56ae:	80 93 53 06 	sts	0x0653, r24
	irCommMinSensorValueCurr = irCommMinSensorValueBuff2;
    56b2:	8d e5       	ldi	r24, 0x5D	; 93
    56b4:	99 e0       	ldi	r25, 0x09	; 9
    56b6:	90 93 c9 05 	sts	0x05C9, r25
    56ba:	80 93 c8 05 	sts	0x05C8, r24
	irCommInitVars();
    56be:	0e 94 25 2b 	call	0x564a	; 0x564a <irCommInitVars>
	irCommEnabled = IRCOMM_MODE_TRANSMIT;
	irCommState = IRCOMM_TX_IDLE_STATE;
}

void irCommInitReceiver() {
	irCommEnabled = IRCOMM_MODE_RECEIVE;
    56c2:	81 e0       	ldi	r24, 0x01	; 1
    56c4:	80 93 64 05 	sts	0x0564, r24
	irCommState = IRCOMM_RX_IDLE_STATE;
    56c8:	80 93 67 05 	sts	0x0567, r24
	irCommEnabledNext = IRCOMM_MODE_RECEIVE;
    56cc:	80 93 65 05 	sts	0x0565, r24
	irCommMaxSensorValueCurr = irCommMaxSensorValueBuff2;
	irCommMinSensorValueAdc = irCommMinSensorValueBuff1;
	irCommMinSensorValueCurr = irCommMinSensorValueBuff2;
	irCommInitVars();
	irCommInitReceiver();
}
    56d0:	08 95       	ret

000056d2 <__mulsf3>:
    56d2:	a0 e2       	ldi	r26, 0x20	; 32
    56d4:	b0 e0       	ldi	r27, 0x00	; 0
    56d6:	ef e6       	ldi	r30, 0x6F	; 111
    56d8:	fb e2       	ldi	r31, 0x2B	; 43
    56da:	0c 94 34 2f 	jmp	0x5e68	; 0x5e68 <__prologue_saves__>
    56de:	69 83       	std	Y+1, r22	; 0x01
    56e0:	7a 83       	std	Y+2, r23	; 0x02
    56e2:	8b 83       	std	Y+3, r24	; 0x03
    56e4:	9c 83       	std	Y+4, r25	; 0x04
    56e6:	2d 83       	std	Y+5, r18	; 0x05
    56e8:	3e 83       	std	Y+6, r19	; 0x06
    56ea:	4f 83       	std	Y+7, r20	; 0x07
    56ec:	58 87       	std	Y+8, r21	; 0x08
    56ee:	ce 01       	movw	r24, r28
    56f0:	01 96       	adiw	r24, 0x01	; 1
    56f2:	be 01       	movw	r22, r28
    56f4:	67 5f       	subi	r22, 0xF7	; 247
    56f6:	7f 4f       	sbci	r23, 0xFF	; 255
    56f8:	0e 94 39 2e 	call	0x5c72	; 0x5c72 <__unpack_f>
    56fc:	ce 01       	movw	r24, r28
    56fe:	05 96       	adiw	r24, 0x05	; 5
    5700:	be 01       	movw	r22, r28
    5702:	6f 5e       	subi	r22, 0xEF	; 239
    5704:	7f 4f       	sbci	r23, 0xFF	; 255
    5706:	0e 94 39 2e 	call	0x5c72	; 0x5c72 <__unpack_f>
    570a:	99 85       	ldd	r25, Y+9	; 0x09
    570c:	92 30       	cpi	r25, 0x02	; 2
    570e:	88 f0       	brcs	.+34     	; 0x5732 <__mulsf3+0x60>
    5710:	89 89       	ldd	r24, Y+17	; 0x11
    5712:	82 30       	cpi	r24, 0x02	; 2
    5714:	c8 f0       	brcs	.+50     	; 0x5748 <__mulsf3+0x76>
    5716:	94 30       	cpi	r25, 0x04	; 4
    5718:	19 f4       	brne	.+6      	; 0x5720 <__mulsf3+0x4e>
    571a:	82 30       	cpi	r24, 0x02	; 2
    571c:	51 f4       	brne	.+20     	; 0x5732 <__mulsf3+0x60>
    571e:	04 c0       	rjmp	.+8      	; 0x5728 <__mulsf3+0x56>
    5720:	84 30       	cpi	r24, 0x04	; 4
    5722:	29 f4       	brne	.+10     	; 0x572e <__mulsf3+0x5c>
    5724:	92 30       	cpi	r25, 0x02	; 2
    5726:	81 f4       	brne	.+32     	; 0x5748 <__mulsf3+0x76>
    5728:	89 e3       	ldi	r24, 0x39	; 57
    572a:	92 e0       	ldi	r25, 0x02	; 2
    572c:	c6 c0       	rjmp	.+396    	; 0x58ba <__mulsf3+0x1e8>
    572e:	92 30       	cpi	r25, 0x02	; 2
    5730:	49 f4       	brne	.+18     	; 0x5744 <__mulsf3+0x72>
    5732:	20 e0       	ldi	r18, 0x00	; 0
    5734:	9a 85       	ldd	r25, Y+10	; 0x0a
    5736:	8a 89       	ldd	r24, Y+18	; 0x12
    5738:	98 13       	cpse	r25, r24
    573a:	21 e0       	ldi	r18, 0x01	; 1
    573c:	2a 87       	std	Y+10, r18	; 0x0a
    573e:	ce 01       	movw	r24, r28
    5740:	09 96       	adiw	r24, 0x09	; 9
    5742:	bb c0       	rjmp	.+374    	; 0x58ba <__mulsf3+0x1e8>
    5744:	82 30       	cpi	r24, 0x02	; 2
    5746:	49 f4       	brne	.+18     	; 0x575a <__mulsf3+0x88>
    5748:	20 e0       	ldi	r18, 0x00	; 0
    574a:	9a 85       	ldd	r25, Y+10	; 0x0a
    574c:	8a 89       	ldd	r24, Y+18	; 0x12
    574e:	98 13       	cpse	r25, r24
    5750:	21 e0       	ldi	r18, 0x01	; 1
    5752:	2a 8b       	std	Y+18, r18	; 0x12
    5754:	ce 01       	movw	r24, r28
    5756:	41 96       	adiw	r24, 0x11	; 17
    5758:	b0 c0       	rjmp	.+352    	; 0x58ba <__mulsf3+0x1e8>
    575a:	2d 84       	ldd	r2, Y+13	; 0x0d
    575c:	3e 84       	ldd	r3, Y+14	; 0x0e
    575e:	4f 84       	ldd	r4, Y+15	; 0x0f
    5760:	58 88       	ldd	r5, Y+16	; 0x10
    5762:	6d 88       	ldd	r6, Y+21	; 0x15
    5764:	7e 88       	ldd	r7, Y+22	; 0x16
    5766:	8f 88       	ldd	r8, Y+23	; 0x17
    5768:	98 8c       	ldd	r9, Y+24	; 0x18
    576a:	ee 24       	eor	r14, r14
    576c:	ff 24       	eor	r15, r15
    576e:	87 01       	movw	r16, r14
    5770:	aa 24       	eor	r10, r10
    5772:	bb 24       	eor	r11, r11
    5774:	65 01       	movw	r12, r10
    5776:	40 e0       	ldi	r20, 0x00	; 0
    5778:	50 e0       	ldi	r21, 0x00	; 0
    577a:	60 e0       	ldi	r22, 0x00	; 0
    577c:	70 e0       	ldi	r23, 0x00	; 0
    577e:	e0 e0       	ldi	r30, 0x00	; 0
    5780:	f0 e0       	ldi	r31, 0x00	; 0
    5782:	c1 01       	movw	r24, r2
    5784:	81 70       	andi	r24, 0x01	; 1
    5786:	90 70       	andi	r25, 0x00	; 0
    5788:	89 2b       	or	r24, r25
    578a:	e9 f0       	breq	.+58     	; 0x57c6 <__mulsf3+0xf4>
    578c:	e6 0c       	add	r14, r6
    578e:	f7 1c       	adc	r15, r7
    5790:	08 1d       	adc	r16, r8
    5792:	19 1d       	adc	r17, r9
    5794:	9a 01       	movw	r18, r20
    5796:	ab 01       	movw	r20, r22
    5798:	2a 0d       	add	r18, r10
    579a:	3b 1d       	adc	r19, r11
    579c:	4c 1d       	adc	r20, r12
    579e:	5d 1d       	adc	r21, r13
    57a0:	80 e0       	ldi	r24, 0x00	; 0
    57a2:	90 e0       	ldi	r25, 0x00	; 0
    57a4:	a0 e0       	ldi	r26, 0x00	; 0
    57a6:	b0 e0       	ldi	r27, 0x00	; 0
    57a8:	e6 14       	cp	r14, r6
    57aa:	f7 04       	cpc	r15, r7
    57ac:	08 05       	cpc	r16, r8
    57ae:	19 05       	cpc	r17, r9
    57b0:	20 f4       	brcc	.+8      	; 0x57ba <__mulsf3+0xe8>
    57b2:	81 e0       	ldi	r24, 0x01	; 1
    57b4:	90 e0       	ldi	r25, 0x00	; 0
    57b6:	a0 e0       	ldi	r26, 0x00	; 0
    57b8:	b0 e0       	ldi	r27, 0x00	; 0
    57ba:	ba 01       	movw	r22, r20
    57bc:	a9 01       	movw	r20, r18
    57be:	48 0f       	add	r20, r24
    57c0:	59 1f       	adc	r21, r25
    57c2:	6a 1f       	adc	r22, r26
    57c4:	7b 1f       	adc	r23, r27
    57c6:	aa 0c       	add	r10, r10
    57c8:	bb 1c       	adc	r11, r11
    57ca:	cc 1c       	adc	r12, r12
    57cc:	dd 1c       	adc	r13, r13
    57ce:	97 fe       	sbrs	r9, 7
    57d0:	08 c0       	rjmp	.+16     	; 0x57e2 <__mulsf3+0x110>
    57d2:	81 e0       	ldi	r24, 0x01	; 1
    57d4:	90 e0       	ldi	r25, 0x00	; 0
    57d6:	a0 e0       	ldi	r26, 0x00	; 0
    57d8:	b0 e0       	ldi	r27, 0x00	; 0
    57da:	a8 2a       	or	r10, r24
    57dc:	b9 2a       	or	r11, r25
    57de:	ca 2a       	or	r12, r26
    57e0:	db 2a       	or	r13, r27
    57e2:	31 96       	adiw	r30, 0x01	; 1
    57e4:	e0 32       	cpi	r30, 0x20	; 32
    57e6:	f1 05       	cpc	r31, r1
    57e8:	49 f0       	breq	.+18     	; 0x57fc <__mulsf3+0x12a>
    57ea:	66 0c       	add	r6, r6
    57ec:	77 1c       	adc	r7, r7
    57ee:	88 1c       	adc	r8, r8
    57f0:	99 1c       	adc	r9, r9
    57f2:	56 94       	lsr	r5
    57f4:	47 94       	ror	r4
    57f6:	37 94       	ror	r3
    57f8:	27 94       	ror	r2
    57fa:	c3 cf       	rjmp	.-122    	; 0x5782 <__mulsf3+0xb0>
    57fc:	fa 85       	ldd	r31, Y+10	; 0x0a
    57fe:	ea 89       	ldd	r30, Y+18	; 0x12
    5800:	2b 89       	ldd	r18, Y+19	; 0x13
    5802:	3c 89       	ldd	r19, Y+20	; 0x14
    5804:	8b 85       	ldd	r24, Y+11	; 0x0b
    5806:	9c 85       	ldd	r25, Y+12	; 0x0c
    5808:	28 0f       	add	r18, r24
    580a:	39 1f       	adc	r19, r25
    580c:	2e 5f       	subi	r18, 0xFE	; 254
    580e:	3f 4f       	sbci	r19, 0xFF	; 255
    5810:	17 c0       	rjmp	.+46     	; 0x5840 <__mulsf3+0x16e>
    5812:	ca 01       	movw	r24, r20
    5814:	81 70       	andi	r24, 0x01	; 1
    5816:	90 70       	andi	r25, 0x00	; 0
    5818:	89 2b       	or	r24, r25
    581a:	61 f0       	breq	.+24     	; 0x5834 <__mulsf3+0x162>
    581c:	16 95       	lsr	r17
    581e:	07 95       	ror	r16
    5820:	f7 94       	ror	r15
    5822:	e7 94       	ror	r14
    5824:	80 e0       	ldi	r24, 0x00	; 0
    5826:	90 e0       	ldi	r25, 0x00	; 0
    5828:	a0 e0       	ldi	r26, 0x00	; 0
    582a:	b0 e8       	ldi	r27, 0x80	; 128
    582c:	e8 2a       	or	r14, r24
    582e:	f9 2a       	or	r15, r25
    5830:	0a 2b       	or	r16, r26
    5832:	1b 2b       	or	r17, r27
    5834:	76 95       	lsr	r23
    5836:	67 95       	ror	r22
    5838:	57 95       	ror	r21
    583a:	47 95       	ror	r20
    583c:	2f 5f       	subi	r18, 0xFF	; 255
    583e:	3f 4f       	sbci	r19, 0xFF	; 255
    5840:	77 fd       	sbrc	r23, 7
    5842:	e7 cf       	rjmp	.-50     	; 0x5812 <__mulsf3+0x140>
    5844:	0c c0       	rjmp	.+24     	; 0x585e <__mulsf3+0x18c>
    5846:	44 0f       	add	r20, r20
    5848:	55 1f       	adc	r21, r21
    584a:	66 1f       	adc	r22, r22
    584c:	77 1f       	adc	r23, r23
    584e:	17 fd       	sbrc	r17, 7
    5850:	41 60       	ori	r20, 0x01	; 1
    5852:	ee 0c       	add	r14, r14
    5854:	ff 1c       	adc	r15, r15
    5856:	00 1f       	adc	r16, r16
    5858:	11 1f       	adc	r17, r17
    585a:	21 50       	subi	r18, 0x01	; 1
    585c:	30 40       	sbci	r19, 0x00	; 0
    585e:	40 30       	cpi	r20, 0x00	; 0
    5860:	90 e0       	ldi	r25, 0x00	; 0
    5862:	59 07       	cpc	r21, r25
    5864:	90 e0       	ldi	r25, 0x00	; 0
    5866:	69 07       	cpc	r22, r25
    5868:	90 e4       	ldi	r25, 0x40	; 64
    586a:	79 07       	cpc	r23, r25
    586c:	60 f3       	brcs	.-40     	; 0x5846 <__mulsf3+0x174>
    586e:	2b 8f       	std	Y+27, r18	; 0x1b
    5870:	3c 8f       	std	Y+28, r19	; 0x1c
    5872:	db 01       	movw	r26, r22
    5874:	ca 01       	movw	r24, r20
    5876:	8f 77       	andi	r24, 0x7F	; 127
    5878:	90 70       	andi	r25, 0x00	; 0
    587a:	a0 70       	andi	r26, 0x00	; 0
    587c:	b0 70       	andi	r27, 0x00	; 0
    587e:	80 34       	cpi	r24, 0x40	; 64
    5880:	91 05       	cpc	r25, r1
    5882:	a1 05       	cpc	r26, r1
    5884:	b1 05       	cpc	r27, r1
    5886:	61 f4       	brne	.+24     	; 0x58a0 <__mulsf3+0x1ce>
    5888:	47 fd       	sbrc	r20, 7
    588a:	0a c0       	rjmp	.+20     	; 0x58a0 <__mulsf3+0x1ce>
    588c:	e1 14       	cp	r14, r1
    588e:	f1 04       	cpc	r15, r1
    5890:	01 05       	cpc	r16, r1
    5892:	11 05       	cpc	r17, r1
    5894:	29 f0       	breq	.+10     	; 0x58a0 <__mulsf3+0x1ce>
    5896:	40 5c       	subi	r20, 0xC0	; 192
    5898:	5f 4f       	sbci	r21, 0xFF	; 255
    589a:	6f 4f       	sbci	r22, 0xFF	; 255
    589c:	7f 4f       	sbci	r23, 0xFF	; 255
    589e:	40 78       	andi	r20, 0x80	; 128
    58a0:	1a 8e       	std	Y+26, r1	; 0x1a
    58a2:	fe 17       	cp	r31, r30
    58a4:	11 f0       	breq	.+4      	; 0x58aa <__mulsf3+0x1d8>
    58a6:	81 e0       	ldi	r24, 0x01	; 1
    58a8:	8a 8f       	std	Y+26, r24	; 0x1a
    58aa:	4d 8f       	std	Y+29, r20	; 0x1d
    58ac:	5e 8f       	std	Y+30, r21	; 0x1e
    58ae:	6f 8f       	std	Y+31, r22	; 0x1f
    58b0:	78 a3       	std	Y+32, r23	; 0x20
    58b2:	83 e0       	ldi	r24, 0x03	; 3
    58b4:	89 8f       	std	Y+25, r24	; 0x19
    58b6:	ce 01       	movw	r24, r28
    58b8:	49 96       	adiw	r24, 0x19	; 25
    58ba:	0e 94 64 2d 	call	0x5ac8	; 0x5ac8 <__pack_f>
    58be:	a0 96       	adiw	r28, 0x20	; 32
    58c0:	e2 e1       	ldi	r30, 0x12	; 18
    58c2:	0c 94 50 2f 	jmp	0x5ea0	; 0x5ea0 <__epilogue_restores__>

000058c6 <__floatsisf>:
    58c6:	a8 e0       	ldi	r26, 0x08	; 8
    58c8:	b0 e0       	ldi	r27, 0x00	; 0
    58ca:	e9 e6       	ldi	r30, 0x69	; 105
    58cc:	fc e2       	ldi	r31, 0x2C	; 44
    58ce:	0c 94 3d 2f 	jmp	0x5e7a	; 0x5e7a <__prologue_saves__+0x12>
    58d2:	9b 01       	movw	r18, r22
    58d4:	ac 01       	movw	r20, r24
    58d6:	83 e0       	ldi	r24, 0x03	; 3
    58d8:	89 83       	std	Y+1, r24	; 0x01
    58da:	da 01       	movw	r26, r20
    58dc:	c9 01       	movw	r24, r18
    58de:	88 27       	eor	r24, r24
    58e0:	b7 fd       	sbrc	r27, 7
    58e2:	83 95       	inc	r24
    58e4:	99 27       	eor	r25, r25
    58e6:	aa 27       	eor	r26, r26
    58e8:	bb 27       	eor	r27, r27
    58ea:	b8 2e       	mov	r11, r24
    58ec:	21 15       	cp	r18, r1
    58ee:	31 05       	cpc	r19, r1
    58f0:	41 05       	cpc	r20, r1
    58f2:	51 05       	cpc	r21, r1
    58f4:	19 f4       	brne	.+6      	; 0x58fc <__floatsisf+0x36>
    58f6:	82 e0       	ldi	r24, 0x02	; 2
    58f8:	89 83       	std	Y+1, r24	; 0x01
    58fa:	3a c0       	rjmp	.+116    	; 0x5970 <__floatsisf+0xaa>
    58fc:	88 23       	and	r24, r24
    58fe:	a9 f0       	breq	.+42     	; 0x592a <__floatsisf+0x64>
    5900:	20 30       	cpi	r18, 0x00	; 0
    5902:	80 e0       	ldi	r24, 0x00	; 0
    5904:	38 07       	cpc	r19, r24
    5906:	80 e0       	ldi	r24, 0x00	; 0
    5908:	48 07       	cpc	r20, r24
    590a:	80 e8       	ldi	r24, 0x80	; 128
    590c:	58 07       	cpc	r21, r24
    590e:	29 f4       	brne	.+10     	; 0x591a <__floatsisf+0x54>
    5910:	60 e0       	ldi	r22, 0x00	; 0
    5912:	70 e0       	ldi	r23, 0x00	; 0
    5914:	80 e0       	ldi	r24, 0x00	; 0
    5916:	9f ec       	ldi	r25, 0xCF	; 207
    5918:	30 c0       	rjmp	.+96     	; 0x597a <__floatsisf+0xb4>
    591a:	ee 24       	eor	r14, r14
    591c:	ff 24       	eor	r15, r15
    591e:	87 01       	movw	r16, r14
    5920:	e2 1a       	sub	r14, r18
    5922:	f3 0a       	sbc	r15, r19
    5924:	04 0b       	sbc	r16, r20
    5926:	15 0b       	sbc	r17, r21
    5928:	02 c0       	rjmp	.+4      	; 0x592e <__floatsisf+0x68>
    592a:	79 01       	movw	r14, r18
    592c:	8a 01       	movw	r16, r20
    592e:	8e e1       	ldi	r24, 0x1E	; 30
    5930:	c8 2e       	mov	r12, r24
    5932:	d1 2c       	mov	r13, r1
    5934:	dc 82       	std	Y+4, r13	; 0x04
    5936:	cb 82       	std	Y+3, r12	; 0x03
    5938:	ed 82       	std	Y+5, r14	; 0x05
    593a:	fe 82       	std	Y+6, r15	; 0x06
    593c:	0f 83       	std	Y+7, r16	; 0x07
    593e:	18 87       	std	Y+8, r17	; 0x08
    5940:	c8 01       	movw	r24, r16
    5942:	b7 01       	movw	r22, r14
    5944:	0e 94 15 2d 	call	0x5a2a	; 0x5a2a <__clzsi2>
    5948:	01 97       	sbiw	r24, 0x01	; 1
    594a:	18 16       	cp	r1, r24
    594c:	19 06       	cpc	r1, r25
    594e:	84 f4       	brge	.+32     	; 0x5970 <__floatsisf+0xaa>
    5950:	08 2e       	mov	r0, r24
    5952:	04 c0       	rjmp	.+8      	; 0x595c <__floatsisf+0x96>
    5954:	ee 0c       	add	r14, r14
    5956:	ff 1c       	adc	r15, r15
    5958:	00 1f       	adc	r16, r16
    595a:	11 1f       	adc	r17, r17
    595c:	0a 94       	dec	r0
    595e:	d2 f7       	brpl	.-12     	; 0x5954 <__floatsisf+0x8e>
    5960:	ed 82       	std	Y+5, r14	; 0x05
    5962:	fe 82       	std	Y+6, r15	; 0x06
    5964:	0f 83       	std	Y+7, r16	; 0x07
    5966:	18 87       	std	Y+8, r17	; 0x08
    5968:	c8 1a       	sub	r12, r24
    596a:	d9 0a       	sbc	r13, r25
    596c:	dc 82       	std	Y+4, r13	; 0x04
    596e:	cb 82       	std	Y+3, r12	; 0x03
    5970:	ba 82       	std	Y+2, r11	; 0x02
    5972:	ce 01       	movw	r24, r28
    5974:	01 96       	adiw	r24, 0x01	; 1
    5976:	0e 94 64 2d 	call	0x5ac8	; 0x5ac8 <__pack_f>
    597a:	28 96       	adiw	r28, 0x08	; 8
    597c:	e9 e0       	ldi	r30, 0x09	; 9
    597e:	0c 94 59 2f 	jmp	0x5eb2	; 0x5eb2 <__epilogue_restores__+0x12>

00005982 <__fixsfsi>:
    5982:	ac e0       	ldi	r26, 0x0C	; 12
    5984:	b0 e0       	ldi	r27, 0x00	; 0
    5986:	e7 ec       	ldi	r30, 0xC7	; 199
    5988:	fc e2       	ldi	r31, 0x2C	; 44
    598a:	0c 94 44 2f 	jmp	0x5e88	; 0x5e88 <__prologue_saves__+0x20>
    598e:	69 83       	std	Y+1, r22	; 0x01
    5990:	7a 83       	std	Y+2, r23	; 0x02
    5992:	8b 83       	std	Y+3, r24	; 0x03
    5994:	9c 83       	std	Y+4, r25	; 0x04
    5996:	ce 01       	movw	r24, r28
    5998:	01 96       	adiw	r24, 0x01	; 1
    599a:	be 01       	movw	r22, r28
    599c:	6b 5f       	subi	r22, 0xFB	; 251
    599e:	7f 4f       	sbci	r23, 0xFF	; 255
    59a0:	0e 94 39 2e 	call	0x5c72	; 0x5c72 <__unpack_f>
    59a4:	8d 81       	ldd	r24, Y+5	; 0x05
    59a6:	82 30       	cpi	r24, 0x02	; 2
    59a8:	61 f1       	breq	.+88     	; 0x5a02 <__fixsfsi+0x80>
    59aa:	82 30       	cpi	r24, 0x02	; 2
    59ac:	50 f1       	brcs	.+84     	; 0x5a02 <__fixsfsi+0x80>
    59ae:	84 30       	cpi	r24, 0x04	; 4
    59b0:	21 f4       	brne	.+8      	; 0x59ba <__fixsfsi+0x38>
    59b2:	8e 81       	ldd	r24, Y+6	; 0x06
    59b4:	88 23       	and	r24, r24
    59b6:	51 f1       	breq	.+84     	; 0x5a0c <__fixsfsi+0x8a>
    59b8:	2e c0       	rjmp	.+92     	; 0x5a16 <__fixsfsi+0x94>
    59ba:	2f 81       	ldd	r18, Y+7	; 0x07
    59bc:	38 85       	ldd	r19, Y+8	; 0x08
    59be:	37 fd       	sbrc	r19, 7
    59c0:	20 c0       	rjmp	.+64     	; 0x5a02 <__fixsfsi+0x80>
    59c2:	6e 81       	ldd	r22, Y+6	; 0x06
    59c4:	2f 31       	cpi	r18, 0x1F	; 31
    59c6:	31 05       	cpc	r19, r1
    59c8:	1c f0       	brlt	.+6      	; 0x59d0 <__fixsfsi+0x4e>
    59ca:	66 23       	and	r22, r22
    59cc:	f9 f0       	breq	.+62     	; 0x5a0c <__fixsfsi+0x8a>
    59ce:	23 c0       	rjmp	.+70     	; 0x5a16 <__fixsfsi+0x94>
    59d0:	8e e1       	ldi	r24, 0x1E	; 30
    59d2:	90 e0       	ldi	r25, 0x00	; 0
    59d4:	82 1b       	sub	r24, r18
    59d6:	93 0b       	sbc	r25, r19
    59d8:	29 85       	ldd	r18, Y+9	; 0x09
    59da:	3a 85       	ldd	r19, Y+10	; 0x0a
    59dc:	4b 85       	ldd	r20, Y+11	; 0x0b
    59de:	5c 85       	ldd	r21, Y+12	; 0x0c
    59e0:	04 c0       	rjmp	.+8      	; 0x59ea <__fixsfsi+0x68>
    59e2:	56 95       	lsr	r21
    59e4:	47 95       	ror	r20
    59e6:	37 95       	ror	r19
    59e8:	27 95       	ror	r18
    59ea:	8a 95       	dec	r24
    59ec:	d2 f7       	brpl	.-12     	; 0x59e2 <__fixsfsi+0x60>
    59ee:	66 23       	and	r22, r22
    59f0:	b1 f0       	breq	.+44     	; 0x5a1e <__fixsfsi+0x9c>
    59f2:	50 95       	com	r21
    59f4:	40 95       	com	r20
    59f6:	30 95       	com	r19
    59f8:	21 95       	neg	r18
    59fa:	3f 4f       	sbci	r19, 0xFF	; 255
    59fc:	4f 4f       	sbci	r20, 0xFF	; 255
    59fe:	5f 4f       	sbci	r21, 0xFF	; 255
    5a00:	0e c0       	rjmp	.+28     	; 0x5a1e <__fixsfsi+0x9c>
    5a02:	20 e0       	ldi	r18, 0x00	; 0
    5a04:	30 e0       	ldi	r19, 0x00	; 0
    5a06:	40 e0       	ldi	r20, 0x00	; 0
    5a08:	50 e0       	ldi	r21, 0x00	; 0
    5a0a:	09 c0       	rjmp	.+18     	; 0x5a1e <__fixsfsi+0x9c>
    5a0c:	2f ef       	ldi	r18, 0xFF	; 255
    5a0e:	3f ef       	ldi	r19, 0xFF	; 255
    5a10:	4f ef       	ldi	r20, 0xFF	; 255
    5a12:	5f e7       	ldi	r21, 0x7F	; 127
    5a14:	04 c0       	rjmp	.+8      	; 0x5a1e <__fixsfsi+0x9c>
    5a16:	20 e0       	ldi	r18, 0x00	; 0
    5a18:	30 e0       	ldi	r19, 0x00	; 0
    5a1a:	40 e0       	ldi	r20, 0x00	; 0
    5a1c:	50 e8       	ldi	r21, 0x80	; 128
    5a1e:	b9 01       	movw	r22, r18
    5a20:	ca 01       	movw	r24, r20
    5a22:	2c 96       	adiw	r28, 0x0c	; 12
    5a24:	e2 e0       	ldi	r30, 0x02	; 2
    5a26:	0c 94 60 2f 	jmp	0x5ec0	; 0x5ec0 <__epilogue_restores__+0x20>

00005a2a <__clzsi2>:
    5a2a:	ef 92       	push	r14
    5a2c:	ff 92       	push	r15
    5a2e:	0f 93       	push	r16
    5a30:	1f 93       	push	r17
    5a32:	7b 01       	movw	r14, r22
    5a34:	8c 01       	movw	r16, r24
    5a36:	80 e0       	ldi	r24, 0x00	; 0
    5a38:	e8 16       	cp	r14, r24
    5a3a:	80 e0       	ldi	r24, 0x00	; 0
    5a3c:	f8 06       	cpc	r15, r24
    5a3e:	81 e0       	ldi	r24, 0x01	; 1
    5a40:	08 07       	cpc	r16, r24
    5a42:	80 e0       	ldi	r24, 0x00	; 0
    5a44:	18 07       	cpc	r17, r24
    5a46:	88 f4       	brcc	.+34     	; 0x5a6a <__clzsi2+0x40>
    5a48:	8f ef       	ldi	r24, 0xFF	; 255
    5a4a:	e8 16       	cp	r14, r24
    5a4c:	f1 04       	cpc	r15, r1
    5a4e:	01 05       	cpc	r16, r1
    5a50:	11 05       	cpc	r17, r1
    5a52:	31 f0       	breq	.+12     	; 0x5a60 <__clzsi2+0x36>
    5a54:	28 f0       	brcs	.+10     	; 0x5a60 <__clzsi2+0x36>
    5a56:	88 e0       	ldi	r24, 0x08	; 8
    5a58:	90 e0       	ldi	r25, 0x00	; 0
    5a5a:	a0 e0       	ldi	r26, 0x00	; 0
    5a5c:	b0 e0       	ldi	r27, 0x00	; 0
    5a5e:	17 c0       	rjmp	.+46     	; 0x5a8e <__clzsi2+0x64>
    5a60:	80 e0       	ldi	r24, 0x00	; 0
    5a62:	90 e0       	ldi	r25, 0x00	; 0
    5a64:	a0 e0       	ldi	r26, 0x00	; 0
    5a66:	b0 e0       	ldi	r27, 0x00	; 0
    5a68:	12 c0       	rjmp	.+36     	; 0x5a8e <__clzsi2+0x64>
    5a6a:	80 e0       	ldi	r24, 0x00	; 0
    5a6c:	e8 16       	cp	r14, r24
    5a6e:	80 e0       	ldi	r24, 0x00	; 0
    5a70:	f8 06       	cpc	r15, r24
    5a72:	80 e0       	ldi	r24, 0x00	; 0
    5a74:	08 07       	cpc	r16, r24
    5a76:	81 e0       	ldi	r24, 0x01	; 1
    5a78:	18 07       	cpc	r17, r24
    5a7a:	28 f0       	brcs	.+10     	; 0x5a86 <__clzsi2+0x5c>
    5a7c:	88 e1       	ldi	r24, 0x18	; 24
    5a7e:	90 e0       	ldi	r25, 0x00	; 0
    5a80:	a0 e0       	ldi	r26, 0x00	; 0
    5a82:	b0 e0       	ldi	r27, 0x00	; 0
    5a84:	04 c0       	rjmp	.+8      	; 0x5a8e <__clzsi2+0x64>
    5a86:	80 e1       	ldi	r24, 0x10	; 16
    5a88:	90 e0       	ldi	r25, 0x00	; 0
    5a8a:	a0 e0       	ldi	r26, 0x00	; 0
    5a8c:	b0 e0       	ldi	r27, 0x00	; 0
    5a8e:	20 e2       	ldi	r18, 0x20	; 32
    5a90:	30 e0       	ldi	r19, 0x00	; 0
    5a92:	40 e0       	ldi	r20, 0x00	; 0
    5a94:	50 e0       	ldi	r21, 0x00	; 0
    5a96:	28 1b       	sub	r18, r24
    5a98:	39 0b       	sbc	r19, r25
    5a9a:	4a 0b       	sbc	r20, r26
    5a9c:	5b 0b       	sbc	r21, r27
    5a9e:	04 c0       	rjmp	.+8      	; 0x5aa8 <__clzsi2+0x7e>
    5aa0:	16 95       	lsr	r17
    5aa2:	07 95       	ror	r16
    5aa4:	f7 94       	ror	r15
    5aa6:	e7 94       	ror	r14
    5aa8:	8a 95       	dec	r24
    5aaa:	d2 f7       	brpl	.-12     	; 0x5aa0 <__clzsi2+0x76>
    5aac:	f7 01       	movw	r30, r14
    5aae:	ef 5b       	subi	r30, 0xBF	; 191
    5ab0:	fd 4f       	sbci	r31, 0xFD	; 253
    5ab2:	80 81       	ld	r24, Z
    5ab4:	28 1b       	sub	r18, r24
    5ab6:	31 09       	sbc	r19, r1
    5ab8:	41 09       	sbc	r20, r1
    5aba:	51 09       	sbc	r21, r1
    5abc:	c9 01       	movw	r24, r18
    5abe:	1f 91       	pop	r17
    5ac0:	0f 91       	pop	r16
    5ac2:	ff 90       	pop	r15
    5ac4:	ef 90       	pop	r14
    5ac6:	08 95       	ret

00005ac8 <__pack_f>:
    5ac8:	df 92       	push	r13
    5aca:	ef 92       	push	r14
    5acc:	ff 92       	push	r15
    5ace:	0f 93       	push	r16
    5ad0:	1f 93       	push	r17
    5ad2:	fc 01       	movw	r30, r24
    5ad4:	e4 80       	ldd	r14, Z+4	; 0x04
    5ad6:	f5 80       	ldd	r15, Z+5	; 0x05
    5ad8:	06 81       	ldd	r16, Z+6	; 0x06
    5ada:	17 81       	ldd	r17, Z+7	; 0x07
    5adc:	d1 80       	ldd	r13, Z+1	; 0x01
    5ade:	80 81       	ld	r24, Z
    5ae0:	82 30       	cpi	r24, 0x02	; 2
    5ae2:	48 f4       	brcc	.+18     	; 0x5af6 <__pack_f+0x2e>
    5ae4:	80 e0       	ldi	r24, 0x00	; 0
    5ae6:	90 e0       	ldi	r25, 0x00	; 0
    5ae8:	a0 e1       	ldi	r26, 0x10	; 16
    5aea:	b0 e0       	ldi	r27, 0x00	; 0
    5aec:	e8 2a       	or	r14, r24
    5aee:	f9 2a       	or	r15, r25
    5af0:	0a 2b       	or	r16, r26
    5af2:	1b 2b       	or	r17, r27
    5af4:	a5 c0       	rjmp	.+330    	; 0x5c40 <__pack_f+0x178>
    5af6:	84 30       	cpi	r24, 0x04	; 4
    5af8:	09 f4       	brne	.+2      	; 0x5afc <__pack_f+0x34>
    5afa:	9f c0       	rjmp	.+318    	; 0x5c3a <__pack_f+0x172>
    5afc:	82 30       	cpi	r24, 0x02	; 2
    5afe:	21 f4       	brne	.+8      	; 0x5b08 <__pack_f+0x40>
    5b00:	ee 24       	eor	r14, r14
    5b02:	ff 24       	eor	r15, r15
    5b04:	87 01       	movw	r16, r14
    5b06:	05 c0       	rjmp	.+10     	; 0x5b12 <__pack_f+0x4a>
    5b08:	e1 14       	cp	r14, r1
    5b0a:	f1 04       	cpc	r15, r1
    5b0c:	01 05       	cpc	r16, r1
    5b0e:	11 05       	cpc	r17, r1
    5b10:	19 f4       	brne	.+6      	; 0x5b18 <__pack_f+0x50>
    5b12:	e0 e0       	ldi	r30, 0x00	; 0
    5b14:	f0 e0       	ldi	r31, 0x00	; 0
    5b16:	96 c0       	rjmp	.+300    	; 0x5c44 <__pack_f+0x17c>
    5b18:	62 81       	ldd	r22, Z+2	; 0x02
    5b1a:	73 81       	ldd	r23, Z+3	; 0x03
    5b1c:	9f ef       	ldi	r25, 0xFF	; 255
    5b1e:	62 38       	cpi	r22, 0x82	; 130
    5b20:	79 07       	cpc	r23, r25
    5b22:	0c f0       	brlt	.+2      	; 0x5b26 <__pack_f+0x5e>
    5b24:	5b c0       	rjmp	.+182    	; 0x5bdc <__pack_f+0x114>
    5b26:	22 e8       	ldi	r18, 0x82	; 130
    5b28:	3f ef       	ldi	r19, 0xFF	; 255
    5b2a:	26 1b       	sub	r18, r22
    5b2c:	37 0b       	sbc	r19, r23
    5b2e:	2a 31       	cpi	r18, 0x1A	; 26
    5b30:	31 05       	cpc	r19, r1
    5b32:	2c f0       	brlt	.+10     	; 0x5b3e <__pack_f+0x76>
    5b34:	20 e0       	ldi	r18, 0x00	; 0
    5b36:	30 e0       	ldi	r19, 0x00	; 0
    5b38:	40 e0       	ldi	r20, 0x00	; 0
    5b3a:	50 e0       	ldi	r21, 0x00	; 0
    5b3c:	2a c0       	rjmp	.+84     	; 0x5b92 <__pack_f+0xca>
    5b3e:	b8 01       	movw	r22, r16
    5b40:	a7 01       	movw	r20, r14
    5b42:	02 2e       	mov	r0, r18
    5b44:	04 c0       	rjmp	.+8      	; 0x5b4e <__pack_f+0x86>
    5b46:	76 95       	lsr	r23
    5b48:	67 95       	ror	r22
    5b4a:	57 95       	ror	r21
    5b4c:	47 95       	ror	r20
    5b4e:	0a 94       	dec	r0
    5b50:	d2 f7       	brpl	.-12     	; 0x5b46 <__pack_f+0x7e>
    5b52:	81 e0       	ldi	r24, 0x01	; 1
    5b54:	90 e0       	ldi	r25, 0x00	; 0
    5b56:	a0 e0       	ldi	r26, 0x00	; 0
    5b58:	b0 e0       	ldi	r27, 0x00	; 0
    5b5a:	04 c0       	rjmp	.+8      	; 0x5b64 <__pack_f+0x9c>
    5b5c:	88 0f       	add	r24, r24
    5b5e:	99 1f       	adc	r25, r25
    5b60:	aa 1f       	adc	r26, r26
    5b62:	bb 1f       	adc	r27, r27
    5b64:	2a 95       	dec	r18
    5b66:	d2 f7       	brpl	.-12     	; 0x5b5c <__pack_f+0x94>
    5b68:	01 97       	sbiw	r24, 0x01	; 1
    5b6a:	a1 09       	sbc	r26, r1
    5b6c:	b1 09       	sbc	r27, r1
    5b6e:	8e 21       	and	r24, r14
    5b70:	9f 21       	and	r25, r15
    5b72:	a0 23       	and	r26, r16
    5b74:	b1 23       	and	r27, r17
    5b76:	00 97       	sbiw	r24, 0x00	; 0
    5b78:	a1 05       	cpc	r26, r1
    5b7a:	b1 05       	cpc	r27, r1
    5b7c:	21 f0       	breq	.+8      	; 0x5b86 <__pack_f+0xbe>
    5b7e:	81 e0       	ldi	r24, 0x01	; 1
    5b80:	90 e0       	ldi	r25, 0x00	; 0
    5b82:	a0 e0       	ldi	r26, 0x00	; 0
    5b84:	b0 e0       	ldi	r27, 0x00	; 0
    5b86:	9a 01       	movw	r18, r20
    5b88:	ab 01       	movw	r20, r22
    5b8a:	28 2b       	or	r18, r24
    5b8c:	39 2b       	or	r19, r25
    5b8e:	4a 2b       	or	r20, r26
    5b90:	5b 2b       	or	r21, r27
    5b92:	da 01       	movw	r26, r20
    5b94:	c9 01       	movw	r24, r18
    5b96:	8f 77       	andi	r24, 0x7F	; 127
    5b98:	90 70       	andi	r25, 0x00	; 0
    5b9a:	a0 70       	andi	r26, 0x00	; 0
    5b9c:	b0 70       	andi	r27, 0x00	; 0
    5b9e:	80 34       	cpi	r24, 0x40	; 64
    5ba0:	91 05       	cpc	r25, r1
    5ba2:	a1 05       	cpc	r26, r1
    5ba4:	b1 05       	cpc	r27, r1
    5ba6:	39 f4       	brne	.+14     	; 0x5bb6 <__pack_f+0xee>
    5ba8:	27 ff       	sbrs	r18, 7
    5baa:	09 c0       	rjmp	.+18     	; 0x5bbe <__pack_f+0xf6>
    5bac:	20 5c       	subi	r18, 0xC0	; 192
    5bae:	3f 4f       	sbci	r19, 0xFF	; 255
    5bb0:	4f 4f       	sbci	r20, 0xFF	; 255
    5bb2:	5f 4f       	sbci	r21, 0xFF	; 255
    5bb4:	04 c0       	rjmp	.+8      	; 0x5bbe <__pack_f+0xf6>
    5bb6:	21 5c       	subi	r18, 0xC1	; 193
    5bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    5bba:	4f 4f       	sbci	r20, 0xFF	; 255
    5bbc:	5f 4f       	sbci	r21, 0xFF	; 255
    5bbe:	e0 e0       	ldi	r30, 0x00	; 0
    5bc0:	f0 e0       	ldi	r31, 0x00	; 0
    5bc2:	20 30       	cpi	r18, 0x00	; 0
    5bc4:	a0 e0       	ldi	r26, 0x00	; 0
    5bc6:	3a 07       	cpc	r19, r26
    5bc8:	a0 e0       	ldi	r26, 0x00	; 0
    5bca:	4a 07       	cpc	r20, r26
    5bcc:	a0 e4       	ldi	r26, 0x40	; 64
    5bce:	5a 07       	cpc	r21, r26
    5bd0:	10 f0       	brcs	.+4      	; 0x5bd6 <__pack_f+0x10e>
    5bd2:	e1 e0       	ldi	r30, 0x01	; 1
    5bd4:	f0 e0       	ldi	r31, 0x00	; 0
    5bd6:	79 01       	movw	r14, r18
    5bd8:	8a 01       	movw	r16, r20
    5bda:	27 c0       	rjmp	.+78     	; 0x5c2a <__pack_f+0x162>
    5bdc:	60 38       	cpi	r22, 0x80	; 128
    5bde:	71 05       	cpc	r23, r1
    5be0:	64 f5       	brge	.+88     	; 0x5c3a <__pack_f+0x172>
    5be2:	fb 01       	movw	r30, r22
    5be4:	e1 58       	subi	r30, 0x81	; 129
    5be6:	ff 4f       	sbci	r31, 0xFF	; 255
    5be8:	d8 01       	movw	r26, r16
    5bea:	c7 01       	movw	r24, r14
    5bec:	8f 77       	andi	r24, 0x7F	; 127
    5bee:	90 70       	andi	r25, 0x00	; 0
    5bf0:	a0 70       	andi	r26, 0x00	; 0
    5bf2:	b0 70       	andi	r27, 0x00	; 0
    5bf4:	80 34       	cpi	r24, 0x40	; 64
    5bf6:	91 05       	cpc	r25, r1
    5bf8:	a1 05       	cpc	r26, r1
    5bfa:	b1 05       	cpc	r27, r1
    5bfc:	39 f4       	brne	.+14     	; 0x5c0c <__pack_f+0x144>
    5bfe:	e7 fe       	sbrs	r14, 7
    5c00:	0d c0       	rjmp	.+26     	; 0x5c1c <__pack_f+0x154>
    5c02:	80 e4       	ldi	r24, 0x40	; 64
    5c04:	90 e0       	ldi	r25, 0x00	; 0
    5c06:	a0 e0       	ldi	r26, 0x00	; 0
    5c08:	b0 e0       	ldi	r27, 0x00	; 0
    5c0a:	04 c0       	rjmp	.+8      	; 0x5c14 <__pack_f+0x14c>
    5c0c:	8f e3       	ldi	r24, 0x3F	; 63
    5c0e:	90 e0       	ldi	r25, 0x00	; 0
    5c10:	a0 e0       	ldi	r26, 0x00	; 0
    5c12:	b0 e0       	ldi	r27, 0x00	; 0
    5c14:	e8 0e       	add	r14, r24
    5c16:	f9 1e       	adc	r15, r25
    5c18:	0a 1f       	adc	r16, r26
    5c1a:	1b 1f       	adc	r17, r27
    5c1c:	17 ff       	sbrs	r17, 7
    5c1e:	05 c0       	rjmp	.+10     	; 0x5c2a <__pack_f+0x162>
    5c20:	16 95       	lsr	r17
    5c22:	07 95       	ror	r16
    5c24:	f7 94       	ror	r15
    5c26:	e7 94       	ror	r14
    5c28:	31 96       	adiw	r30, 0x01	; 1
    5c2a:	87 e0       	ldi	r24, 0x07	; 7
    5c2c:	16 95       	lsr	r17
    5c2e:	07 95       	ror	r16
    5c30:	f7 94       	ror	r15
    5c32:	e7 94       	ror	r14
    5c34:	8a 95       	dec	r24
    5c36:	d1 f7       	brne	.-12     	; 0x5c2c <__pack_f+0x164>
    5c38:	05 c0       	rjmp	.+10     	; 0x5c44 <__pack_f+0x17c>
    5c3a:	ee 24       	eor	r14, r14
    5c3c:	ff 24       	eor	r15, r15
    5c3e:	87 01       	movw	r16, r14
    5c40:	ef ef       	ldi	r30, 0xFF	; 255
    5c42:	f0 e0       	ldi	r31, 0x00	; 0
    5c44:	6e 2f       	mov	r22, r30
    5c46:	67 95       	ror	r22
    5c48:	66 27       	eor	r22, r22
    5c4a:	67 95       	ror	r22
    5c4c:	90 2f       	mov	r25, r16
    5c4e:	9f 77       	andi	r25, 0x7F	; 127
    5c50:	d7 94       	ror	r13
    5c52:	dd 24       	eor	r13, r13
    5c54:	d7 94       	ror	r13
    5c56:	8e 2f       	mov	r24, r30
    5c58:	86 95       	lsr	r24
    5c5a:	49 2f       	mov	r20, r25
    5c5c:	46 2b       	or	r20, r22
    5c5e:	58 2f       	mov	r21, r24
    5c60:	5d 29       	or	r21, r13
    5c62:	b7 01       	movw	r22, r14
    5c64:	ca 01       	movw	r24, r20
    5c66:	1f 91       	pop	r17
    5c68:	0f 91       	pop	r16
    5c6a:	ff 90       	pop	r15
    5c6c:	ef 90       	pop	r14
    5c6e:	df 90       	pop	r13
    5c70:	08 95       	ret

00005c72 <__unpack_f>:
    5c72:	fc 01       	movw	r30, r24
    5c74:	db 01       	movw	r26, r22
    5c76:	40 81       	ld	r20, Z
    5c78:	51 81       	ldd	r21, Z+1	; 0x01
    5c7a:	22 81       	ldd	r18, Z+2	; 0x02
    5c7c:	62 2f       	mov	r22, r18
    5c7e:	6f 77       	andi	r22, 0x7F	; 127
    5c80:	70 e0       	ldi	r23, 0x00	; 0
    5c82:	22 1f       	adc	r18, r18
    5c84:	22 27       	eor	r18, r18
    5c86:	22 1f       	adc	r18, r18
    5c88:	93 81       	ldd	r25, Z+3	; 0x03
    5c8a:	89 2f       	mov	r24, r25
    5c8c:	88 0f       	add	r24, r24
    5c8e:	82 2b       	or	r24, r18
    5c90:	28 2f       	mov	r18, r24
    5c92:	30 e0       	ldi	r19, 0x00	; 0
    5c94:	99 1f       	adc	r25, r25
    5c96:	99 27       	eor	r25, r25
    5c98:	99 1f       	adc	r25, r25
    5c9a:	11 96       	adiw	r26, 0x01	; 1
    5c9c:	9c 93       	st	X, r25
    5c9e:	11 97       	sbiw	r26, 0x01	; 1
    5ca0:	21 15       	cp	r18, r1
    5ca2:	31 05       	cpc	r19, r1
    5ca4:	a9 f5       	brne	.+106    	; 0x5d10 <__unpack_f+0x9e>
    5ca6:	41 15       	cp	r20, r1
    5ca8:	51 05       	cpc	r21, r1
    5caa:	61 05       	cpc	r22, r1
    5cac:	71 05       	cpc	r23, r1
    5cae:	11 f4       	brne	.+4      	; 0x5cb4 <__unpack_f+0x42>
    5cb0:	82 e0       	ldi	r24, 0x02	; 2
    5cb2:	37 c0       	rjmp	.+110    	; 0x5d22 <__unpack_f+0xb0>
    5cb4:	82 e8       	ldi	r24, 0x82	; 130
    5cb6:	9f ef       	ldi	r25, 0xFF	; 255
    5cb8:	13 96       	adiw	r26, 0x03	; 3
    5cba:	9c 93       	st	X, r25
    5cbc:	8e 93       	st	-X, r24
    5cbe:	12 97       	sbiw	r26, 0x02	; 2
    5cc0:	9a 01       	movw	r18, r20
    5cc2:	ab 01       	movw	r20, r22
    5cc4:	67 e0       	ldi	r22, 0x07	; 7
    5cc6:	22 0f       	add	r18, r18
    5cc8:	33 1f       	adc	r19, r19
    5cca:	44 1f       	adc	r20, r20
    5ccc:	55 1f       	adc	r21, r21
    5cce:	6a 95       	dec	r22
    5cd0:	d1 f7       	brne	.-12     	; 0x5cc6 <__unpack_f+0x54>
    5cd2:	83 e0       	ldi	r24, 0x03	; 3
    5cd4:	8c 93       	st	X, r24
    5cd6:	0d c0       	rjmp	.+26     	; 0x5cf2 <__unpack_f+0x80>
    5cd8:	22 0f       	add	r18, r18
    5cda:	33 1f       	adc	r19, r19
    5cdc:	44 1f       	adc	r20, r20
    5cde:	55 1f       	adc	r21, r21
    5ce0:	12 96       	adiw	r26, 0x02	; 2
    5ce2:	8d 91       	ld	r24, X+
    5ce4:	9c 91       	ld	r25, X
    5ce6:	13 97       	sbiw	r26, 0x03	; 3
    5ce8:	01 97       	sbiw	r24, 0x01	; 1
    5cea:	13 96       	adiw	r26, 0x03	; 3
    5cec:	9c 93       	st	X, r25
    5cee:	8e 93       	st	-X, r24
    5cf0:	12 97       	sbiw	r26, 0x02	; 2
    5cf2:	20 30       	cpi	r18, 0x00	; 0
    5cf4:	80 e0       	ldi	r24, 0x00	; 0
    5cf6:	38 07       	cpc	r19, r24
    5cf8:	80 e0       	ldi	r24, 0x00	; 0
    5cfa:	48 07       	cpc	r20, r24
    5cfc:	80 e4       	ldi	r24, 0x40	; 64
    5cfe:	58 07       	cpc	r21, r24
    5d00:	58 f3       	brcs	.-42     	; 0x5cd8 <__unpack_f+0x66>
    5d02:	14 96       	adiw	r26, 0x04	; 4
    5d04:	2d 93       	st	X+, r18
    5d06:	3d 93       	st	X+, r19
    5d08:	4d 93       	st	X+, r20
    5d0a:	5c 93       	st	X, r21
    5d0c:	17 97       	sbiw	r26, 0x07	; 7
    5d0e:	08 95       	ret
    5d10:	2f 3f       	cpi	r18, 0xFF	; 255
    5d12:	31 05       	cpc	r19, r1
    5d14:	79 f4       	brne	.+30     	; 0x5d34 <__unpack_f+0xc2>
    5d16:	41 15       	cp	r20, r1
    5d18:	51 05       	cpc	r21, r1
    5d1a:	61 05       	cpc	r22, r1
    5d1c:	71 05       	cpc	r23, r1
    5d1e:	19 f4       	brne	.+6      	; 0x5d26 <__unpack_f+0xb4>
    5d20:	84 e0       	ldi	r24, 0x04	; 4
    5d22:	8c 93       	st	X, r24
    5d24:	08 95       	ret
    5d26:	64 ff       	sbrs	r22, 4
    5d28:	03 c0       	rjmp	.+6      	; 0x5d30 <__unpack_f+0xbe>
    5d2a:	81 e0       	ldi	r24, 0x01	; 1
    5d2c:	8c 93       	st	X, r24
    5d2e:	12 c0       	rjmp	.+36     	; 0x5d54 <__unpack_f+0xe2>
    5d30:	1c 92       	st	X, r1
    5d32:	10 c0       	rjmp	.+32     	; 0x5d54 <__unpack_f+0xe2>
    5d34:	2f 57       	subi	r18, 0x7F	; 127
    5d36:	30 40       	sbci	r19, 0x00	; 0
    5d38:	13 96       	adiw	r26, 0x03	; 3
    5d3a:	3c 93       	st	X, r19
    5d3c:	2e 93       	st	-X, r18
    5d3e:	12 97       	sbiw	r26, 0x02	; 2
    5d40:	83 e0       	ldi	r24, 0x03	; 3
    5d42:	8c 93       	st	X, r24
    5d44:	87 e0       	ldi	r24, 0x07	; 7
    5d46:	44 0f       	add	r20, r20
    5d48:	55 1f       	adc	r21, r21
    5d4a:	66 1f       	adc	r22, r22
    5d4c:	77 1f       	adc	r23, r23
    5d4e:	8a 95       	dec	r24
    5d50:	d1 f7       	brne	.-12     	; 0x5d46 <__unpack_f+0xd4>
    5d52:	70 64       	ori	r23, 0x40	; 64
    5d54:	14 96       	adiw	r26, 0x04	; 4
    5d56:	4d 93       	st	X+, r20
    5d58:	5d 93       	st	X+, r21
    5d5a:	6d 93       	st	X+, r22
    5d5c:	7c 93       	st	X, r23
    5d5e:	17 97       	sbiw	r26, 0x07	; 7
    5d60:	08 95       	ret

00005d62 <__mulsi3>:
    5d62:	62 9f       	mul	r22, r18
    5d64:	d0 01       	movw	r26, r0
    5d66:	73 9f       	mul	r23, r19
    5d68:	f0 01       	movw	r30, r0
    5d6a:	82 9f       	mul	r24, r18
    5d6c:	e0 0d       	add	r30, r0
    5d6e:	f1 1d       	adc	r31, r1
    5d70:	64 9f       	mul	r22, r20
    5d72:	e0 0d       	add	r30, r0
    5d74:	f1 1d       	adc	r31, r1
    5d76:	92 9f       	mul	r25, r18
    5d78:	f0 0d       	add	r31, r0
    5d7a:	83 9f       	mul	r24, r19
    5d7c:	f0 0d       	add	r31, r0
    5d7e:	74 9f       	mul	r23, r20
    5d80:	f0 0d       	add	r31, r0
    5d82:	65 9f       	mul	r22, r21
    5d84:	f0 0d       	add	r31, r0
    5d86:	99 27       	eor	r25, r25
    5d88:	72 9f       	mul	r23, r18
    5d8a:	b0 0d       	add	r27, r0
    5d8c:	e1 1d       	adc	r30, r1
    5d8e:	f9 1f       	adc	r31, r25
    5d90:	63 9f       	mul	r22, r19
    5d92:	b0 0d       	add	r27, r0
    5d94:	e1 1d       	adc	r30, r1
    5d96:	f9 1f       	adc	r31, r25
    5d98:	bd 01       	movw	r22, r26
    5d9a:	cf 01       	movw	r24, r30
    5d9c:	11 24       	eor	r1, r1
    5d9e:	08 95       	ret

00005da0 <__udivmodhi4>:
    5da0:	aa 1b       	sub	r26, r26
    5da2:	bb 1b       	sub	r27, r27
    5da4:	51 e1       	ldi	r21, 0x11	; 17
    5da6:	07 c0       	rjmp	.+14     	; 0x5db6 <__udivmodhi4_ep>

00005da8 <__udivmodhi4_loop>:
    5da8:	aa 1f       	adc	r26, r26
    5daa:	bb 1f       	adc	r27, r27
    5dac:	a6 17       	cp	r26, r22
    5dae:	b7 07       	cpc	r27, r23
    5db0:	10 f0       	brcs	.+4      	; 0x5db6 <__udivmodhi4_ep>
    5db2:	a6 1b       	sub	r26, r22
    5db4:	b7 0b       	sbc	r27, r23

00005db6 <__udivmodhi4_ep>:
    5db6:	88 1f       	adc	r24, r24
    5db8:	99 1f       	adc	r25, r25
    5dba:	5a 95       	dec	r21
    5dbc:	a9 f7       	brne	.-22     	; 0x5da8 <__udivmodhi4_loop>
    5dbe:	80 95       	com	r24
    5dc0:	90 95       	com	r25
    5dc2:	bc 01       	movw	r22, r24
    5dc4:	cd 01       	movw	r24, r26
    5dc6:	08 95       	ret

00005dc8 <__divmodhi4>:
    5dc8:	97 fb       	bst	r25, 7
    5dca:	09 2e       	mov	r0, r25
    5dcc:	07 26       	eor	r0, r23
    5dce:	0a d0       	rcall	.+20     	; 0x5de4 <__divmodhi4_neg1>
    5dd0:	77 fd       	sbrc	r23, 7
    5dd2:	04 d0       	rcall	.+8      	; 0x5ddc <__divmodhi4_neg2>
    5dd4:	e5 df       	rcall	.-54     	; 0x5da0 <__udivmodhi4>
    5dd6:	06 d0       	rcall	.+12     	; 0x5de4 <__divmodhi4_neg1>
    5dd8:	00 20       	and	r0, r0
    5dda:	1a f4       	brpl	.+6      	; 0x5de2 <__divmodhi4_exit>

00005ddc <__divmodhi4_neg2>:
    5ddc:	70 95       	com	r23
    5dde:	61 95       	neg	r22
    5de0:	7f 4f       	sbci	r23, 0xFF	; 255

00005de2 <__divmodhi4_exit>:
    5de2:	08 95       	ret

00005de4 <__divmodhi4_neg1>:
    5de4:	f6 f7       	brtc	.-4      	; 0x5de2 <__divmodhi4_exit>
    5de6:	90 95       	com	r25
    5de8:	81 95       	neg	r24
    5dea:	9f 4f       	sbci	r25, 0xFF	; 255
    5dec:	08 95       	ret

00005dee <__divmodsi4>:
    5dee:	97 fb       	bst	r25, 7
    5df0:	09 2e       	mov	r0, r25
    5df2:	05 26       	eor	r0, r21
    5df4:	0e d0       	rcall	.+28     	; 0x5e12 <__divmodsi4_neg1>
    5df6:	57 fd       	sbrc	r21, 7
    5df8:	04 d0       	rcall	.+8      	; 0x5e02 <__divmodsi4_neg2>
    5dfa:	14 d0       	rcall	.+40     	; 0x5e24 <__udivmodsi4>
    5dfc:	0a d0       	rcall	.+20     	; 0x5e12 <__divmodsi4_neg1>
    5dfe:	00 1c       	adc	r0, r0
    5e00:	38 f4       	brcc	.+14     	; 0x5e10 <__divmodsi4_exit>

00005e02 <__divmodsi4_neg2>:
    5e02:	50 95       	com	r21
    5e04:	40 95       	com	r20
    5e06:	30 95       	com	r19
    5e08:	21 95       	neg	r18
    5e0a:	3f 4f       	sbci	r19, 0xFF	; 255
    5e0c:	4f 4f       	sbci	r20, 0xFF	; 255
    5e0e:	5f 4f       	sbci	r21, 0xFF	; 255

00005e10 <__divmodsi4_exit>:
    5e10:	08 95       	ret

00005e12 <__divmodsi4_neg1>:
    5e12:	f6 f7       	brtc	.-4      	; 0x5e10 <__divmodsi4_exit>
    5e14:	90 95       	com	r25
    5e16:	80 95       	com	r24
    5e18:	70 95       	com	r23
    5e1a:	61 95       	neg	r22
    5e1c:	7f 4f       	sbci	r23, 0xFF	; 255
    5e1e:	8f 4f       	sbci	r24, 0xFF	; 255
    5e20:	9f 4f       	sbci	r25, 0xFF	; 255
    5e22:	08 95       	ret

00005e24 <__udivmodsi4>:
    5e24:	a1 e2       	ldi	r26, 0x21	; 33
    5e26:	1a 2e       	mov	r1, r26
    5e28:	aa 1b       	sub	r26, r26
    5e2a:	bb 1b       	sub	r27, r27
    5e2c:	fd 01       	movw	r30, r26
    5e2e:	0d c0       	rjmp	.+26     	; 0x5e4a <__udivmodsi4_ep>

00005e30 <__udivmodsi4_loop>:
    5e30:	aa 1f       	adc	r26, r26
    5e32:	bb 1f       	adc	r27, r27
    5e34:	ee 1f       	adc	r30, r30
    5e36:	ff 1f       	adc	r31, r31
    5e38:	a2 17       	cp	r26, r18
    5e3a:	b3 07       	cpc	r27, r19
    5e3c:	e4 07       	cpc	r30, r20
    5e3e:	f5 07       	cpc	r31, r21
    5e40:	20 f0       	brcs	.+8      	; 0x5e4a <__udivmodsi4_ep>
    5e42:	a2 1b       	sub	r26, r18
    5e44:	b3 0b       	sbc	r27, r19
    5e46:	e4 0b       	sbc	r30, r20
    5e48:	f5 0b       	sbc	r31, r21

00005e4a <__udivmodsi4_ep>:
    5e4a:	66 1f       	adc	r22, r22
    5e4c:	77 1f       	adc	r23, r23
    5e4e:	88 1f       	adc	r24, r24
    5e50:	99 1f       	adc	r25, r25
    5e52:	1a 94       	dec	r1
    5e54:	69 f7       	brne	.-38     	; 0x5e30 <__udivmodsi4_loop>
    5e56:	60 95       	com	r22
    5e58:	70 95       	com	r23
    5e5a:	80 95       	com	r24
    5e5c:	90 95       	com	r25
    5e5e:	9b 01       	movw	r18, r22
    5e60:	ac 01       	movw	r20, r24
    5e62:	bd 01       	movw	r22, r26
    5e64:	cf 01       	movw	r24, r30
    5e66:	08 95       	ret

00005e68 <__prologue_saves__>:
    5e68:	2f 92       	push	r2
    5e6a:	3f 92       	push	r3
    5e6c:	4f 92       	push	r4
    5e6e:	5f 92       	push	r5
    5e70:	6f 92       	push	r6
    5e72:	7f 92       	push	r7
    5e74:	8f 92       	push	r8
    5e76:	9f 92       	push	r9
    5e78:	af 92       	push	r10
    5e7a:	bf 92       	push	r11
    5e7c:	cf 92       	push	r12
    5e7e:	df 92       	push	r13
    5e80:	ef 92       	push	r14
    5e82:	ff 92       	push	r15
    5e84:	0f 93       	push	r16
    5e86:	1f 93       	push	r17
    5e88:	cf 93       	push	r28
    5e8a:	df 93       	push	r29
    5e8c:	cd b7       	in	r28, 0x3d	; 61
    5e8e:	de b7       	in	r29, 0x3e	; 62
    5e90:	ca 1b       	sub	r28, r26
    5e92:	db 0b       	sbc	r29, r27
    5e94:	0f b6       	in	r0, 0x3f	; 63
    5e96:	f8 94       	cli
    5e98:	de bf       	out	0x3e, r29	; 62
    5e9a:	0f be       	out	0x3f, r0	; 63
    5e9c:	cd bf       	out	0x3d, r28	; 61
    5e9e:	19 94       	eijmp

00005ea0 <__epilogue_restores__>:
    5ea0:	2a 88       	ldd	r2, Y+18	; 0x12
    5ea2:	39 88       	ldd	r3, Y+17	; 0x11
    5ea4:	48 88       	ldd	r4, Y+16	; 0x10
    5ea6:	5f 84       	ldd	r5, Y+15	; 0x0f
    5ea8:	6e 84       	ldd	r6, Y+14	; 0x0e
    5eaa:	7d 84       	ldd	r7, Y+13	; 0x0d
    5eac:	8c 84       	ldd	r8, Y+12	; 0x0c
    5eae:	9b 84       	ldd	r9, Y+11	; 0x0b
    5eb0:	aa 84       	ldd	r10, Y+10	; 0x0a
    5eb2:	b9 84       	ldd	r11, Y+9	; 0x09
    5eb4:	c8 84       	ldd	r12, Y+8	; 0x08
    5eb6:	df 80       	ldd	r13, Y+7	; 0x07
    5eb8:	ee 80       	ldd	r14, Y+6	; 0x06
    5eba:	fd 80       	ldd	r15, Y+5	; 0x05
    5ebc:	0c 81       	ldd	r16, Y+4	; 0x04
    5ebe:	1b 81       	ldd	r17, Y+3	; 0x03
    5ec0:	aa 81       	ldd	r26, Y+2	; 0x02
    5ec2:	b9 81       	ldd	r27, Y+1	; 0x01
    5ec4:	ce 0f       	add	r28, r30
    5ec6:	d1 1d       	adc	r29, r1
    5ec8:	0f b6       	in	r0, 0x3f	; 63
    5eca:	f8 94       	cli
    5ecc:	de bf       	out	0x3e, r29	; 62
    5ece:	0f be       	out	0x3f, r0	; 63
    5ed0:	cd bf       	out	0x3d, r28	; 61
    5ed2:	ed 01       	movw	r28, r26
    5ed4:	08 95       	ret

00005ed6 <do_rand>:
    5ed6:	af 92       	push	r10
    5ed8:	bf 92       	push	r11
    5eda:	cf 92       	push	r12
    5edc:	df 92       	push	r13
    5ede:	ef 92       	push	r14
    5ee0:	ff 92       	push	r15
    5ee2:	0f 93       	push	r16
    5ee4:	1f 93       	push	r17
    5ee6:	cf 93       	push	r28
    5ee8:	df 93       	push	r29
    5eea:	ec 01       	movw	r28, r24
    5eec:	a8 80       	ld	r10, Y
    5eee:	b9 80       	ldd	r11, Y+1	; 0x01
    5ef0:	ca 80       	ldd	r12, Y+2	; 0x02
    5ef2:	db 80       	ldd	r13, Y+3	; 0x03
    5ef4:	a1 14       	cp	r10, r1
    5ef6:	b1 04       	cpc	r11, r1
    5ef8:	c1 04       	cpc	r12, r1
    5efa:	d1 04       	cpc	r13, r1
    5efc:	41 f4       	brne	.+16     	; 0x5f0e <do_rand+0x38>
    5efe:	84 e2       	ldi	r24, 0x24	; 36
    5f00:	a8 2e       	mov	r10, r24
    5f02:	89 ed       	ldi	r24, 0xD9	; 217
    5f04:	b8 2e       	mov	r11, r24
    5f06:	8b e5       	ldi	r24, 0x5B	; 91
    5f08:	c8 2e       	mov	r12, r24
    5f0a:	87 e0       	ldi	r24, 0x07	; 7
    5f0c:	d8 2e       	mov	r13, r24
    5f0e:	c6 01       	movw	r24, r12
    5f10:	b5 01       	movw	r22, r10
    5f12:	2d e1       	ldi	r18, 0x1D	; 29
    5f14:	33 ef       	ldi	r19, 0xF3	; 243
    5f16:	41 e0       	ldi	r20, 0x01	; 1
    5f18:	50 e0       	ldi	r21, 0x00	; 0
    5f1a:	0e 94 f7 2e 	call	0x5dee	; 0x5dee <__divmodsi4>
    5f1e:	27 ea       	ldi	r18, 0xA7	; 167
    5f20:	31 e4       	ldi	r19, 0x41	; 65
    5f22:	40 e0       	ldi	r20, 0x00	; 0
    5f24:	50 e0       	ldi	r21, 0x00	; 0
    5f26:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
    5f2a:	7b 01       	movw	r14, r22
    5f2c:	8c 01       	movw	r16, r24
    5f2e:	c6 01       	movw	r24, r12
    5f30:	b5 01       	movw	r22, r10
    5f32:	2d e1       	ldi	r18, 0x1D	; 29
    5f34:	33 ef       	ldi	r19, 0xF3	; 243
    5f36:	41 e0       	ldi	r20, 0x01	; 1
    5f38:	50 e0       	ldi	r21, 0x00	; 0
    5f3a:	0e 94 f7 2e 	call	0x5dee	; 0x5dee <__divmodsi4>
    5f3e:	ca 01       	movw	r24, r20
    5f40:	b9 01       	movw	r22, r18
    5f42:	2c ee       	ldi	r18, 0xEC	; 236
    5f44:	34 ef       	ldi	r19, 0xF4	; 244
    5f46:	4f ef       	ldi	r20, 0xFF	; 255
    5f48:	5f ef       	ldi	r21, 0xFF	; 255
    5f4a:	0e 94 b1 2e 	call	0x5d62	; 0x5d62 <__mulsi3>
    5f4e:	6e 0d       	add	r22, r14
    5f50:	7f 1d       	adc	r23, r15
    5f52:	80 1f       	adc	r24, r16
    5f54:	91 1f       	adc	r25, r17
    5f56:	97 ff       	sbrs	r25, 7
    5f58:	04 c0       	rjmp	.+8      	; 0x5f62 <do_rand+0x8c>
    5f5a:	61 50       	subi	r22, 0x01	; 1
    5f5c:	70 40       	sbci	r23, 0x00	; 0
    5f5e:	80 40       	sbci	r24, 0x00	; 0
    5f60:	90 48       	sbci	r25, 0x80	; 128
    5f62:	68 83       	st	Y, r22
    5f64:	79 83       	std	Y+1, r23	; 0x01
    5f66:	8a 83       	std	Y+2, r24	; 0x02
    5f68:	9b 83       	std	Y+3, r25	; 0x03
    5f6a:	9b 01       	movw	r18, r22
    5f6c:	3f 77       	andi	r19, 0x7F	; 127
    5f6e:	c9 01       	movw	r24, r18
    5f70:	df 91       	pop	r29
    5f72:	cf 91       	pop	r28
    5f74:	1f 91       	pop	r17
    5f76:	0f 91       	pop	r16
    5f78:	ff 90       	pop	r15
    5f7a:	ef 90       	pop	r14
    5f7c:	df 90       	pop	r13
    5f7e:	cf 90       	pop	r12
    5f80:	bf 90       	pop	r11
    5f82:	af 90       	pop	r10
    5f84:	08 95       	ret

00005f86 <rand_r>:
    5f86:	0e 94 6b 2f 	call	0x5ed6	; 0x5ed6 <do_rand>
    5f8a:	08 95       	ret

00005f8c <rand>:
    5f8c:	81 e4       	ldi	r24, 0x41	; 65
    5f8e:	93 e0       	ldi	r25, 0x03	; 3
    5f90:	0e 94 6b 2f 	call	0x5ed6	; 0x5ed6 <do_rand>
    5f94:	08 95       	ret

00005f96 <srand>:
    5f96:	a0 e0       	ldi	r26, 0x00	; 0
    5f98:	b0 e0       	ldi	r27, 0x00	; 0
    5f9a:	80 93 41 03 	sts	0x0341, r24
    5f9e:	90 93 42 03 	sts	0x0342, r25
    5fa2:	a0 93 43 03 	sts	0x0343, r26
    5fa6:	b0 93 44 03 	sts	0x0344, r27
    5faa:	08 95       	ret

00005fac <memset>:
    5fac:	dc 01       	movw	r26, r24
    5fae:	01 c0       	rjmp	.+2      	; 0x5fb2 <memset+0x6>
    5fb0:	6d 93       	st	X+, r22
    5fb2:	41 50       	subi	r20, 0x01	; 1
    5fb4:	50 40       	sbci	r21, 0x00	; 0
    5fb6:	e0 f7       	brcc	.-8      	; 0x5fb0 <memset+0x4>
    5fb8:	08 95       	ret
    5fba:	f5 d0       	rcall	.+490    	; 0x61a6 <__fp_pscA>
    5fbc:	58 f0       	brcs	.+22     	; 0x5fd4 <memset+0x28>
    5fbe:	80 e8       	ldi	r24, 0x80	; 128
    5fc0:	91 e0       	ldi	r25, 0x01	; 1
    5fc2:	09 f4       	brne	.+2      	; 0x5fc6 <memset+0x1a>
    5fc4:	9e ef       	ldi	r25, 0xFE	; 254
    5fc6:	f6 d0       	rcall	.+492    	; 0x61b4 <__fp_pscB>
    5fc8:	28 f0       	brcs	.+10     	; 0x5fd4 <memset+0x28>
    5fca:	40 e8       	ldi	r20, 0x80	; 128
    5fcc:	51 e0       	ldi	r21, 0x01	; 1
    5fce:	59 f4       	brne	.+22     	; 0x5fe6 <atan2+0xe>
    5fd0:	5e ef       	ldi	r21, 0xFE	; 254
    5fd2:	09 c0       	rjmp	.+18     	; 0x5fe6 <atan2+0xe>
    5fd4:	c0 c0       	rjmp	.+384    	; 0x6156 <__fp_nan>
    5fd6:	28 c1       	rjmp	.+592    	; 0x6228 <__fp_zero>

00005fd8 <atan2>:
    5fd8:	e9 2f       	mov	r30, r25
    5fda:	e0 78       	andi	r30, 0x80	; 128
    5fdc:	03 d1       	rcall	.+518    	; 0x61e4 <__fp_split3>
    5fde:	68 f3       	brcs	.-38     	; 0x5fba <memset+0xe>
    5fe0:	09 2e       	mov	r0, r25
    5fe2:	05 2a       	or	r0, r21
    5fe4:	c1 f3       	breq	.-16     	; 0x5fd6 <memset+0x2a>
    5fe6:	26 17       	cp	r18, r22
    5fe8:	37 07       	cpc	r19, r23
    5fea:	48 07       	cpc	r20, r24
    5fec:	59 07       	cpc	r21, r25
    5fee:	38 f0       	brcs	.+14     	; 0x5ffe <atan2+0x26>
    5ff0:	0e 2e       	mov	r0, r30
    5ff2:	07 f8       	bld	r0, 7
    5ff4:	e0 25       	eor	r30, r0
    5ff6:	69 f0       	breq	.+26     	; 0x6012 <atan2+0x3a>
    5ff8:	e0 25       	eor	r30, r0
    5ffa:	e0 64       	ori	r30, 0x40	; 64
    5ffc:	0a c0       	rjmp	.+20     	; 0x6012 <atan2+0x3a>
    5ffe:	ef 63       	ori	r30, 0x3F	; 63
    6000:	07 f8       	bld	r0, 7
    6002:	00 94       	com	r0
    6004:	07 fa       	bst	r0, 7
    6006:	db 01       	movw	r26, r22
    6008:	b9 01       	movw	r22, r18
    600a:	9d 01       	movw	r18, r26
    600c:	dc 01       	movw	r26, r24
    600e:	ca 01       	movw	r24, r20
    6010:	ad 01       	movw	r20, r26
    6012:	ef 93       	push	r30
    6014:	41 d0       	rcall	.+130    	; 0x6098 <__divsf3_pse>
    6016:	d5 d0       	rcall	.+426    	; 0x61c2 <__fp_round>
    6018:	0a d0       	rcall	.+20     	; 0x602e <atan>
    601a:	5f 91       	pop	r21
    601c:	55 23       	and	r21, r21
    601e:	31 f0       	breq	.+12     	; 0x602c <atan2+0x54>
    6020:	2b ed       	ldi	r18, 0xDB	; 219
    6022:	3f e0       	ldi	r19, 0x0F	; 15
    6024:	49 e4       	ldi	r20, 0x49	; 73
    6026:	50 fd       	sbrc	r21, 0
    6028:	49 ec       	ldi	r20, 0xC9	; 201
    602a:	8d c1       	rjmp	.+794    	; 0x6346 <__addsf3>
    602c:	08 95       	ret

0000602e <atan>:
    602e:	df 93       	push	r29
    6030:	dd 27       	eor	r29, r29
    6032:	b9 2f       	mov	r27, r25
    6034:	bf 77       	andi	r27, 0x7F	; 127
    6036:	40 e8       	ldi	r20, 0x80	; 128
    6038:	5f e3       	ldi	r21, 0x3F	; 63
    603a:	16 16       	cp	r1, r22
    603c:	17 06       	cpc	r1, r23
    603e:	48 07       	cpc	r20, r24
    6040:	5b 07       	cpc	r21, r27
    6042:	10 f4       	brcc	.+4      	; 0x6048 <atan+0x1a>
    6044:	d9 2f       	mov	r29, r25
    6046:	f7 d0       	rcall	.+494    	; 0x6236 <inverse>
    6048:	9f 93       	push	r25
    604a:	8f 93       	push	r24
    604c:	7f 93       	push	r23
    604e:	6f 93       	push	r22
    6050:	5a d1       	rcall	.+692    	; 0x6306 <square>
    6052:	ee e4       	ldi	r30, 0x4E	; 78
    6054:	f1 e0       	ldi	r31, 0x01	; 1
    6056:	82 d0       	rcall	.+260    	; 0x615c <__fp_powser>
    6058:	b4 d0       	rcall	.+360    	; 0x61c2 <__fp_round>
    605a:	2f 91       	pop	r18
    605c:	3f 91       	pop	r19
    605e:	4f 91       	pop	r20
    6060:	5f 91       	pop	r21
    6062:	fa d0       	rcall	.+500    	; 0x6258 <__mulsf3x>
    6064:	dd 23       	and	r29, r29
    6066:	49 f0       	breq	.+18     	; 0x607a <atan+0x4c>
    6068:	90 58       	subi	r25, 0x80	; 128
    606a:	a2 ea       	ldi	r26, 0xA2	; 162
    606c:	2a ed       	ldi	r18, 0xDA	; 218
    606e:	3f e0       	ldi	r19, 0x0F	; 15
    6070:	49 ec       	ldi	r20, 0xC9	; 201
    6072:	5f e3       	ldi	r21, 0x3F	; 63
    6074:	d0 78       	andi	r29, 0x80	; 128
    6076:	5d 27       	eor	r21, r29
    6078:	77 d1       	rcall	.+750    	; 0x6368 <__addsf3x>
    607a:	df 91       	pop	r29
    607c:	a2 c0       	rjmp	.+324    	; 0x61c2 <__fp_round>
    607e:	9a d0       	rcall	.+308    	; 0x61b4 <__fp_pscB>
    6080:	40 f0       	brcs	.+16     	; 0x6092 <atan+0x64>
    6082:	91 d0       	rcall	.+290    	; 0x61a6 <__fp_pscA>
    6084:	30 f0       	brcs	.+12     	; 0x6092 <atan+0x64>
    6086:	21 f4       	brne	.+8      	; 0x6090 <atan+0x62>
    6088:	5f 3f       	cpi	r21, 0xFF	; 255
    608a:	19 f0       	breq	.+6      	; 0x6092 <atan+0x64>
    608c:	5e c0       	rjmp	.+188    	; 0x614a <__fp_inf>
    608e:	51 11       	cpse	r21, r1
    6090:	cc c0       	rjmp	.+408    	; 0x622a <__fp_szero>
    6092:	61 c0       	rjmp	.+194    	; 0x6156 <__fp_nan>

00006094 <__divsf3x>:
    6094:	a7 d0       	rcall	.+334    	; 0x61e4 <__fp_split3>
    6096:	98 f3       	brcs	.-26     	; 0x607e <atan+0x50>

00006098 <__divsf3_pse>:
    6098:	99 23       	and	r25, r25
    609a:	c9 f3       	breq	.-14     	; 0x608e <atan+0x60>
    609c:	55 23       	and	r21, r21
    609e:	b1 f3       	breq	.-20     	; 0x608c <atan+0x5e>
    60a0:	95 1b       	sub	r25, r21
    60a2:	55 0b       	sbc	r21, r21
    60a4:	bb 27       	eor	r27, r27
    60a6:	aa 27       	eor	r26, r26
    60a8:	62 17       	cp	r22, r18
    60aa:	73 07       	cpc	r23, r19
    60ac:	84 07       	cpc	r24, r20
    60ae:	38 f0       	brcs	.+14     	; 0x60be <__divsf3_pse+0x26>
    60b0:	9f 5f       	subi	r25, 0xFF	; 255
    60b2:	5f 4f       	sbci	r21, 0xFF	; 255
    60b4:	22 0f       	add	r18, r18
    60b6:	33 1f       	adc	r19, r19
    60b8:	44 1f       	adc	r20, r20
    60ba:	aa 1f       	adc	r26, r26
    60bc:	a9 f3       	breq	.-22     	; 0x60a8 <__divsf3_pse+0x10>
    60be:	33 d0       	rcall	.+102    	; 0x6126 <__divsf3_pse+0x8e>
    60c0:	0e 2e       	mov	r0, r30
    60c2:	3a f0       	brmi	.+14     	; 0x60d2 <__divsf3_pse+0x3a>
    60c4:	e0 e8       	ldi	r30, 0x80	; 128
    60c6:	30 d0       	rcall	.+96     	; 0x6128 <__divsf3_pse+0x90>
    60c8:	91 50       	subi	r25, 0x01	; 1
    60ca:	50 40       	sbci	r21, 0x00	; 0
    60cc:	e6 95       	lsr	r30
    60ce:	00 1c       	adc	r0, r0
    60d0:	ca f7       	brpl	.-14     	; 0x60c4 <__divsf3_pse+0x2c>
    60d2:	29 d0       	rcall	.+82     	; 0x6126 <__divsf3_pse+0x8e>
    60d4:	fe 2f       	mov	r31, r30
    60d6:	27 d0       	rcall	.+78     	; 0x6126 <__divsf3_pse+0x8e>
    60d8:	66 0f       	add	r22, r22
    60da:	77 1f       	adc	r23, r23
    60dc:	88 1f       	adc	r24, r24
    60de:	bb 1f       	adc	r27, r27
    60e0:	26 17       	cp	r18, r22
    60e2:	37 07       	cpc	r19, r23
    60e4:	48 07       	cpc	r20, r24
    60e6:	ab 07       	cpc	r26, r27
    60e8:	b0 e8       	ldi	r27, 0x80	; 128
    60ea:	09 f0       	breq	.+2      	; 0x60ee <__divsf3_pse+0x56>
    60ec:	bb 0b       	sbc	r27, r27
    60ee:	80 2d       	mov	r24, r0
    60f0:	bf 01       	movw	r22, r30
    60f2:	ff 27       	eor	r31, r31
    60f4:	93 58       	subi	r25, 0x83	; 131
    60f6:	5f 4f       	sbci	r21, 0xFF	; 255
    60f8:	2a f0       	brmi	.+10     	; 0x6104 <__divsf3_pse+0x6c>
    60fa:	9e 3f       	cpi	r25, 0xFE	; 254
    60fc:	51 05       	cpc	r21, r1
    60fe:	68 f0       	brcs	.+26     	; 0x611a <__divsf3_pse+0x82>
    6100:	24 c0       	rjmp	.+72     	; 0x614a <__fp_inf>
    6102:	93 c0       	rjmp	.+294    	; 0x622a <__fp_szero>
    6104:	5f 3f       	cpi	r21, 0xFF	; 255
    6106:	ec f3       	brlt	.-6      	; 0x6102 <__divsf3_pse+0x6a>
    6108:	98 3e       	cpi	r25, 0xE8	; 232
    610a:	dc f3       	brlt	.-10     	; 0x6102 <__divsf3_pse+0x6a>
    610c:	86 95       	lsr	r24
    610e:	77 95       	ror	r23
    6110:	67 95       	ror	r22
    6112:	b7 95       	ror	r27
    6114:	f7 95       	ror	r31
    6116:	9f 5f       	subi	r25, 0xFF	; 255
    6118:	c9 f7       	brne	.-14     	; 0x610c <__divsf3_pse+0x74>
    611a:	88 0f       	add	r24, r24
    611c:	91 1d       	adc	r25, r1
    611e:	96 95       	lsr	r25
    6120:	87 95       	ror	r24
    6122:	97 f9       	bld	r25, 7
    6124:	08 95       	ret
    6126:	e1 e0       	ldi	r30, 0x01	; 1
    6128:	66 0f       	add	r22, r22
    612a:	77 1f       	adc	r23, r23
    612c:	88 1f       	adc	r24, r24
    612e:	bb 1f       	adc	r27, r27
    6130:	62 17       	cp	r22, r18
    6132:	73 07       	cpc	r23, r19
    6134:	84 07       	cpc	r24, r20
    6136:	ba 07       	cpc	r27, r26
    6138:	20 f0       	brcs	.+8      	; 0x6142 <__divsf3_pse+0xaa>
    613a:	62 1b       	sub	r22, r18
    613c:	73 0b       	sbc	r23, r19
    613e:	84 0b       	sbc	r24, r20
    6140:	ba 0b       	sbc	r27, r26
    6142:	ee 1f       	adc	r30, r30
    6144:	88 f7       	brcc	.-30     	; 0x6128 <__divsf3_pse+0x90>
    6146:	e0 95       	com	r30
    6148:	08 95       	ret

0000614a <__fp_inf>:
    614a:	97 f9       	bld	r25, 7
    614c:	9f 67       	ori	r25, 0x7F	; 127
    614e:	80 e8       	ldi	r24, 0x80	; 128
    6150:	70 e0       	ldi	r23, 0x00	; 0
    6152:	60 e0       	ldi	r22, 0x00	; 0
    6154:	08 95       	ret

00006156 <__fp_nan>:
    6156:	9f ef       	ldi	r25, 0xFF	; 255
    6158:	80 ec       	ldi	r24, 0xC0	; 192
    615a:	08 95       	ret

0000615c <__fp_powser>:
    615c:	df 93       	push	r29
    615e:	cf 93       	push	r28
    6160:	1f 93       	push	r17
    6162:	0f 93       	push	r16
    6164:	ff 92       	push	r15
    6166:	ef 92       	push	r14
    6168:	df 92       	push	r13
    616a:	7b 01       	movw	r14, r22
    616c:	8c 01       	movw	r16, r24
    616e:	68 94       	set
    6170:	05 c0       	rjmp	.+10     	; 0x617c <__fp_powser+0x20>
    6172:	da 2e       	mov	r13, r26
    6174:	ef 01       	movw	r28, r30
    6176:	70 d0       	rcall	.+224    	; 0x6258 <__mulsf3x>
    6178:	fe 01       	movw	r30, r28
    617a:	e8 94       	clt
    617c:	a5 91       	lpm	r26, Z+
    617e:	25 91       	lpm	r18, Z+
    6180:	35 91       	lpm	r19, Z+
    6182:	45 91       	lpm	r20, Z+
    6184:	55 91       	lpm	r21, Z+
    6186:	ae f3       	brts	.-22     	; 0x6172 <__fp_powser+0x16>
    6188:	ef 01       	movw	r28, r30
    618a:	ee d0       	rcall	.+476    	; 0x6368 <__addsf3x>
    618c:	fe 01       	movw	r30, r28
    618e:	97 01       	movw	r18, r14
    6190:	a8 01       	movw	r20, r16
    6192:	da 94       	dec	r13
    6194:	79 f7       	brne	.-34     	; 0x6174 <__fp_powser+0x18>
    6196:	df 90       	pop	r13
    6198:	ef 90       	pop	r14
    619a:	ff 90       	pop	r15
    619c:	0f 91       	pop	r16
    619e:	1f 91       	pop	r17
    61a0:	cf 91       	pop	r28
    61a2:	df 91       	pop	r29
    61a4:	08 95       	ret

000061a6 <__fp_pscA>:
    61a6:	00 24       	eor	r0, r0
    61a8:	0a 94       	dec	r0
    61aa:	16 16       	cp	r1, r22
    61ac:	17 06       	cpc	r1, r23
    61ae:	18 06       	cpc	r1, r24
    61b0:	09 06       	cpc	r0, r25
    61b2:	08 95       	ret

000061b4 <__fp_pscB>:
    61b4:	00 24       	eor	r0, r0
    61b6:	0a 94       	dec	r0
    61b8:	12 16       	cp	r1, r18
    61ba:	13 06       	cpc	r1, r19
    61bc:	14 06       	cpc	r1, r20
    61be:	05 06       	cpc	r0, r21
    61c0:	08 95       	ret

000061c2 <__fp_round>:
    61c2:	09 2e       	mov	r0, r25
    61c4:	03 94       	inc	r0
    61c6:	00 0c       	add	r0, r0
    61c8:	11 f4       	brne	.+4      	; 0x61ce <__fp_round+0xc>
    61ca:	88 23       	and	r24, r24
    61cc:	52 f0       	brmi	.+20     	; 0x61e2 <__fp_round+0x20>
    61ce:	bb 0f       	add	r27, r27
    61d0:	40 f4       	brcc	.+16     	; 0x61e2 <__fp_round+0x20>
    61d2:	bf 2b       	or	r27, r31
    61d4:	11 f4       	brne	.+4      	; 0x61da <__fp_round+0x18>
    61d6:	60 ff       	sbrs	r22, 0
    61d8:	04 c0       	rjmp	.+8      	; 0x61e2 <__fp_round+0x20>
    61da:	6f 5f       	subi	r22, 0xFF	; 255
    61dc:	7f 4f       	sbci	r23, 0xFF	; 255
    61de:	8f 4f       	sbci	r24, 0xFF	; 255
    61e0:	9f 4f       	sbci	r25, 0xFF	; 255
    61e2:	08 95       	ret

000061e4 <__fp_split3>:
    61e4:	57 fd       	sbrc	r21, 7
    61e6:	90 58       	subi	r25, 0x80	; 128
    61e8:	44 0f       	add	r20, r20
    61ea:	55 1f       	adc	r21, r21
    61ec:	59 f0       	breq	.+22     	; 0x6204 <__fp_splitA+0x10>
    61ee:	5f 3f       	cpi	r21, 0xFF	; 255
    61f0:	71 f0       	breq	.+28     	; 0x620e <__fp_splitA+0x1a>
    61f2:	47 95       	ror	r20

000061f4 <__fp_splitA>:
    61f4:	88 0f       	add	r24, r24
    61f6:	97 fb       	bst	r25, 7
    61f8:	99 1f       	adc	r25, r25
    61fa:	61 f0       	breq	.+24     	; 0x6214 <__fp_splitA+0x20>
    61fc:	9f 3f       	cpi	r25, 0xFF	; 255
    61fe:	79 f0       	breq	.+30     	; 0x621e <__fp_splitA+0x2a>
    6200:	87 95       	ror	r24
    6202:	08 95       	ret
    6204:	12 16       	cp	r1, r18
    6206:	13 06       	cpc	r1, r19
    6208:	14 06       	cpc	r1, r20
    620a:	55 1f       	adc	r21, r21
    620c:	f2 cf       	rjmp	.-28     	; 0x61f2 <__fp_split3+0xe>
    620e:	46 95       	lsr	r20
    6210:	f1 df       	rcall	.-30     	; 0x61f4 <__fp_splitA>
    6212:	08 c0       	rjmp	.+16     	; 0x6224 <__fp_splitA+0x30>
    6214:	16 16       	cp	r1, r22
    6216:	17 06       	cpc	r1, r23
    6218:	18 06       	cpc	r1, r24
    621a:	99 1f       	adc	r25, r25
    621c:	f1 cf       	rjmp	.-30     	; 0x6200 <__fp_splitA+0xc>
    621e:	86 95       	lsr	r24
    6220:	71 05       	cpc	r23, r1
    6222:	61 05       	cpc	r22, r1
    6224:	08 94       	sec
    6226:	08 95       	ret

00006228 <__fp_zero>:
    6228:	e8 94       	clt

0000622a <__fp_szero>:
    622a:	bb 27       	eor	r27, r27
    622c:	66 27       	eor	r22, r22
    622e:	77 27       	eor	r23, r23
    6230:	cb 01       	movw	r24, r22
    6232:	97 f9       	bld	r25, 7
    6234:	08 95       	ret

00006236 <inverse>:
    6236:	9b 01       	movw	r18, r22
    6238:	ac 01       	movw	r20, r24
    623a:	60 e0       	ldi	r22, 0x00	; 0
    623c:	70 e0       	ldi	r23, 0x00	; 0
    623e:	80 e8       	ldi	r24, 0x80	; 128
    6240:	9f e3       	ldi	r25, 0x3F	; 63
    6242:	e5 c0       	rjmp	.+458    	; 0x640e <__divsf3>
    6244:	b0 df       	rcall	.-160    	; 0x61a6 <__fp_pscA>
    6246:	28 f0       	brcs	.+10     	; 0x6252 <inverse+0x1c>
    6248:	b5 df       	rcall	.-150    	; 0x61b4 <__fp_pscB>
    624a:	18 f0       	brcs	.+6      	; 0x6252 <inverse+0x1c>
    624c:	95 23       	and	r25, r21
    624e:	09 f0       	breq	.+2      	; 0x6252 <inverse+0x1c>
    6250:	7c cf       	rjmp	.-264    	; 0x614a <__fp_inf>
    6252:	81 cf       	rjmp	.-254    	; 0x6156 <__fp_nan>
    6254:	11 24       	eor	r1, r1
    6256:	e9 cf       	rjmp	.-46     	; 0x622a <__fp_szero>

00006258 <__mulsf3x>:
    6258:	c5 df       	rcall	.-118    	; 0x61e4 <__fp_split3>
    625a:	a0 f3       	brcs	.-24     	; 0x6244 <inverse+0xe>

0000625c <__mulsf3_pse>:
    625c:	95 9f       	mul	r25, r21
    625e:	d1 f3       	breq	.-12     	; 0x6254 <inverse+0x1e>
    6260:	95 0f       	add	r25, r21
    6262:	50 e0       	ldi	r21, 0x00	; 0
    6264:	55 1f       	adc	r21, r21
    6266:	62 9f       	mul	r22, r18
    6268:	f0 01       	movw	r30, r0
    626a:	72 9f       	mul	r23, r18
    626c:	bb 27       	eor	r27, r27
    626e:	f0 0d       	add	r31, r0
    6270:	b1 1d       	adc	r27, r1
    6272:	63 9f       	mul	r22, r19
    6274:	aa 27       	eor	r26, r26
    6276:	f0 0d       	add	r31, r0
    6278:	b1 1d       	adc	r27, r1
    627a:	aa 1f       	adc	r26, r26
    627c:	64 9f       	mul	r22, r20
    627e:	66 27       	eor	r22, r22
    6280:	b0 0d       	add	r27, r0
    6282:	a1 1d       	adc	r26, r1
    6284:	66 1f       	adc	r22, r22
    6286:	82 9f       	mul	r24, r18
    6288:	22 27       	eor	r18, r18
    628a:	b0 0d       	add	r27, r0
    628c:	a1 1d       	adc	r26, r1
    628e:	62 1f       	adc	r22, r18
    6290:	73 9f       	mul	r23, r19
    6292:	b0 0d       	add	r27, r0
    6294:	a1 1d       	adc	r26, r1
    6296:	62 1f       	adc	r22, r18
    6298:	83 9f       	mul	r24, r19
    629a:	a0 0d       	add	r26, r0
    629c:	61 1d       	adc	r22, r1
    629e:	22 1f       	adc	r18, r18
    62a0:	74 9f       	mul	r23, r20
    62a2:	33 27       	eor	r19, r19
    62a4:	a0 0d       	add	r26, r0
    62a6:	61 1d       	adc	r22, r1
    62a8:	23 1f       	adc	r18, r19
    62aa:	84 9f       	mul	r24, r20
    62ac:	60 0d       	add	r22, r0
    62ae:	21 1d       	adc	r18, r1
    62b0:	82 2f       	mov	r24, r18
    62b2:	76 2f       	mov	r23, r22
    62b4:	6a 2f       	mov	r22, r26
    62b6:	11 24       	eor	r1, r1
    62b8:	9f 57       	subi	r25, 0x7F	; 127
    62ba:	50 40       	sbci	r21, 0x00	; 0
    62bc:	8a f0       	brmi	.+34     	; 0x62e0 <__mulsf3_pse+0x84>
    62be:	e1 f0       	breq	.+56     	; 0x62f8 <__mulsf3_pse+0x9c>
    62c0:	88 23       	and	r24, r24
    62c2:	4a f0       	brmi	.+18     	; 0x62d6 <__mulsf3_pse+0x7a>
    62c4:	ee 0f       	add	r30, r30
    62c6:	ff 1f       	adc	r31, r31
    62c8:	bb 1f       	adc	r27, r27
    62ca:	66 1f       	adc	r22, r22
    62cc:	77 1f       	adc	r23, r23
    62ce:	88 1f       	adc	r24, r24
    62d0:	91 50       	subi	r25, 0x01	; 1
    62d2:	50 40       	sbci	r21, 0x00	; 0
    62d4:	a9 f7       	brne	.-22     	; 0x62c0 <__mulsf3_pse+0x64>
    62d6:	9e 3f       	cpi	r25, 0xFE	; 254
    62d8:	51 05       	cpc	r21, r1
    62da:	70 f0       	brcs	.+28     	; 0x62f8 <__mulsf3_pse+0x9c>
    62dc:	36 cf       	rjmp	.-404    	; 0x614a <__fp_inf>
    62de:	a5 cf       	rjmp	.-182    	; 0x622a <__fp_szero>
    62e0:	5f 3f       	cpi	r21, 0xFF	; 255
    62e2:	ec f3       	brlt	.-6      	; 0x62de <__mulsf3_pse+0x82>
    62e4:	98 3e       	cpi	r25, 0xE8	; 232
    62e6:	dc f3       	brlt	.-10     	; 0x62de <__mulsf3_pse+0x82>
    62e8:	86 95       	lsr	r24
    62ea:	77 95       	ror	r23
    62ec:	67 95       	ror	r22
    62ee:	b7 95       	ror	r27
    62f0:	f7 95       	ror	r31
    62f2:	e7 95       	ror	r30
    62f4:	9f 5f       	subi	r25, 0xFF	; 255
    62f6:	c1 f7       	brne	.-16     	; 0x62e8 <__mulsf3_pse+0x8c>
    62f8:	fe 2b       	or	r31, r30
    62fa:	88 0f       	add	r24, r24
    62fc:	91 1d       	adc	r25, r1
    62fe:	96 95       	lsr	r25
    6300:	87 95       	ror	r24
    6302:	97 f9       	bld	r25, 7
    6304:	08 95       	ret

00006306 <square>:
    6306:	9b 01       	movw	r18, r22
    6308:	ac 01       	movw	r20, r24
    630a:	e3 c9       	rjmp	.-3130   	; 0x56d2 <__mulsf3>

0000630c <__eerd_byte_m2560>:
    630c:	f9 99       	sbic	0x1f, 1	; 31
    630e:	fe cf       	rjmp	.-4      	; 0x630c <__eerd_byte_m2560>
    6310:	92 bd       	out	0x22, r25	; 34
    6312:	81 bd       	out	0x21, r24	; 33
    6314:	f8 9a       	sbi	0x1f, 0	; 31
    6316:	99 27       	eor	r25, r25
    6318:	80 b5       	in	r24, 0x20	; 32
    631a:	08 95       	ret

0000631c <__eerd_word_m2560>:
    631c:	a8 e1       	ldi	r26, 0x18	; 24
    631e:	b0 e0       	ldi	r27, 0x00	; 0
    6320:	42 e0       	ldi	r20, 0x02	; 2
    6322:	50 e0       	ldi	r21, 0x00	; 0
    6324:	0c 94 0b 32 	jmp	0x6416	; 0x6416 <__eerd_blraw_m2560>

00006328 <__eewr_byte_m2560>:
    6328:	26 2f       	mov	r18, r22

0000632a <__eewr_r18_m2560>:
    632a:	f9 99       	sbic	0x1f, 1	; 31
    632c:	fe cf       	rjmp	.-4      	; 0x632a <__eewr_r18_m2560>
    632e:	1f ba       	out	0x1f, r1	; 31
    6330:	92 bd       	out	0x22, r25	; 34
    6332:	81 bd       	out	0x21, r24	; 33
    6334:	20 bd       	out	0x20, r18	; 32
    6336:	0f b6       	in	r0, 0x3f	; 63
    6338:	f8 94       	cli
    633a:	fa 9a       	sbi	0x1f, 2	; 31
    633c:	f9 9a       	sbi	0x1f, 1	; 31
    633e:	0f be       	out	0x3f, r0	; 63
    6340:	01 96       	adiw	r24, 0x01	; 1
    6342:	08 95       	ret

00006344 <__subsf3>:
    6344:	50 58       	subi	r21, 0x80	; 128

00006346 <__addsf3>:
    6346:	bb 27       	eor	r27, r27
    6348:	aa 27       	eor	r26, r26
    634a:	0e d0       	rcall	.+28     	; 0x6368 <__addsf3x>
    634c:	3a cf       	rjmp	.-396    	; 0x61c2 <__fp_round>
    634e:	2b df       	rcall	.-426    	; 0x61a6 <__fp_pscA>
    6350:	30 f0       	brcs	.+12     	; 0x635e <__addsf3+0x18>
    6352:	30 df       	rcall	.-416    	; 0x61b4 <__fp_pscB>
    6354:	20 f0       	brcs	.+8      	; 0x635e <__addsf3+0x18>
    6356:	31 f4       	brne	.+12     	; 0x6364 <__addsf3+0x1e>
    6358:	9f 3f       	cpi	r25, 0xFF	; 255
    635a:	11 f4       	brne	.+4      	; 0x6360 <__addsf3+0x1a>
    635c:	1e f4       	brtc	.+6      	; 0x6364 <__addsf3+0x1e>
    635e:	fb ce       	rjmp	.-522    	; 0x6156 <__fp_nan>
    6360:	0e f4       	brtc	.+2      	; 0x6364 <__addsf3+0x1e>
    6362:	e0 95       	com	r30
    6364:	e7 fb       	bst	r30, 7
    6366:	f1 ce       	rjmp	.-542    	; 0x614a <__fp_inf>

00006368 <__addsf3x>:
    6368:	e9 2f       	mov	r30, r25
    636a:	3c df       	rcall	.-392    	; 0x61e4 <__fp_split3>
    636c:	80 f3       	brcs	.-32     	; 0x634e <__addsf3+0x8>
    636e:	ba 17       	cp	r27, r26
    6370:	62 07       	cpc	r22, r18
    6372:	73 07       	cpc	r23, r19
    6374:	84 07       	cpc	r24, r20
    6376:	95 07       	cpc	r25, r21
    6378:	18 f0       	brcs	.+6      	; 0x6380 <__addsf3x+0x18>
    637a:	71 f4       	brne	.+28     	; 0x6398 <__addsf3x+0x30>
    637c:	9e f5       	brtc	.+102    	; 0x63e4 <__addsf3x+0x7c>
    637e:	54 cf       	rjmp	.-344    	; 0x6228 <__fp_zero>
    6380:	0e f4       	brtc	.+2      	; 0x6384 <__addsf3x+0x1c>
    6382:	e0 95       	com	r30
    6384:	0b 2e       	mov	r0, r27
    6386:	ba 2f       	mov	r27, r26
    6388:	a0 2d       	mov	r26, r0
    638a:	0b 01       	movw	r0, r22
    638c:	b9 01       	movw	r22, r18
    638e:	90 01       	movw	r18, r0
    6390:	0c 01       	movw	r0, r24
    6392:	ca 01       	movw	r24, r20
    6394:	a0 01       	movw	r20, r0
    6396:	11 24       	eor	r1, r1
    6398:	ff 27       	eor	r31, r31
    639a:	59 1b       	sub	r21, r25
    639c:	99 f0       	breq	.+38     	; 0x63c4 <__addsf3x+0x5c>
    639e:	59 3f       	cpi	r21, 0xF9	; 249
    63a0:	50 f4       	brcc	.+20     	; 0x63b6 <__addsf3x+0x4e>
    63a2:	50 3e       	cpi	r21, 0xE0	; 224
    63a4:	68 f1       	brcs	.+90     	; 0x6400 <__addsf3x+0x98>
    63a6:	1a 16       	cp	r1, r26
    63a8:	f0 40       	sbci	r31, 0x00	; 0
    63aa:	a2 2f       	mov	r26, r18
    63ac:	23 2f       	mov	r18, r19
    63ae:	34 2f       	mov	r19, r20
    63b0:	44 27       	eor	r20, r20
    63b2:	58 5f       	subi	r21, 0xF8	; 248
    63b4:	f3 cf       	rjmp	.-26     	; 0x639c <__addsf3x+0x34>
    63b6:	46 95       	lsr	r20
    63b8:	37 95       	ror	r19
    63ba:	27 95       	ror	r18
    63bc:	a7 95       	ror	r26
    63be:	f0 40       	sbci	r31, 0x00	; 0
    63c0:	53 95       	inc	r21
    63c2:	c9 f7       	brne	.-14     	; 0x63b6 <__addsf3x+0x4e>
    63c4:	7e f4       	brtc	.+30     	; 0x63e4 <__addsf3x+0x7c>
    63c6:	1f 16       	cp	r1, r31
    63c8:	ba 0b       	sbc	r27, r26
    63ca:	62 0b       	sbc	r22, r18
    63cc:	73 0b       	sbc	r23, r19
    63ce:	84 0b       	sbc	r24, r20
    63d0:	ba f0       	brmi	.+46     	; 0x6400 <__addsf3x+0x98>
    63d2:	91 50       	subi	r25, 0x01	; 1
    63d4:	a1 f0       	breq	.+40     	; 0x63fe <__addsf3x+0x96>
    63d6:	ff 0f       	add	r31, r31
    63d8:	bb 1f       	adc	r27, r27
    63da:	66 1f       	adc	r22, r22
    63dc:	77 1f       	adc	r23, r23
    63de:	88 1f       	adc	r24, r24
    63e0:	c2 f7       	brpl	.-16     	; 0x63d2 <__addsf3x+0x6a>
    63e2:	0e c0       	rjmp	.+28     	; 0x6400 <__addsf3x+0x98>
    63e4:	ba 0f       	add	r27, r26
    63e6:	62 1f       	adc	r22, r18
    63e8:	73 1f       	adc	r23, r19
    63ea:	84 1f       	adc	r24, r20
    63ec:	48 f4       	brcc	.+18     	; 0x6400 <__addsf3x+0x98>
    63ee:	87 95       	ror	r24
    63f0:	77 95       	ror	r23
    63f2:	67 95       	ror	r22
    63f4:	b7 95       	ror	r27
    63f6:	f7 95       	ror	r31
    63f8:	9e 3f       	cpi	r25, 0xFE	; 254
    63fa:	08 f0       	brcs	.+2      	; 0x63fe <__addsf3x+0x96>
    63fc:	b3 cf       	rjmp	.-154    	; 0x6364 <__addsf3+0x1e>
    63fe:	93 95       	inc	r25
    6400:	88 0f       	add	r24, r24
    6402:	08 f0       	brcs	.+2      	; 0x6406 <__addsf3x+0x9e>
    6404:	99 27       	eor	r25, r25
    6406:	ee 0f       	add	r30, r30
    6408:	97 95       	ror	r25
    640a:	87 95       	ror	r24
    640c:	08 95       	ret

0000640e <__divsf3>:
    640e:	42 de       	rcall	.-892    	; 0x6094 <__divsf3x>
    6410:	d8 ce       	rjmp	.-592    	; 0x61c2 <__fp_round>

00006412 <__eerd_block_m2560>:
    6412:	dc 01       	movw	r26, r24
    6414:	cb 01       	movw	r24, r22

00006416 <__eerd_blraw_m2560>:
    6416:	fc 01       	movw	r30, r24
    6418:	f9 99       	sbic	0x1f, 1	; 31
    641a:	fe cf       	rjmp	.-4      	; 0x6418 <__eerd_blraw_m2560+0x2>
    641c:	06 c0       	rjmp	.+12     	; 0x642a <__eerd_blraw_m2560+0x14>
    641e:	f2 bd       	out	0x22, r31	; 34
    6420:	e1 bd       	out	0x21, r30	; 33
    6422:	f8 9a       	sbi	0x1f, 0	; 31
    6424:	31 96       	adiw	r30, 0x01	; 1
    6426:	00 b4       	in	r0, 0x20	; 32
    6428:	0d 92       	st	X+, r0
    642a:	41 50       	subi	r20, 0x01	; 1
    642c:	50 40       	sbci	r21, 0x00	; 0
    642e:	b8 f7       	brcc	.-18     	; 0x641e <__eerd_blraw_m2560+0x8>
    6430:	08 95       	ret

00006432 <_exit>:
    6432:	f8 94       	cli

00006434 <__stop_program>:
    6434:	ff cf       	rjmp	.-2      	; 0x6434 <__stop_program>
