# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VGA_Controller_v2.srcs/sources_1/bd/VGA_Controller/ipshared/4fba" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_xlconstant_0_0/sim/H_Comps_test_xlconstant_0_0.v" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_SW_FP_0/sim/H_Comps_test_SW_FP_0.v" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_SW_FP_1/sim/H_Comps_test_SW_FP_1.v" \
"../../../../VGA_Controller_v2.ip_user_files/bd/H_Comps_test/ip/H_Comps_test_SW_FP_2/sim/H_Comps_test_SW_FP_2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
