# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART 2.0.srcs/sources_1/new/CU_A.vhd" \
"../../../../UART 2.0.srcs/sources_1/new/CU_B.vhd" \
"../../../../UART 2.0.srcs/sources_1/imports/asdi/Elaborato_Finale/6_SistemaPO_PC/6_SistemaPO_PC.srcs/sources_1/imports/new/counter_mod8.vhd" \
"../../../../UART 2.0.srcs/sources_1/imports/asdi/Elaborato_Finale/6_SistemaPO_PC/6_SistemaPO_PC.srcs/sources_1/imports/new/rom.vhd" \
"../../../../UART 2.0.srcs/sources_1/imports/Users/vince/Desktop/Magistrale/Primo Anno/Primo Semestre/Architettura dei Sistemi Digitali/Slide Nuove/interfaccia seriale/RS232RefComp.vhd" \
"../../../../UART 2.0.srcs/sources_1/new/Unita_A.vhd" \
"../../../../UART 2.0.srcs/sources_1/imports/asdi/Elaborato_Finale/6_SistemaPO_PC/6_SistemaPO_PC.srcs/sources_1/imports/new/mem.vhd" \
"../../../../UART 2.0.srcs/sources_1/new/Unita_B.vhd" \
"../../../../UART 2.0.srcs/sources_1/new/Comunicazione_Seriale.vhd" \
"../../../../UART 2.0.srcs/sim_1/new/Comunicazione_TB.vhd" \

# Do not sort compile order
nosort
