INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/cpu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/imports/Downloads/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module rd_mux
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module jump_condition
INFO: [VRFC 10-311] analyzing module r_mux
INFO: [VRFC 10-311] analyzing module imm_mux
INFO: [VRFC 10-311] analyzing module alu_mux
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wojte/Desktop/FPGA-Vivado/soft_cpu/soft_cpu.srcs/sim_1/new/tb_cpu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_module
