/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [35:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_7z ? 1'h1 : _00_;
  assign celloutsig_1_5z = celloutsig_1_4z[0] ? celloutsig_1_3z[9] : celloutsig_1_3z[2];
  assign celloutsig_0_0z = ~in_data[56];
  assign celloutsig_1_18z = ~((celloutsig_1_6z[2] | celloutsig_1_14z) & celloutsig_1_14z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z ^ celloutsig_1_15z[8]);
  reg [5:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 6'h00;
    else _07_ <= { in_data[70:67], 2'h3 };
  assign { _01_[5:3], _00_, _01_[1:0] } = _07_;
  assign celloutsig_0_6z = in_data[22:17] === { celloutsig_0_2z[7], in_data[60:58], celloutsig_0_2z[3], in_data[56] };
  assign celloutsig_1_10z = celloutsig_1_3z[11:5] === { celloutsig_1_9z[21:19], celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_8z[6:1] === { celloutsig_1_8z[5], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[92:79] < { in_data[59:47], 1'h1 };
  assign celloutsig_0_9z = celloutsig_0_4z[11:4] < { celloutsig_0_5z[6:0], celloutsig_0_0z };
  assign celloutsig_0_10z = { _01_[5:3], _00_, _01_[1:0], celloutsig_0_8z } < { celloutsig_0_2z[9:7], in_data[60:59], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_8z[3:1], celloutsig_0_12z, 1'h1, celloutsig_0_10z } < { celloutsig_0_8z[1:0], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_15z = { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[12:10], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_2z = celloutsig_1_1z[9:2] % { 1'h1, in_data[138:132] };
  assign celloutsig_1_4z = celloutsig_1_1z[9:5] % { 1'h1, celloutsig_1_3z[6:3] };
  assign celloutsig_0_4z[14:1] = _01_[3] ? in_data[81:68] : { celloutsig_0_2z[9:7], in_data[60:59], celloutsig_0_2z[9:7], in_data[60:58], celloutsig_0_2z[3], in_data[56], celloutsig_0_2z[1] };
  assign celloutsig_1_0z = in_data[184] ? in_data[158:156] : in_data[180:178];
  assign celloutsig_1_7z = celloutsig_1_0z[1] ? celloutsig_1_1z[11:8] : { in_data[110:108], celloutsig_1_5z };
  assign celloutsig_1_8z = celloutsig_1_2z[6] ? { celloutsig_1_2z[7], 1'h1, celloutsig_1_2z[5:1] } : { celloutsig_1_3z[10:7], celloutsig_1_6z };
  assign celloutsig_1_14z = in_data[123:118] != { celloutsig_1_8z[2:0], celloutsig_1_0z };
  assign celloutsig_0_5z = ~ celloutsig_0_4z[14:4];
  assign celloutsig_1_3z = ~ { in_data[133:129], celloutsig_1_2z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[6:3] >> { celloutsig_0_4z[8:6], celloutsig_0_6z };
  assign celloutsig_1_1z = { in_data[118:106], celloutsig_1_0z } >> { in_data[109:97], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z } ~^ celloutsig_0_8z[3:1];
  assign celloutsig_1_6z = celloutsig_1_0z ~^ celloutsig_1_1z[4:2];
  assign { celloutsig_0_2z[9:7], celloutsig_0_2z[3], celloutsig_0_2z[1] } = { in_data[16:14], celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[63:61], in_data[57], in_data[55] };
  assign { celloutsig_1_9z[18:16], celloutsig_1_9z[35:19] } = ~ { celloutsig_1_6z, celloutsig_1_3z[10], celloutsig_1_1z };
  assign _01_[2] = _00_;
  assign { celloutsig_0_2z[6:4], celloutsig_0_2z[2], celloutsig_0_2z[0] } = { in_data[60:58], in_data[56], 1'h1 };
  assign celloutsig_0_4z[0] = 1'h1;
  assign celloutsig_1_9z[15:0] = celloutsig_1_9z[34:19];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
