<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.03.17:33:00"
 outputDirectory="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="A5ED065BB32AE6SR0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REF_CLK_0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S0_AXIL_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S0_AXIL_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_S0_AXIL_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ref_clk_0" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk_0" direction="input" role="clk" width="1" />
  </interface>
  <interface name="core_init_n_0" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="core_init_n_0" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="usr_clk_0" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="usr_clk_0" direction="output" role="clk" width="1" />
  </interface>
  <interface name="usr_rst_n_0" kind="reset" start="1">
   <property name="associatedClock" value="usr_clk_0" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="usr_rst_n_0" direction="output" role="reset_n" width="1" />
  </interface>
  <interface name="s0_axi4" kind="axi4" start="0">
   <property name="associatedClock" value="usr_clk_0" />
   <property name="associatedReset" value="usr_rst_n_0" />
   <property name="trustzoneAware" value="true" />
   <property name="wakeupSignals" value="false" />
   <property name="uniqueIdSupport" value="false" />
   <property name="poison" value="false" />
   <property name="traceSignals" value="false" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="s0_axi4_araddr" direction="input" role="araddr" width="32" />
   <port name="s0_axi4_arburst" direction="input" role="arburst" width="2" />
   <port name="s0_axi4_arid" direction="input" role="arid" width="7" />
   <port name="s0_axi4_arlen" direction="input" role="arlen" width="8" />
   <port name="s0_axi4_arlock" direction="input" role="arlock" width="1" />
   <port name="s0_axi4_arqos" direction="input" role="arqos" width="4" />
   <port name="s0_axi4_arsize" direction="input" role="arsize" width="3" />
   <port name="s0_axi4_arvalid" direction="input" role="arvalid" width="1" />
   <port name="s0_axi4_aruser" direction="input" role="aruser" width="4" />
   <port name="s0_axi4_arprot" direction="input" role="arprot" width="3" />
   <port name="s0_axi4_awaddr" direction="input" role="awaddr" width="32" />
   <port name="s0_axi4_awburst" direction="input" role="awburst" width="2" />
   <port name="s0_axi4_awid" direction="input" role="awid" width="7" />
   <port name="s0_axi4_awlen" direction="input" role="awlen" width="8" />
   <port name="s0_axi4_awlock" direction="input" role="awlock" width="1" />
   <port name="s0_axi4_awqos" direction="input" role="awqos" width="4" />
   <port name="s0_axi4_awsize" direction="input" role="awsize" width="3" />
   <port name="s0_axi4_awvalid" direction="input" role="awvalid" width="1" />
   <port name="s0_axi4_awuser" direction="input" role="awuser" width="4" />
   <port name="s0_axi4_awprot" direction="input" role="awprot" width="3" />
   <port name="s0_axi4_bready" direction="input" role="bready" width="1" />
   <port name="s0_axi4_rready" direction="input" role="rready" width="1" />
   <port name="s0_axi4_wdata" direction="input" role="wdata" width="256" />
   <port name="s0_axi4_wstrb" direction="input" role="wstrb" width="32" />
   <port name="s0_axi4_wlast" direction="input" role="wlast" width="1" />
   <port name="s0_axi4_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s0_axi4_wuser" direction="input" role="wuser" width="64" />
   <port name="s0_axi4_ruser" direction="output" role="ruser" width="64" />
   <port name="s0_axi4_arready" direction="output" role="arready" width="1" />
   <port name="s0_axi4_awready" direction="output" role="awready" width="1" />
   <port name="s0_axi4_bid" direction="output" role="bid" width="7" />
   <port name="s0_axi4_bresp" direction="output" role="bresp" width="2" />
   <port name="s0_axi4_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s0_axi4_rdata" direction="output" role="rdata" width="256" />
   <port name="s0_axi4_rid" direction="output" role="rid" width="7" />
   <port name="s0_axi4_rlast" direction="output" role="rlast" width="1" />
   <port name="s0_axi4_rresp" direction="output" role="rresp" width="2" />
   <port name="s0_axi4_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s0_axi4_wready" direction="output" role="wready" width="1" />
  </interface>
  <interface name="mem_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mem_ck_t_0" direction="output" role="mem_ck_t" width="1" />
   <port name="mem_ck_c_0" direction="output" role="mem_ck_c" width="1" />
   <port name="mem_cke_0" direction="output" role="mem_cke" width="1" />
   <port name="mem_reset_n_0" direction="output" role="mem_reset_n" width="1" />
   <port name="mem_cs_0" direction="output" role="mem_cs" width="1" />
   <port name="mem_ca_0" direction="output" role="mem_ca" width="6" />
   <port name="mem_dq_0" direction="bidir" role="mem_dq" width="32" />
   <port name="mem_dqs_t_0" direction="bidir" role="mem_dqs_t" width="4" />
   <port name="mem_dqs_c_0" direction="bidir" role="mem_dqs_c" width="4" />
   <port name="mem_dmi_0" direction="bidir" role="mem_dmi" width="4" />
  </interface>
  <interface name="oct_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="oct_rzqin_0" direction="input" role="oct_rzqin" width="1" />
  </interface>
  <interface name="s0_axil_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="s0_axi4lite_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="s0_axil_rst_n" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="s0_axi4lite_rst_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s0_axil" kind="axi4lite" start="0">
   <property name="associatedClock" value="s0_axil_clk" />
   <property name="associatedReset" value="s0_axil_rst_n" />
   <property name="trustzoneAware" value="true" />
   <property name="wakeupSignals" value="false" />
   <property name="uniqueIdSupport" value="false" />
   <property name="poison" value="false" />
   <property name="traceSignals" value="false" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readAcceptanceCapability" value="1" />
   <property name="writeAcceptanceCapability" value="1" />
   <property name="combinedAcceptanceCapability" value="1" />
   <property name="readDataReorderingDepth" value="1" />
   <property name="bridgesToMaster" value="" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port name="s0_axi4lite_awaddr" direction="input" role="awaddr" width="32" />
   <port name="s0_axi4lite_awvalid" direction="input" role="awvalid" width="1" />
   <port
       name="s0_axi4lite_awready"
       direction="output"
       role="awready"
       width="1" />
   <port name="s0_axi4lite_wdata" direction="input" role="wdata" width="32" />
   <port name="s0_axi4lite_wstrb" direction="input" role="wstrb" width="4" />
   <port name="s0_axi4lite_wvalid" direction="input" role="wvalid" width="1" />
   <port name="s0_axi4lite_wready" direction="output" role="wready" width="1" />
   <port name="s0_axi4lite_bresp" direction="output" role="bresp" width="2" />
   <port name="s0_axi4lite_bvalid" direction="output" role="bvalid" width="1" />
   <port name="s0_axi4lite_bready" direction="input" role="bready" width="1" />
   <port name="s0_axi4lite_araddr" direction="input" role="araddr" width="32" />
   <port name="s0_axi4lite_arvalid" direction="input" role="arvalid" width="1" />
   <port
       name="s0_axi4lite_arready"
       direction="output"
       role="arready"
       width="1" />
   <port name="s0_axi4lite_rdata" direction="output" role="rdata" width="32" />
   <port name="s0_axi4lite_rresp" direction="output" role="rresp" width="2" />
   <port name="s0_axi4lite_rvalid" direction="output" role="rvalid" width="1" />
   <port name="s0_axi4lite_rready" direction="input" role="rready" width="1" />
   <port name="s0_axi4lite_awprot" direction="input" role="awprot" width="3" />
   <port name="s0_axi4lite_arprot" direction="input" role="arprot" width="3" />
  </interface>
 </perimeter>
 <entity
   kind="ed_synth_emif_ph2_inst"
   version="1.0"
   name="ed_synth_emif_ph2_inst">
  <parameter name="AUTO_S0_AXIL_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_REF_CLK_0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_S0_AXIL_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_REF_CLK_0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_REF_CLK_0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_S0_AXIL_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/synth/ed_synth_emif_ph2_inst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/synth/ed_synth_emif_ph2_inst.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_phy/emif_ph2_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_phy_arch/fp/emif_ph2_phy_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal/emif_ph2_cal_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal_arch/fp/emif_ph2_cal_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/alt_mem_if/alt_mem_if_jtag_master/alt_mem_if_jtag_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/intel_noc_initiator_fp/ip_axi4lite_injector/intel_axi4lite_injector_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="emif_ph2"
   version="6.1.0"
   name="ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi">
  <parameter name="GRP_MEM_ODT_CA_X_CS_AUTO" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="HPS_EMIF_CONFIG_AUTO" value="HPS_EMIF_DISABLED" />
  <parameter name="GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM" value="RTT_PHY_IN_50_CAL" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_ENABLE_AUTO" value="MEM_RTT_COMM_EN_TRUE" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter
     name="GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM_AUTO"
     value="RTT_PHY_OUT_40_CAL" />
  <parameter
     name="GRP_PHY_DATA_X_DQ_IO_STD_TYPE_AUTO"
     value="PHY_IO_STD_TYPE_LVSTL" />
  <parameter name="HMC_ADDR_SWAP" value="false" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_COMM_AUTO" value="MEM_RTT_COMM_3" />
  <parameter name="MEM_CHANNELS_PER_DIMM" value="0" />
  <parameter name="INSTANCE_ID" value="0" />
  <parameter name="MEM_USER_WRITE_LATENCY_CYC_AUTO_BOOL" value="true" />
  <parameter name="SHOW_DUAL_IO96_CONFIG" value="true" />
  <parameter name="GRP_PHY_DFE_X_TAP_2_AUTO" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="MEM_NUM_IO96" value="1" />
  <parameter name="AXI_SIDEBAND_ACCESS_MODE_AUTO_BOOL" value="true" />
  <parameter name="GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM" value="RTT_PHY_OUT_34_CAL" />
  <parameter name="GRP_MEM_ODT_CA_X_CS_ENABLE_AUTO" value="MEM_RTT_COMM_EN_TRUE" />
  <parameter name="GRP_MEM_ODT_CA_X_CS" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="PHY_IO_VOLTAGE" value="1.1" />
  <parameter name="AXI4_DATA_WIDTH" value="256" />
  <parameter name="GRP_MEM_DQ_VREF_X_VALUE_AUTO" value="18.0" />
  <parameter name="MEM_NUM_CHANNELS_PER_IO96" value="1" />
  <parameter name="EX_DESIGN_GEN_BSI" value="false" />
  <parameter name="GRP_MEM_RCD_DODT_IBT_AUTO" value="3" />
  <parameter name="GRP_PHY_DATA_X_DQ_SLEW_RATE" value="PHY_SLEW_RATE_FASTEST" />
  <parameter name="GRP_MEM_ODT_CA_X_CA" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="PHY_AC_PLACEMENT_AUTO" value="PHY_AC_PLACEMENT_AUTO" />
  <parameter
     name="GRP_MEM_VREF_CA_X_CA_RANGE_AUTO"
     value="MEM_CA_VREF_RANGE_LP4_2" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="DEFAULT_MEM_TECHNOLOGY" value="MEM_TECHNOLOGY_LPDDR4" />
  <parameter name="GRP_MEM_ODT_CA_X_CK" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="MEM_NUM_CHANNELS" value="1" />
  <parameter name="PHY_PLL_FSP1_SETTINGS" value="8 1 2 8" />
  <parameter name="PHY_MEMCLK_FSP2_FREQ_MHZ_AUTO" value="933.0" />
  <parameter name="GRP_PHY_DFE_X_TAP_2" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="GRP_PHY_DFE_X_TAP_1" value="PHY_DFE_TAP_1_LP5_0" />
  <parameter name="PHY_REFCLK_FREQ_MHZ_AUTO_BOOL" value="false" />
  <parameter name="FPGA_SPEEDGRADE" value="6" />
  <parameter name="MEM_TECHNOLOGY_AUTO_BOOL" value="false" />
  <parameter name="GRP_MEM_ODT_DQ_X_WCK" value="MEM_RTT_COMM_4" />
  <parameter name="GRP_MEM_DFE_AUTO_BOOL" value="true" />
  <parameter name="GRP_PHY_DFE_X_TAP_4" value="PHY_DFE_TAP_4_LP5_0" />
  <parameter name="GRP_PHY_DFE_X_TAP_3" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="GRP_MEM_RCD_DODT_IBT" value="3" />
  <parameter name="MEM_USER_READ_LATENCY_CYC_AUTO_BOOL" value="true" />
  <parameter name="PHY_FSP0_EN" value="true" />
  <parameter name="GRP_MEM_ODT_DQ_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_RCD_DCKE_IBT" value="3" />
  <parameter name="PHY_MEMCLK_FSP1_FREQ_MHZ_AUTO" value="933.0" />
  <parameter
     name="MEM_PRESET_FILE_QPRS"
     value="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/lpddr_4266bin_1866.qprs" />
  <parameter name="GRP_MEM_RCD_DERROR_IBT" value="3" />
  <parameter name="GRP_PHY_DATA_X_DQS_IO_STD_TYPE" value="PHY_IO_STD_TYPE_DF_POD" />
  <parameter name="PHY_MEMCLK_FSP1_FREQ_MHZ_AUTO_BOOL" value="true" />
  <parameter name="CTRL_PHY_ONLY_EN" value="false" />
  <parameter name="EX_DESIGN_NOC_REFCLK_FREQ_MHZ_AUTO" value="100" />
  <parameter name="PHY_MEMCLK_FREQ_MHZ" value="933.0" />
  <parameter name="MEM_TECH_IS_X" value="false" />
  <parameter name="GRP_MEM_DFE_X_TAP_1_AUTO" value="MEM_DFE_TAP_1_LP5_5" />
  <parameter name="GRP_MEM_RCD_DCK_IBT" value="3" />
  <parameter name="HPS_EMIF_CONFIG" value="HPS_EMIF_DISABLED" />
  <parameter name="GRP_PHY_DATA_AUTO_BOOL" value="true" />
  <parameter name="PHY_NOC_EN" value="false" />
  <parameter name="GRP_MEM_VREF_CA_X_CA_VALUE_AUTO" value="27.2" />
  <parameter name="GRP_MEM_ODT_DQ_X_IDLE" value="MEM_RTT_COMM_OFF" />
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES" value="MAIN_SM7" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_RD_AUTO" value="MEM_RTT_COMM_OFF" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_AUTO" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM" value="RTT_PHY_OUT_34_CAL" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="32" />
  <parameter name="PHY_PLL_FSP0_SETTINGS" value="8 1 2 8" />
  <parameter name="GRP_MEM_VREF_CA_X_CA_VALUE" value="50.0" />
  <parameter name="MEM_AC_MIRRORING" value="false" />
  <parameter
     name="PHY_PLL_LEGAL_FSP1_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="CTRL_ECC_AUTOCORRECT_EN_AUTO_BOOL" value="true" />
  <parameter name="HPS_EMIF_CONFIG_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_ODT_CA_X_CK_ENABLE" value="MEM_RTT_COMM_EN_FALSE" />
  <parameter
     name="MEM_PRESET_ID_FSP2_AUTO"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter name="GRP_MEM_VREF_CA_X_CS_VALUE_AUTO" value="50.0" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="PHY_MEMCLK_FSP0_FREQ_MHZ_AUTO" value="933.0" />
  <parameter name="SHOW_LPDDR4" value="false" />
  <parameter name="EX_DESIGN_CORE_CLK_FREQ_MHZ" value="220" />
  <parameter name="GRP_MEM_ODT_DQ_X_TGT_WR_AUTO" value="MEM_RTT_COMM_5" />
  <parameter name="MEM_USER_WRITE_LATENCY_CYC_AUTO" value="10" />
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID" value="0" />
  <parameter name="GRP_MEM_VREF_CA_X_CA_RANGE" value="MEM_CA_VREF_RANGE_LP4_2" />
  <parameter name="CTRL_ECC_MODE_SEL" value="1" />
  <parameter name="MEM_RANKS_SHARE_CLOCKS" value="false" />
  <parameter name="PHY_AC_PINOUT_SCHEME" value="PHY_AC_PINOUT_SCHEME_LPDDR4" />
  <parameter name="CTRL_PERFORMANCE_PROFILE_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_DQ_VREF_AUTO_BOOL" value="true" />
  <parameter name="MEM_USER_READ_LATENCY_CYC_AUTO" value="5" />
  <parameter
     name="PHY_PLL_LEGAL_FSP2_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="MEM_TOPOLOGY" value="MEM_TOPOLOGY_FLYBY" />
  <parameter name="GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM_AUTO" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="GRP_MEM_ODT_DQ_X_TGT_WR" value="MEM_RTT_COMM_4" />
  <parameter
     name="CTRL_PERFORMANCE_PROFILE_AUTO"
     value="CTRL_PERFORMANCE_PROFILE_TEMP1" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP1"
     value="mem_preset_file_qprs_fsp1.qprs" />
  <parameter name="DIAG_EXTRA_PARAMETERS" value="" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP2"
     value="mem_preset_file_qprs_fsp2.qprs" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_AUTO" value="MEM_RTT_COMM_OFF" />
  <parameter name="EX_DESIGN_NOC_REFCLK_FREQ_MHZ" value="100" />
  <parameter
     name="CTRL_PERFORMANCE_PROFILE"
     value="CTRL_PERFORMANCE_PROFILE_TEMP1" />
  <parameter name="EX_DESIGN_PMON_CH3_EN" value="false" />
  <parameter name="PHY_REFCLK_FREQ_MHZ" value="116.625" />
  <parameter name="GRP_MEM_RCD_DCS_IBT_AUTO" value="3" />
  <parameter name="USER_MIN_NUM_AC_LANES" value="3" />
  <parameter name="CTRL_ECC_MODE_AUTO_BOOL" value="true" />
  <parameter name="GRP_PHY_AC_AUTO_BOOL" value="true" />
  <parameter name="PHY_MEMCLK_FSP2_FREQ_MHZ" value="1600.0" />
  <parameter name="EX_DESIGN_PMON_ENABLED" value="false" />
  <parameter name="AXI4_USER_DATA_ENABLE_AUTO_BOOL" value="true" />
  <parameter name="CTRL_ECC_AUTOCORRECT_EN" value="false" />
  <parameter name="GRP_PHY_DATA_X_DQ_VREF" value="68.3" />
  <parameter name="PHY_NOC_INTF" value="PHY_NOC_INTF_DISABLE" />
  <parameter name="GRP_MEM_RCD_DCA_IBT" value="3" />
  <parameter name="MEM_TECHNOLOGY" value="MEM_TECHNOLOGY_LPDDR4" />
  <parameter name="GRP_PHY_DATA_X_DQ_SLEW_RATE_AUTO" value="PHY_SLEW_RATE_FASTEST" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_WR" value="MEM_RTT_COMM_OFF" />
  <parameter name="GRP_MEM_ODT_DQ_X_RON_AUTO" value="MEM_DRIVE_STRENGTH_6" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="GRP_MEM_ODT_DQ_X_RON" value="MEM_DRIVE_STRENGTH_7" />
  <parameter name="GRP_PHY_DFE_X_TAP_4_AUTO" value="PHY_DFE_TAP_4_LP5_0" />
  <parameter name="EX_DESIGN_PMON_INTERNAL_JAMB" value="true" />
  <parameter name="GRP_MEM_RCD_DCS_IBT" value="3" />
  <parameter
     name="SYS_INFO_DEVICE_FAMILY_VARIANT"
     value="E-Series with Quad HPS and with XCVR" />
  <parameter name="MEM_AC_MIRRORING_AUTO_BOOL" value="true" />
  <parameter name="MEM_RANKS_PER_DIMM" value="0" />
  <parameter name="GRP_PHY_DFE_X_TAP_3_AUTO" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="MEM_PRESET_ID" value="Custom Preset" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_WR_AUTO" value="MEM_RTT_COMM_OFF" />
  <parameter name="AXI_SIDEBAND_ACCESS_MODE" value="FABRIC" />
  <parameter name="GRP_MEM_RCD_DCK_IBT_AUTO" value="3" />
  <parameter name="PHY_FSP2_EN" value="false" />
  <parameter name="MEM_AC_MIRRORING_AUTO" value="false" />
  <parameter name="GRP_MEM_VREF_CA_X_CS_VALUE" value="50.0" />
  <parameter name="GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM_AUTO" value="RTT_PHY_IN_50_CAL" />
  <parameter name="SHOW_SLIM_CONFIG" value="true" />
  <parameter
     name="USER_EXTRA_PARAMETERS"
     value="BYTE_SWIZZLE_CH0=3,2,X,X,X,X,1,0; PIN_SWIZZLE_CH0_DQS0=3,2,1,0,5,4,7,6; PIN_SWIZZLE_CH0_DQS1=15,13,14,12,9,8,10,11; PIN_SWIZZLE_CH0_DQS2=16,18,17,19,23,20,22,21; PIN_SWIZZLE_CH0_DQS3=31,30,28,29,25,24,26,27;" />
  <parameter name="PHY_PLL_FSP2_SETTINGS" value="8 1 2 8" />
  <parameter name="SHOW_INTERNAL_SETTINGS" value="false" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP0"
     value="mem_preset_file_qprs_fsp0.qprs" />
  <parameter name="PHY_ALERT_N_PLACEMENT" value="PHY_ALERT_N_PLACEMENT_AC2" />
  <parameter name="MEM_PRESET_ID_AUTO_BOOL" value="false" />
  <parameter
     name="GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM_AUTO"
     value="LVDS_DIFF_TERM_ON" />
  <parameter name="PHY_AC_PLACEMENT" value="PHY_AC_PLACEMENT_AUTO" />
  <parameter name="GRP_MEM_DFE_X_TAP_2_AUTO" value="MEM_DFE_TAP_2_0" />
  <parameter name="GRP_MEM_DQ_VREF_X_RANGE" value="MEM_VREF_RANGE_DDR4_2" />
  <parameter name="EX_DESIGN_PMON_CH2_EN" value="false" />
  <parameter name="CTRL_ECC_MODE" value="CTRL_ECC_MODE_DISABLED" />
  <parameter name="CTRL_PHY_ONLY_EN_AUTO_BOOL" value="true" />
  <parameter name="PHY_NOC_EN_AUTO_BOOL" value="true" />
  <parameter name="PHY_AC_PLACEMENT_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_ODT_CA_X_CS_ENABLE" value="MEM_RTT_COMM_EN_FALSE" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="GRP_MEM_DFE_X_TAP_4_AUTO" value="MEM_DFE_TAP_4_0" />
  <parameter name="GRP_MEM_RCD_DCA_IBT_AUTO" value="3" />
  <parameter name="SYS_INFO_DEVICE_GROUP" value="B" />
  <parameter name="GRP_PHY_CLK_AUTO_BOOL" value="true" />
  <parameter name="PHY_ASYNC_EN" value="false" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="MEM_USER_WRITE_LATENCY_CYC" value="10" />
  <parameter name="CTRL_PHY_ONLY_EN_AUTO" value="false" />
  <parameter name="MEM_PRESET_ID_FSP0" value="{No Presets Found}" />
  <parameter name="GRP_MEM_DQ_VREF_X_VALUE" value="67.75" />
  <parameter name="MEM_PRESET_ID_FSP0_AUTO_BOOL" value="true" />
  <parameter name="MEM_PRESET_ID_FSP1" value="{No Presets Found}" />
  <parameter name="GRP_MEM_ODT_DQ_X_IDLE_AUTO" value="MEM_RTT_COMM_OFF" />
  <parameter name="MEM_PRESET_ID_FSP2" value="{No Presets Found}" />
  <parameter name="PHY_REFCLK_FREQ_MHZ_AUTO" value="116.625" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT" value="MEM_RTT_COMM_OFF" />
  <parameter name="MEM_PRESET_FILE_EN" value="true" />
  <parameter name="PHY_MEMCLK_FSP0_FREQ_MHZ_AUTO_BOOL" value="true" />
  <parameter name="MEM_FORMAT" value="MEM_FORMAT_DISCRETE" />
  <parameter name="MEM_TECHNOLOGY_AUTO" value="MEM_TECHNOLOGY_LPDDR4" />
  <parameter name="CTRL_SCRAMBLER_EN" value="false" />
  <parameter
     name="MEM_PRESET_ID_FSP1_AUTO"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter name="MEM_NUM_RANKS" value="1" />
  <parameter name="PHY_MEMCLK_FSP2_FREQ_MHZ_AUTO_BOOL" value="true" />
  <parameter name="EX_DESIGN_CORE_CLK_FREQ_MHZ_AUTO_BOOL" value="true" />
  <parameter name="PHY_MEMCLK_FREQ_MHZ_AUTO_BOOL" value="false" />
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION" value="IO96B" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="MAIN_SM7_REVA" />
  <parameter name="MEM_PRESET_ID_FSP2_AUTO_BOOL" value="true" />
  <parameter name="EX_DESIGN_HYDRA_PROG" value="emif_tg_emulation" />
  <parameter name="CTRL_ECC_AUTOCORRECT_EN_AUTO" value="false" />
  <parameter
     name="GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM_AUTO"
     value="RTT_PHY_OUT_40_CAL" />
  <parameter name="GRP_PHY_DFE_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_ENABLE" value="MEM_RTT_COMM_EN_FALSE" />
  <parameter name="NUM_IO96_BANKS" value="4" />
  <parameter name="GRP_MEM_VREF_CA_AUTO_BOOL" value="true" />
  <parameter name="EX_DESIGN_NOC_REFCLK_FREQ_MHZ_AUTO_BOOL" value="true" />
  <parameter name="EX_DESIGN_PMON_CH1_EN" value="false" />
  <parameter name="GRP_MEM_RCD_DCKE_IBT_AUTO" value="3" />
  <parameter name="PHY_MEMCLK_FSP1_FREQ_MHZ" value="1600.0" />
  <parameter name="EX_DESIGN_CORE_REFCLK_FREQ_MHZ" value="100" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="MEM_PRESET_ID_AUTO" value="Custom Preset" />
  <parameter name="EX_DESIGN_CORE_CLK_FREQ_MHZ_AUTO" value="220" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_RD" value="MEM_RTT_COMM_OFF" />
  <parameter name="SYS_INFO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="PHY_MEMCLK_FREQ_MHZ_AUTO" value="933.0" />
  <parameter name="GRP_MEM_DFE_X_TAP_2" value="MEM_DFE_TAP_2_0" />
  <parameter name="GRP_MEM_DFE_X_TAP_1" value="MEM_DFE_TAP_1_LP5_5" />
  <parameter name="PHY_MEMCLK_FSP0_FREQ_MHZ" value="1600.0" />
  <parameter name="GRP_MEM_DFE_X_TAP_4" value="MEM_DFE_TAP_4_0" />
  <parameter name="PHY_FSP1_EN" value="false" />
  <parameter name="GRP_PHY_IN_AUTO_BOOL" value="true" />
  <parameter name="GRP_MEM_DFE_X_TAP_3" value="MEM_DFE_TAP_3_0" />
  <parameter name="PHY_NOC_EN_AUTO" value="false" />
  <parameter name="MEM_PRESET_ID_FSP1_AUTO_BOOL" value="true" />
  <parameter name="GRP_PHY_DATA_X_DQ_VREF_AUTO" value="17.5" />
  <parameter name="GRP_MEM_ODT_CA_AUTO_BOOL" value="true" />
  <parameter
     name="MEM_PRESET_ID_FSP0_AUTO"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter name="GRP_MEM_RCD_AUTO_BOOL" value="true" />
  <parameter name="GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM" value="RTT_PHY_OUT_34_CAL" />
  <parameter name="EN_HPS_DEBUG_INTF" value="false" />
  <parameter name="GRP_MEM_RCD_DERROR_IBT_AUTO" value="3" />
  <parameter name="EX_DESIGN_GEN_CDC" value="false" />
  <parameter name="MEM_BASIC_DQ_WIDTH" value="32" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER_FIXED" />
  <parameter name="CTRL_ECC_MODE_AUTO" value="CTRL_ECC_MODE_DISABLED" />
  <parameter name="PHY_C2M_RATE" value="PHY_C2M_RATE_SYNC_QR" />
  <parameter name="GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM" value="LVDS_DIFF_TERM_ON" />
  <parameter name="GRP_MEM_ODT_CA_X_CK_AUTO" value="MEM_RTT_CA_DDR5_6" />
  <parameter
     name="GRP_PHY_DATA_X_DQS_IO_STD_TYPE_AUTO"
     value="PHY_IO_STD_TYPE_DF_LVSTL" />
  <parameter name="FPGA_FAMILY" value="FAMILY_SUNDANCEMESA" />
  <parameter name="MEM_PRESET_FILE_EN_FSP2" value="false" />
  <parameter name="GRP_MEM_DFE_X_TAP_3_AUTO" value="MEM_DFE_TAP_3_0" />
  <parameter name="AXI_SIDEBAND_ACCESS_MODE_AUTO" value="FABRIC" />
  <parameter name="AXI4_USER_DATA_ENABLE_AUTO" value="false" />
  <parameter name="PHY_SEC_DQ_PLACEMENT" value="VALID" />
  <parameter name="EX_DESIGN_HYDRA_REMOTE" value="CONFIG_INTF_MODE_REMOTE_JTAG" />
  <parameter name="GRP_PHY_DFE_X_TAP_1_AUTO" value="PHY_DFE_TAP_1_LP5_0" />
  <parameter name="GRP_MEM_ODT_DQ_X_WCK_AUTO" value="MEM_RTT_COMM_4" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_COMM" value="MEM_RTT_COMM_OFF" />
  <parameter name="GRP_PHY_DATA_X_DQ_IO_STD_TYPE" value="PHY_IO_STD_TYPE_POD" />
  <parameter name="MEM_PRESET_FILE_EN_FSP1" value="false" />
  <parameter name="MEM_PRESET_FILE_EN_FSP0" value="false" />
  <parameter name="MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter
     name="PHY_PLL_LEGAL_FSP0_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="AXI4_USER_DATA_ENABLE" value="false" />
  <parameter name="DEBUG_TOOLS_EN" value="true" />
  <parameter name="MEM_COMPS_PER_RANK" value="2" />
  <parameter name="MEM_USER_READ_LATENCY_CYC" value="5" />
  <parameter name="EX_DESIGN_PMON_CH0_EN" value="false" />
  <parameter name="GRP_MEM_DQ_VREF_X_RANGE_AUTO" value="MEM_VREF_RANGE_LP4_1" />
  <parameter name="GRP_MEM_ODT_CA_X_CK_ENABLE_AUTO" value="MEM_RTT_COMM_EN_TRUE" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_610/synth/ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_610/synth/ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_phy/emif_ph2_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_phy_arch/fp/emif_ph2_phy_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal/emif_ph2_cal_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal_arch/fp/emif_ph2_cal_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/alt_mem_if/alt_mem_if_jtag_master/alt_mem_if_jtag_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/intel_noc_initiator_fp/ip_axi4lite_injector/intel_axi4lite_injector_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ed_synth_emif_ph2_inst" as="emif_ph2_inst" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="emif_ph2_phy_arch_fp"
   version="6.1.0"
   name="ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai">
  <parameter name="DDR4_MEM_DEVICE_TWTR_S_NS" value="2.5" />
  <parameter name="DDR4_MEM_DEVICE_AC_PARITY_EN" value="false" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE"
     value="MATCHED_HIGH_COMMON_MODE" />
  <parameter name="DDR5_MEM_CS_N_WIDTH" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_POSTAMBLE_CYC" value="0" />
  <parameter name="R_T_PHY_GPIO_INPUT_OHM" value="RT_OFF" />
  <parameter name="DDR4_MEM_DEVICE_ROW_ADDR_WIDTH" value="14" />
  <parameter name="LPDDR5_MEM_DEVICE_DM_EN" value="false" />
  <parameter name="LPDDR4_MEM_DEVICE_TMRR_CYC" value="8" />
  <parameter name="MEM_LBS_WIDTH" value="0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_CAL_MODE" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_WR2_NS" value="10.0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_COL_ADDR_WIDTH" value="6" />
  <parameter name="EX_DESIGN_GEN_BSI" value="false" />
  <parameter name="DDR4_MEM_CK_C_WIDTH" value="1" />
  <parameter name="LPDDR4_MEM_CK_C_WIDTH" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_TMRW_NS" value="13.0" />
  <parameter name="PHY_CS_OUTPUT_SLEW_RATE" value="FAST" />
  <parameter name="LPDDR5_MEM_DEVICE_DQ_PER_DQS" value="8" />
  <parameter name="LPDDR5_MEM_DEVICE_TESPD_NS" value="5.0" />
  <parameter name="MEM_NUM_CHANNELS" value="1" />
  <parameter name="DDR5_MEM_DEVICE_WR_POSTAMBLE_MODE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TCKSRE_CYC" value="16" />
  <parameter name="LPDDR5_MEM_DEVICE_TRCD_NS" value="18.0" />
  <parameter name="DDR4_MEM_DEVICE_GEARDOWN_MODE" value="" />
  <parameter name="PHY_CS_OUTPUT_IO_STD_TYPE" value="PHY_IO_STD_TYPE_LVSTL" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY" value="0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY" value="64" />
  <parameter name="DDR4_MEM_DEVICE_LOGICAL_RANK_DENSITY_GBITS" value="2" />
  <parameter name="DDR4_MEM_DEVICE_TDQSS_CYC" value="0.0" />
  <parameter name="LPDDR4_MEM_DEVICE_SPEEDBIN" value="2133" />
  <parameter name="DDR5_MEM_DEVICE_TRTP_NS" value="7.5" />
  <parameter name="PHY_CK_OUTPUT_IO_STD" value="PHY_OUTPUT_IO_STD_DF_LVSTL_11" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE" value="0" />
  <parameter
     name="GRP_PHY_DATA_X_DQS_IO_STD_TYPE"
     value="PHY_IO_STD_TYPE_DF_LVSTL" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_TCSLCK_NS" value="8.0" />
  <parameter name="PHY_MIN_NUMBER_OF_AC_LANES" value="2" />
  <parameter name="CTRL_PHY_ONLY_EN" value="false" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_BANK_ADDR_WIDTH" value="1" />
  <parameter name="PHY_MEMCLK_FREQ_MHZ" value="933.0" />
  <parameter name="LPDDR5_MEM_WCK_C_WIDTH" value="2" />
  <parameter name="LPDDR5_MEM_DEVICE_TERQX_NS" value="35.0" />
  <parameter name="LPDDR5_MEM_RDQS_T_WIDTH" value="4" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY" value="0" />
  <parameter name="CLK_DIV_MEM_PHY" value="2" />
  <parameter name="DDR4_MEM_DEVICE_FINE_GRANULARITY_REFRESH_MODE" value="1" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE"
     value="MATCHED_LOW_COMMON_MODE" />
  <parameter name="DDR4_MEM_DEVICE_TXP_NS" value="6.25" />
  <parameter name="LPDDR5_MEM_DEVICE_TZQPD_NS" value="8.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TWTR_L_NS" value="12.0" />
  <parameter name="LPDDR5_MEM_DEVICE_CL_CYC_FSP2" value="9" />
  <parameter name="GRP_PHY_AC_X_R_S_AC_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="DDR4_MEM_DEVICE_TCPDED_CYC" value="4" />
  <parameter name="DDR4_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="DDR5_MEM_DEVICE_BURST_LENGTH" value="16" />
  <parameter name="DDR4_MEM_DEVICE_TMPRR_CYC" value="1" />
  <parameter name="DDR5_MEM_DEVICE_DM_EN" value="true" />
  <parameter name="LPDDR4_MEM_DEVICE_TCCD_CYC" value="8" />
  <parameter name="LPDDR5_MEM_DEVICE_CL_CYC_FSP1" value="9" />
  <parameter name="LPDDR5_MEM_DEVICE_CL_CYC_FSP0" value="9" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TRAS_NS" value="32.0" />
  <parameter name="DDR5_MEM_DEVICE_TCPDED_CYC" value="8" />
  <parameter name="DDR4_MEM_DEVICE_TIH_DC_MV" value="65" />
  <parameter name="LPDDR4_MEM_DEVICE_TWTR_NS" value="10.0" />
  <parameter name="DDR5_MEM_DEVICE_TREFSBRD_NS" value="30.0" />
  <parameter name="DDR5_MEM_DEVICE_TREFPDEN_CYC" value="2" />
  <parameter name="DDR5_MEM_DEVICE_TREFI1_NS" value="3900.0" />
  <parameter name="DDR4_MEM_ACT_N_WIDTH" value="1" />
  <parameter name="MEM_RANKS_SHARE_CLOCKS" value="false" />
  <parameter name="LPDDR4_MEM_DEVICE_RD_PREAMBLE_CYC" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_TRRD_NS" value="10.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_WR_POSTAMBLE_CYC" value="0" />
  <parameter name="EX_DESIGN_PMON_CH3_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TRAS_NS" value="32.0" />
  <parameter name="EX_DESIGN_PMON_ENABLED" value="false" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_SLEW_RATE" value="FASTEST" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY" value="0" />
  <parameter name="MEM_RESET_N_WIDTH" value="1" />
  <parameter name="DDR4_MEM_DEVICE_TRFC_NS" value="160.0" />
  <parameter name="DDR4_MEM_DEVICE_TDQSQ_UI" value="0.2" />
  <parameter name="MEM_PAR_WIDTH" value="-1" />
  <parameter name="DDR4_MEM_DEVICE_TCCD_DLR_NS" value="3.125" />
  <parameter name="LPDDR5_MEM_DEVICE_TCSH_NS" value="3.0" />
  <parameter name="DDR4_MEM_DQS_T_WIDTH" value="4" />
  <parameter name="DDR5_MEM_DEVICE_TRRD_L_NS" value="5.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TRC_NS" value="63.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TCSL_NS" value="10.0" />
  <parameter name="LPDDR4_MEM_DQ_WIDTH" value="32" />
  <parameter name="R_S_PHY_AC_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="MEM_WCK_T_WIDTH" value="-1" />
  <parameter name="DDR4_MEM_DEVICE_TFAW_NS" value="30.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TCSCKE_NS" value="1.75" />
  <parameter name="DDR4_MEM_DEVICE_TCKSRX_NS" value="10.0" />
  <parameter name="DDR4_MEM_DEVICE_SPD138_RCD_CK_DRV" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TDIVW_TOTAL_UI" value="0.23" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_TWTR_S_NS" value="10.0" />
  <parameter name="LPDDR4_MEM_DEVICE_DQ_PER_DQS" value="8" />
  <parameter name="PHY_AC_OUTPUT_SLEW_RATE" value="FAST" />
  <parameter name="DDR4_MEM_DEVICE_TRRD_S_CYC" value="9" />
  <parameter name="DDR4_MEM_DEVICE_SPD137_RCD_CA_DRV" value="0" />
  <parameter name="DDR4_MEM_DEVICE_COMPONENT_DQ_WIDTH" value="16" />
  <parameter name="DDR5_MEM_DEVICE_TWTRA_NS" value="22.5" />
  <parameter name="GRP_MEM_DQ_VREF_X_RANGE" value="MEM_VREF_RANGE_LP4_1" />
  <parameter name="DDR4_MEM_DEVICE_RCD_PARITY_CONTROL_WORD" value="13" />
  <parameter name="DDR4_MEM_DBI_N_WIDTH" value="0" />
  <parameter name="PHY_DQ_OUTPUT_SLEW_RATE" value="FASTEST" />
  <parameter name="LPDDR4_MEM_DEVICE_CWL_CYC" value="18" />
  <parameter name="DDR5_MEM_CA_WIDTH" value="13" />
  <parameter name="DDR5_MEM_DEVICE_TRFC2_NS" value="130" />
  <parameter name="GRP_MEM_ODT_CA_X_CS_ENABLE" value="MEM_RTT_COMM_EN_TRUE" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY" value="0" />
  <parameter name="MEM_LBD_WIDTH" value="0" />
  <parameter name="DDR5_MEM_DEVICE_CL_CYC" value="26" />
  <parameter name="LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP1" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP2" value="0" />
  <parameter name="MEM_CK_T_WIDTH" value="1" />
  <parameter name="MEM_RDQS_T_WIDTH" value="-1" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="HDL_FORMAT_VERILOG" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY" value="31" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKE_NS" value="7.5" />
  <parameter name="LPDDR5_MEM_DEVICE_BURST_LENGTH" value="16" />
  <parameter name="GRP_MEM_DQ_VREF_X_VALUE" value="18.0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY" value="64" />
  <parameter name="DDR4_MEM_DEVICE_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_CA_VREF" value="13" />
  <parameter name="LPDDR5_MEM_DEVICE_RDQS_PST_MODE_FSP0" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_S_CRC_DM_NS" value="3.75" />
  <parameter name="DDR5_MEM_DEVICE_TPRPDEN_CYC" value="2" />
  <parameter name="DDR5_MEM_DEVICE_TMPSMX_CYC" value="23" />
  <parameter name="DDR4_MEM_DEVICE_TZQINIT_CYC" value="1024" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY" value="0" />
  <parameter name="CTRL_SCRAMBLER_EN" value="false" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_L_NS" value="7.5" />
  <parameter name="LPDDR5_MEM_DEVICE_TFAW_NS" value="20.0" />
  <parameter name="DDR5_MEM_DEVICE_ROW_ADDR_WIDTH" value="16" />
  <parameter name="DDR5_MEM_DEVICE_TMPC_DELAY_CYC" value="23" />
  <parameter name="DDR4_MEM_DEVICE_TWR_CRC_DM_CYC" value="6" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="MAIN_SM7_REVA" />
  <parameter name="DDR5_MEM_DEVICE_CK_WIDTH" value="1" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY" value="0" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_SLEW_RATE" value="FASTEST" />
  <parameter name="NUM_IO96_BANKS" value="4" />
  <parameter name="EX_DESIGN_PMON_CH1_EN" value="false" />
  <parameter name="OCT_RZQIN_WIDTH" value="1" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TRFCAB_NS" value="380.0" />
  <parameter name="DDR5_MEM_DEVICE_SPD254_CK_CA_CS_SLEW_RATE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_BURST_LENGTH" value="8" />
  <parameter name="DDR4_MEM_BANK_GROUP_ADDR_WIDTH" value="1" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH" value="8" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TRAS_MAX_NS" value="19500.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_COL_ADDR_WIDTH" value="10" />
  <parameter name="DDR5_MEM_DEVICE_TMPSMX_NS" value="14.375" />
  <parameter name="DDR4_MEM_DEVICE_TWLH_CYC" value="0.13" />
  <parameter name="DDR5_MEM_DEVICE_TDLLK_CYC" value="1024" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY" value="16" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY" value="32" />
  <parameter name="LPDDR5_MEM_CK_T_WIDTH" value="1" />
  <parameter name="EX_DESIGN_GEN_CDC" value="false" />
  <parameter name="LPDDR5_MEM_DEVICE_PER_BANK_REF_EN" value="false" />
  <parameter name="MEM_BASIC_DQ_WIDTH" value="32" />
  <parameter name="LPDDR5_MEM_DEVICE_TMRWPD_NS" value="15.0" />
  <parameter name="DDR5_MEM_CK_T_WIDTH" value="1" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_S_CYC" value="4" />
  <parameter name="DDR4_MEM_DEVICE_NUM_RANK_PER_COMP" value="1" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER_FIXED" />
  <parameter name="DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRBTP_NS" value="3.0" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="DDR4_MEM_ODT_NOM" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TWR_NS" value="18.0" />
  <parameter name="DDR4_MEM_DEVICE_TZQOPER_CYC" value="512" />
  <parameter
     name="PHY_CK_INPUT_DIFF_IO_STD_TYPE"
     value="PHY_IO_STD_TYPE_TRUE_DIFF" />
  <parameter name="DDR5_MEM_DEVICE_TREFI1_US" value="3.9" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="-1" />
  <parameter name="DDR4_MEM_DEVICE_TZQCS_CYC" value="128" />
  <parameter name="LPDDR4_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="DDR5_MEM_DEVICE_TMRD_CYC" value="23" />
  <parameter name="MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY" value="0" />
  <parameter name="MEM_COMPS_PER_RANK" value="2" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="DDR5_MEM_DEVICE_TRFM2_NS" value="130.0" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE"
     value="UNMATCHED_LOW_COMMON_MODE" />
  <parameter name="DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TSR_NS" value="15.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TZQCAL_US" value="1.0" />
  <parameter name="GRP_PHY_DATA_X_R_T_DQ_INPUT_OHM" value="RTT_PHY_IN_50_CAL" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_S_CRC_DM_CYC" value="6" />
  <parameter name="DDR4_MEM_ODT_WR" value="0" />
  <parameter name="DDR4_MEM_DEVICE_DM_EN" value="false" />
  <parameter name="HMC_ADDR_SWAP" value="false" />
  <parameter name="MEM_CHANNELS_PER_DIMM" value="0" />
  <parameter name="MEM_NUM_IO96" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_TSR_NS" value="15.0" />
  <parameter name="DDR5_MEM_DEVICE_TZQLAT_CYC" value="48" />
  <parameter name="GRP_PHY_DATA_X_R_S_DQ_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="0" />
  <parameter name="GRP_MEM_ODT_CA_X_CS" value="MEM_RTT_CA_DDR5_6" />
  <parameter
     name="PHY_SEL_PLACEMENT_SCHEME_O"
     value="PHY_PLACEMENT_SCHEME_LPDDR4_X32_BOT" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET"
     value="6" />
  <parameter name="LPDDR5_MEM_DEVICE_TPBR2ACT_NS" value="8.0" />
  <parameter name="DDR5_MEM_DEVICE_TDQSS_MIN_CYC" value="-0.375" />
  <parameter name="LPDDR4_MEM_DEVICE_TMRD_NS" value="14.0" />
  <parameter name="GRP_MEM_ODT_CA_X_CA" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="MEM_DQ_VREF" value="20" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="DEFAULT_MEM_TECHNOLOGY" value="MEM_TECHNOLOGY_LPDDR4" />
  <parameter name="GRP_MEM_ODT_CA_X_CK" value="MEM_RTT_CA_DDR5_6" />
  <parameter name="DDR5_MEM_DEVICE_TRRD_S_CYC" value="8" />
  <parameter name="PHY_DQS_INPUT_VREF" value="OFF" />
  <parameter name="DDR5_MEM_DEVICE_TMRD_NS" value="14.375" />
  <parameter name="FPGA_SPEEDGRADE" value="6" />
  <parameter name="DDR5_MEM_DEVICE_TFAW_NS" value="25.0" />
  <parameter name="GRP_MEM_RCD_DODT_IBT" value="3" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="DDR4_MEM_DEVICE_TQH_UI" value="0.7" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="GRP_MEM_RCD_DCKE_IBT" value="3" />
  <parameter name="DDR4_MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter
     name="MEM_PRESET_FILE_QPRS"
     value="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/lpddr_4266bin_1866.qprs" />
  <parameter name="DDR5_MEM_DEVICE_TRRD_S_NS" value="5.0" />
  <parameter name="DDR4_MEM_DEVICE_TCKE_NS" value="5.0" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET"
     value="0" />
  <parameter name="LOCKSTEP_WIDTH" value="32" />
  <parameter name="DDR4_MEM_DEVICE_DATA_RATE_BIN" value="3200" />
  <parameter name="LPDDR4_MEM_DEVICE_BURST_LENGTH" value="16" />
  <parameter name="MEM_TECH_IS_X" value="false" />
  <parameter name="DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="GRP_MEM_RCD_DCK_IBT" value="3" />
  <parameter
     name="DDR5_MEM_DEVICE_SPD252_QCA_QCS_SIGNAL_DRIVER_STRENGTH"
     value="0" />
  <parameter name="DDR5_MEM_DEVICE_TREFI2_US" value="1.95" />
  <parameter name="GRP_MEM_ODT_DQ_X_IDLE" value="MEM_RTT_COMM_OFF" />
  <parameter name="PHY_REFCLK_IO_STD" value="PHY_OUTPUT_IO_STD_TRUE_DIFF_11" />
  <parameter name="R_S_PHY_DQ_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="LPDDR4_MEM_DEVICE_WR_DBI_EN" value="false" />
  <parameter name="MEM_DMI_WIDTH" value="4" />
  <parameter name="GRP_MEM_VREF_CA_X_CA_VALUE" value="27.2" />
  <parameter name="LPDDR5_MEM_DEVICE_TZQLAT_NS" value="30.0" />
  <parameter name="DDR4_MEM_DEVICE_WR_CRC_EN" value="false" />
  <parameter name="DDR4_MEM_PAR_WIDTH" value="1" />
  <parameter name="DDR5_MEM_DEVICE_TDQSS_MAX_CYC" value="0.375" />
  <parameter name="GRP_MEM_ODT_CA_X_CK_ENABLE" value="MEM_RTT_COMM_EN_TRUE" />
  <parameter name="CLK_DIV_VCO_MEM" value="1" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY" value="0" />
  <parameter name="GRP_MEM_VREF_CA_X_CA_RANGE" value="MEM_CA_VREF_RANGE_LP4_2" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_S_CYC" value="8" />
  <parameter
     name="PHY_PLL_LEGAL_FSP2_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="MEM_TOPOLOGY" value="MEM_TOPOLOGY_FLYBY" />
  <parameter name="GRP_MEM_ODT_DQ_X_TGT_WR" value="MEM_RTT_COMM_5" />
  <parameter name="LPDDR5_MEM_DEVICE_TPPD_NS" value="5.0" />
  <parameter name="LPDDR5_MEM_DQ_WIDTH" value="32" />
  <parameter name="DDR4_MEM_DEVICE_TRFC_DLR_NS" value="0.0" />
  <parameter name="DDR5_MEM_DQS_C_WIDTH" value="4" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE" value="ENABLE" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP1"
     value="mem_preset_file_qprs_fsp1.qprs" />
  <parameter name="DIAG_EXTRA_PARAMETERS" value="" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY" value="0" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP2"
     value="mem_preset_file_qprs_fsp2.qprs" />
  <parameter name="DDR5_MEM_DEVICE_TWR_NS" value="30.0" />
  <parameter name="DDR4_MEM_DEVICE_TXP_CYC" value="10" />
  <parameter name="DDR4_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="PHY_REFCLK_FREQ_MHZ" value="116.625" />
  <parameter name="PHY_MEMCLK_FSP2_FREQ_MHZ" value="933.0" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="0" />
  <parameter name="IS_DDR5_WIDE_X16_X32_TOP" value="false" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY" value="31" />
  <parameter name="CTRL_ECC_AUTOCORRECT_EN" value="false" />
  <parameter name="LPDDR5_MEM_DEVICE_JEDEC_VALIDATION_EN" value="true" />
  <parameter name="DDR5_MEM_DEVICE_FINE_GRANULARITY_REFRESH_MODE" value="0" />
  <parameter name="PHY_AC_OUTPUT_IO_STD_TYPE" value="PHY_IO_STD_TYPE_LVSTL" />
  <parameter name="R_T_PHY_DQS_INPUT_OHM" value="RTT_PHY_IN_50_CAL" />
  <parameter name="PHY_NOC_INTF" value="PHY_NOC_INTF_DISABLE" />
  <parameter name="MEM_TECHNOLOGY" value="MEM_TECHNOLOGY_LPDDR4" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_WR" value="MEM_RTT_COMM_OFF" />
  <parameter name="LPDDR4_MEM_CS_WIDTH" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_PREAMBLE_CYC" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_JEDEC_VALIDATION_EN" value="true" />
  <parameter
     name="LPDDR5_MEM_DEVICE_BANK_MODE"
     value="LPDDR5_BANK_MODE_16B_BG_AUTO" />
  <parameter name="IS_HPS" value="false" />
  <parameter
     name="SYS_INFO_DEVICE_FAMILY_VARIANT"
     value="E-Series with Quad HPS and with XCVR" />
  <parameter name="DDR5_MEM_DEVICE_TCKSRX_NS" value="5.0" />
  <parameter name="DDR4_MEM_DEVICE_DIE_DENSITY_GBITS" value="2" />
  <parameter name="LPDDR5_MEM_DEVICE_TRPPB_NS" value="18.0" />
  <parameter name="MEM_CS_N_WIDTH" value="-1" />
  <parameter name="MEM_PRESET_ID" value="Custom Preset" />
  <parameter name="DDR4_MEM_DEVICE_TCCD_L_CYC" value="8" />
  <parameter name="DDR4_MEM_DEVICE_TRTP_NS" value="7.5" />
  <parameter name="LPDDR4_MEM_DEVICE_TESCKE_NS" value="3.22" />
  <parameter name="DDR5_MEM_DEVICE_TXP_CYC" value="12" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TCKESR_CYC" value="9" />
  <parameter name="LPDDR5_MEM_DEVICE_TCKCSH_NS" value="5.0" />
  <parameter name="DDR4_MEM_DEVICE_NUM_DIE_PER_COMP" value="1" />
  <parameter name="DDR4_MEM_DEVICE_TRRD_L_CYC" value="11" />
  <parameter name="LPDDR4_MEM_DEVICE_TPPD_CYC" value="4" />
  <parameter name="DDR5_MEM_DEVICE_TMRR_CYC" value="23" />
  <parameter name="DDR5_MEM_DEVICE_TCSH_SREXIT_NS" value="13.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRDQSTFX_NS" value="35.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY" value="31" />
  <parameter
     name="USER_EXTRA_PARAMETERS"
     value="BYTE_SWIZZLE_CH0=3,2,X,X,X,X,1,0; PIN_SWIZZLE_CH0_DQS0=3,2,1,0,5,4,7,6; PIN_SWIZZLE_CH0_DQS1=15,13,14,12,9,8,10,11; PIN_SWIZZLE_CH0_DQS2=16,18,17,19,23,20,22,21; PIN_SWIZZLE_CH0_DQS3=31,30,28,29,25,24,26,27;" />
  <parameter name="PHY_PLL_FSP2_SETTINGS" value="8 1 2 8" />
  <parameter name="DDR5_MEM_DEVICE_TMPC_DELAY_NS" value="14.375" />
  <parameter
     name="MEM_PRESET_FILE_QPRS_FSP0"
     value="mem_preset_file_qprs_fsp0.qprs" />
  <parameter name="LPDDR5_MEM_DEVICE_TDQSCK_MAX_PS" value="0.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TMRD_NS" value="14.0" />
  <parameter name="MEM_CA_WIDTH" value="6" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE"
     value="MATCHED_LOW_COMMON_MODE" />
  <parameter name="DDR5_MEM_DEVICE_TCKSRX_CYC" value="8" />
  <parameter name="MEM_DBI_N_WIDTH" value="-1" />
  <parameter name="CTRL_ECC_MODE" value="CTRL_ECC_MODE_DISABLED" />
  <parameter name="DDR4_MEM_DEVICE_TCCD_L_NS" value="5.0" />
  <parameter name="DDR4_MEM_DEVICE_TWR_CRC_DM_NS" value="3.75" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE"
     value="MATCHED_HIGH_COMMON_MODE" />
  <parameter name="SYS_INFO_DEVICE_GROUP" value="B" />
  <parameter
     name="PHY_CK_INPUT_DIFF_IO_STD"
     value="PHY_OUTPUT_IO_STD_TRUE_DIFF_11" />
  <parameter name="DDR4_MEM_DEVICE_TWR_NS" value="15.0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY" value="31" />
  <parameter name="PHY_ASYNC_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_SPEEDBIN" value="5600B" />
  <parameter name="PHY_DQS_OUTPUT_SLEW_RATE" value="FASTEST" />
  <parameter
     name="MEM_PRESET_ID_FSP0"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter
     name="MEM_PRESET_ID_FSP1"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter name="DDR5_MEM_DEVICE_TRFCSB_NS" value="115" />
  <parameter
     name="MEM_PRESET_ID_FSP2"
     value="DDR4-3200AA 1600MHz CL22 ParityxOFF DMxOFF WDBIxOFF RDBIxOFF Component 1CS 1D 8Gb 512M x16" />
  <parameter name="LPDDR4_MEM_DEVICE_TXSR_NS" value="387.5" />
  <parameter name="MEM_BANK_GROUP_ADDR_WIDTH" value="-1" />
  <parameter name="AXI4_NOC_ADDR_BITS" value="0" />
  <parameter name="MEM_DQS_C_WIDTH" value="4" />
  <parameter name="CLK_DIV_MEM_REF" value="8" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_RCD_PARITY_LATENCY_CYC" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TRP_NS" value="16.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TREFI_NS" value="3906.0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_SPEEDBIN" value="3200" />
  <parameter name="LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP1" value="false" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TDQSCK_MIN_PS" value="-150.0" />
  <parameter name="LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP2" value="false" />
  <parameter name="DDR5_MEM_DEVICE_JEDEC_VALIDATION_EN" value="true" />
  <parameter name="LPDDR5_MEM_DEVICE_TDQSCK_MIN_PS" value="0.0" />
  <parameter name="LPDDR5_MEM_DEVICE_WR_LINK_ECC_EN_FSP0" value="false" />
  <parameter name="PHY_REFCLK_IO_STD_TYPE" value="PHY_IO_STD_TYPE_TRUE_DIFF" />
  <parameter name="PHY_DQS_IO_STD" value="PHY_OUTPUT_IO_STD_DF_LVSTL_11" />
  <parameter name="PHY_GPIO_IO_STD_TYPE" value="PHY_IO_STD_TYPE_LVCMOS" />
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION" value="IO96B" />
  <parameter name="LOCKSTEP_WIDTH_0" value="32" />
  <parameter name="DDR4_MEM_DEVICE_TRRD_S_NS" value="5.625" />
  <parameter name="DDR4_MEM_DEVICE_TRC_NS" value="47.0" />
  <parameter name="LPDDR5_MEM_DEVICE_DENSITY_GBITS" value="2" />
  <parameter name="LPDDR5_MEM_DEVICE_TPW_RESET_NS" value="100.0" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_ENABLE" value="MEM_RTT_COMM_EN_TRUE" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY" value="31" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH" value="16" />
  <parameter name="DDR5_MEM_DEVICE_TWPRE_EN_CYC" value="1.5" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_BYTE_DQS_RX_SAMPLER_MODE"
     value="MATCHED_HIGH_COMMON_MODE" />
  <parameter name="LPDDR4_MEM_DEVICE_TCSCKEH_NS" value="1.75" />
  <parameter name="LPDDR5_MEM_DEVICE_WR_DBI_EN" value="false" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="LPDDR4_MEM_DEVICE_TMRWCKEL_NS" value="14.0" />
  <parameter name="PHY_FSP1_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TACTPDEN_CYC" value="2" />
  <parameter name="DDR5_MEM_ALERT_N_WIDTH" value="1" />
  <parameter name="R_T_PHY_DQ_INPUT_OHM" value="RTT_PHY_IN_50_CAL" />
  <parameter name="DDR5_MEM_DEVICE_TRC_NS" value="48.0" />
  <parameter name="DDR5_MEM_DEVICE_TDQSCK_MAX_PS" value="150.0" />
  <parameter name="MEM_RDQS_C_WIDTH" value="-1" />
  <parameter name="PHY_DQ_INPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR5_MEM_DEVICE_RD_POSTAMBLE_MODE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_VDIVW_TOTAL_MV" value="110" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_L_CRC_DM_NS" value="3.75" />
  <parameter name="DDR5_MEM_DEVICE_DENSITY_GBITS" value="8" />
  <parameter name="PHY_AC_INPUT_IO_STD" value="PHY_OUTPUT_IO_STD_LVSTL_11" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="PHY_CS_OUTPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TPD_NS" value="7.5" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_PACKAGE" value="1D" />
  <parameter name="DDR5_MEM_DEVICE_TRFMSB_NS" value="115.0" />
  <parameter name="DDR5_MEM_DEVICE_TXP_NS" value="7.5" />
  <parameter name="LPDDR4_MEM_CK_T_WIDTH" value="1" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TPPD_CYC" value="2" />
  <parameter name="LPDDR5_MEM_WCK_T_WIDTH" value="2" />
  <parameter name="DDR4_MEM_DEVICE_TQSH_CYC" value="0.4" />
  <parameter name="DDR4_MEM_CK_T_WIDTH" value="1" />
  <parameter name="PHY_IO_VOLTAGE" value="1.1" />
  <parameter name="AXI4_DATA_WIDTH" value="256" />
  <parameter name="DDR4_MEM_DQ_WIDTH" value="32" />
  <parameter name="DDR5_MEM_DQ_WIDTH" value="32" />
  <parameter name="PHY_DQS_INPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR4_MEM_DEVICE_TXS_DLL_CYC" value="1024" />
  <parameter name="LPDDR5_MEM_CA_WIDTH" value="7" />
  <parameter name="GRP_PHY_DATA_X_DQ_SLEW_RATE" value="PHY_SLEW_RATE_FASTEST" />
  <parameter name="DDR5_MEM_DEVICE_TWTR_S_NS" value="2.5" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_FINE_DELAY" value="0" />
  <parameter name="GRP_PHY_DFE_X_TAP_2" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRFCAB_NS" value="130.0" />
  <parameter name="GRP_PHY_DFE_X_TAP_1" value="PHY_DFE_TAP_1_LP5_0" />
  <parameter name="GRP_PHY_DFE_X_TAP_4" value="PHY_DFE_TAP_4_LP5_0" />
  <parameter name="GRP_PHY_DFE_X_TAP_3" value="PHY_DFE_TAP_2_3_LP5_0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DDR5_MEM_DEVICE_TMRW_CYC" value="8" />
  <parameter name="PHY_FSP0_EN" value="true" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_DQ_PER_DQS" value="8" />
  <parameter name="LPDDR4_MEM_DEVICE_TREFI_NS" value="3906.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRDQE_OD_NS" value="35.0" />
  <parameter name="DDR4_MEM_CS_N_WIDTH" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKCKEL_NS" value="5.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TRPAB_NS" value="21.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TWR_NS" value="34.0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TCKSRE_NS" value="10.0" />
  <parameter name="DDR5_MEM_DEVICE_WR_PREAMBLE_MODE" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_TRTP_NS" value="8.6" />
  <parameter name="LPDDR4_MEM_DEVICE_BANK_ADDR_WIDTH" value="3" />
  <parameter name="DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TREFISB_US" value="3.9" />
  <parameter name="LPDDR4_MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter name="MEM_ALERT_N_WIDTH" value="-1" />
  <parameter name="DDR4_MEM_DEVICE_COMPONENT_DENSITY_GBITS" value="2" />
  <parameter name="DDR5_MEM_DEVICE_TXSDLL_CYC" value="1024" />
  <parameter name="PHY_DQ_INPUT_VREF" value="OFF" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DMI_WIDTH" value="4" />
  <parameter name="LPDDR5_MEM_DEVICE_TRFCPB_NS" value="60.0" />
  <parameter name="DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="0" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="32" />
  <parameter name="DDR5_MEM_DM_N_WIDTH" value="4" />
  <parameter name="LPDDR5_MEM_RDQS_C_WIDTH" value="4" />
  <parameter name="DDR4_MEM_DEVICE_TWLS_CYC" value="0.13" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_SLEW_RATE" value="FASTEST" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_L_CYC" value="12" />
  <parameter name="DDR4_MEM_DEVICE_TRAS_MAX_NS" value="70200.0" />
  <parameter
     name="PHY_PLL_LEGAL_FSP1_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="LPDDR5_MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="2" />
  <parameter name="DDR5_MEM_DEVICE_TRCD_NS" value="16.0" />
  <parameter name="DDR5_MEM_RESET_N_WIDTH" value="1" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE"
     value="UNMATCHED_HIGH_COMMON_MODE" />
  <parameter name="MEM_A_WIDTH" value="-1" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP2" value="false" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP1" value="false" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_LINK_ECC_EN_FSP0" value="false" />
  <parameter name="PHY_CK_OUTPUT_SLEW_RATE" value="FAST" />
  <parameter name="SHOW_LPDDR4" value="false" />
  <parameter name="EX_DESIGN_CORE_CLK_FREQ_MHZ" value="220" />
  <parameter name="R_S_PHY_CK_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID" value="0" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKELCK_NS" value="5.36" />
  <parameter name="DDR4_MEM_DEVICE_TRP_NS" value="15.0" />
  <parameter name="DDR5_MEM_CK_C_WIDTH" value="1" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE"
     value="DISABLE" />
  <parameter name="LPDDR5_MEM_DEVICE_MAX_BG_WIDTH" value="2" />
  <parameter name="LPDDR5_MEM_CK_C_WIDTH" value="1" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_SPD248_CK_CONTROL_ENABLE" value="32" />
  <parameter name="EX_DESIGN_NOC_REFCLK_FREQ_MHZ" value="100" />
  <parameter name="LPDDR4_MEM_DEVICE_DENSITY_GBITS" value="16" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE" value="0" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET"
     value="0" />
  <parameter
     name="CTRL_PERFORMANCE_PROFILE"
     value="CTRL_PERFORMANCE_PROFILE_TEMP1" />
  <parameter name="LPDDR4_MEM_DEVICE_TRPPB_NS" value="18.0" />
  <parameter name="LPDDR5_MEM_DMI_WIDTH" value="4" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY" value="0" />
  <parameter name="GRP_PHY_DATA_X_DQ_VREF" value="17.5" />
  <parameter name="LPDDR4_MEM_DEVICE_WLS" value="1" />
  <parameter name="GRP_MEM_RCD_DCA_IBT" value="3" />
  <parameter name="DDR4_MEM_DEVICE_WR_PREAMBLE_CYC" value="0" />
  <parameter name="DDR5_MEM_DEVICE_CHIP_ID_WIDTH" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_WR_POSTAMBLE_CYC" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TCKLCS_CYC" value="9" />
  <parameter name="GRP_MEM_ODT_DQ_X_RON" value="MEM_DRIVE_STRENGTH_6" />
  <parameter name="DDR5_MEM_DEVICE_TOSCO_NS" value="14.375" />
  <parameter name="EX_DESIGN_PMON_INTERNAL_JAMB" value="true" />
  <parameter name="CLK_DIV_MEM_CORE" value="8" />
  <parameter name="AXI_SIDEBAND_ACCESS_MODE" value="FABRIC" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_WR_CYC" value="32" />
  <parameter name="LPDDR4_MEM_DQS_C_WIDTH" value="4" />
  <parameter name="MEM_WCK_C_WIDTH" value="-1" />
  <parameter name="DDR4_MEM_DEVICE_TRRD_L_NS" value="6.875" />
  <parameter name="DDR4_MEM_DQS_C_WIDTH" value="4" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="SHOW_SLIM_CONFIG" value="true" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_CK_RX_COARSE_DELAY" value="0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY" value="16" />
  <parameter name="DDR5_MEM_DEVICE_TREFISB_NS" value="3900.0" />
  <parameter name="LOCKSTEP_ROLE" value="OFF" />
  <parameter name="DDR4_MEM_DEVICE_RD_PREAMBLE_CYC" value="0" />
  <parameter name="DDR5_MEM_DEVICE_DQ_PER_DQS" value="8" />
  <parameter name="DDR4_MEM_DEVICE_AL_CYC" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRC_NS" value="63.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY" value="0" />
  <parameter name="PHY_ALERT_N_PLACEMENT" value="PHY_ALERT_N_PLACEMENT_AC2" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQDQS_LFIFO_VALUE" value="0" />
  <parameter name="PHY_AC_PLACEMENT" value="PHY_AC_PLACEMENT_AUTO" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY" value="31" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_CK_TX_FINE_DELAY" value="31" />
  <parameter name="EX_DESIGN_PMON_CH2_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_WR_NS" value="20.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TCMDCKE_NS" value="3.22" />
  <parameter name="SLIM_BL_EN" value="0" />
  <parameter name="R_T_PHY_AC_INPUT_OHM" value="RTT_PHY_IN_50_CAL" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="DDR4_MEM_DEVICE_TDSS_CYC" value="0.18" />
  <parameter name="DDR4_MEM_DEVICE_TCKE_CYC" value="8" />
  <parameter name="LPDDR5_MEM_DEVICE_TCMDPD_NS" value="8.0" />
  <parameter name="LPDDR5_MEM_RESET_N_WIDTH" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_TPBR2ACT_8B_NS" value="10.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRPAB_NS" value="21.0" />
  <parameter name="DDR5_MEM_DEVICE_TREFI2_NS" value="1950.0" />
  <parameter name="LPDDR4_MEM_DEVICE_RD_POSTAMBLE_CYC" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_NUMBER_OF_X8_DEVICES" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TRFM1_NS" value="195.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TERQE_NS" value="35.0" />
  <parameter name="MEM_PRESET_FILE_EN" value="true" />
  <parameter name="PHY_DQ_IO_STD" value="PHY_OUTPUT_IO_STD_LVSTL_11" />
  <parameter name="DDR4_MEM_DEVICE_WRITE_DBI_EN" value="false" />
  <parameter name="MEM_FORMAT" value="MEM_FORMAT_DISCRETE" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="2" />
  <parameter name="DDR4_MEM_ODT_PARK" value="0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_TX_FINE_DELAY" value="32" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_NS" value="5.0" />
  <parameter name="DDR4_MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="DDR4_MEM_DEVICE_TDVWP_UI" value="0.72" />
  <parameter name="LPDDR4_MEM_CKE_WIDTH" value="1" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH" value="16" />
  <parameter name="DDR4_MEM_DEVICE_TCCD_S_CYC" value="4" />
  <parameter name="LPDDR5_MEM_DEVICE_RD_DBI_EN" value="false" />
  <parameter name="LPDDR4_MEM_DEVICE_TZQCKE_NS" value="3.22" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE"
     value="MATCHED_HIGH_COMMON_MODE" />
  <parameter name="DDR5_MEM_DEVICE_TMRW_NS" value="5.0" />
  <parameter name="LPDDR4_MEM_DEVICE_DM_EN" value="false" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_ROW_ADDR_WIDTH" value="17" />
  <parameter name="MEM_ACT_N_WIDTH" value="-1" />
  <parameter name="DDR5_MEM_DEVICE_COMPONENT_DQ_WIDTH" value="16" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKELCMD_NS" value="5.0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_MINNUMREFSREQ" value="8192" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET"
     value="0" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE"
     value="UNMATCHED_LOW_COMMON_MODE" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY" value="0" />
  <parameter name="EX_DESIGN_CORE_REFCLK_FREQ_MHZ" value="100" />
  <parameter name="LS_MEM_DQ_WIDTH" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TIH_PS" value="65" />
  <parameter name="LPDDR5_MEM_DEVICE_TRDQX_OD_NS" value="35.0" />
  <parameter name="MEM_DM_N_WIDTH" value="-1" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT_RD" value="MEM_RTT_COMM_OFF" />
  <parameter name="DDR5_MEM_DEVICE_TPD_CYC" value="12" />
  <parameter name="DDR5_MEM_DEVICE_TRTP_CYC" value="12" />
  <parameter name="SYS_INFO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="GRP_MEM_DFE_X_TAP_2" value="MEM_DFE_TAP_2_0" />
  <parameter name="GRP_MEM_DFE_X_TAP_1" value="MEM_DFE_TAP_1_LP5_5" />
  <parameter name="LPDDR4_MEM_CA_WIDTH" value="6" />
  <parameter name="PHY_MEMCLK_FSP0_FREQ_MHZ" value="933.0" />
  <parameter name="GRP_MEM_DFE_X_TAP_4" value="MEM_DFE_TAP_4_0" />
  <parameter name="GRP_MEM_DFE_X_TAP_3" value="MEM_DFE_TAP_3_0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TMOD_NS" value="15.0" />
  <parameter name="DDR5_MEM_DEVICE_COL_ADDR_WIDTH" value="10" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_TX_FINE_DELAY" value="0" />
  <parameter name="PHY_CK_OUTPUT_EQUALIZATION" value="OFF" />
  <parameter name="GRP_PHY_CLK_X_R_S_CK_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET"
     value="6" />
  <parameter name="DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_WR2_CYC" value="16" />
  <parameter name="GRP_PHY_IN_X_R_T_REFCLK_INPUT_OHM" value="LVDS_DIFF_TERM_ON" />
  <parameter name="LPDDR5_MEM_DEVICE_MAX_BA_WIDTH" value="2" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKCKEH_NS" value="3.22" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY" value="0" />
  <parameter name="FPGA_FAMILY" value="FAMILY_SUNDANCEMESA" />
  <parameter name="EX_DESIGN_HYDRA_REMOTE" value="CONFIG_INTF_MODE_REMOTE_JTAG" />
  <parameter name="DDR5_MEM_DEVICE_TXPR_NS" value="195.0" />
  <parameter name="DDR5_MEM_DEVICE_TRFC1_NS" value="195" />
  <parameter name="MEM_CHIP_ID_WIDTH" value="-1" />
  <parameter name="GRP_MEM_ODT_CA_X_CA_COMM" value="MEM_RTT_COMM_3" />
  <parameter name="DDR4_MEM_DEVICE_CWL_CYC" value="16" />
  <parameter name="DDR4_MEM_DEVICE_READ_DBI_EN" value="false" />
  <parameter name="GRP_PHY_DATA_X_DQ_IO_STD_TYPE" value="PHY_IO_STD_TYPE_LVSTL" />
  <parameter name="DDR4_MEM_DEVICE_TREFI_US" value="7.8" />
  <parameter name="LPDDR4_MEM_DEVICE_TRAS_NS" value="42.0" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE"
     value="MATCHED_LOW_COMMON_MODE" />
  <parameter name="MEM_DQS_T_WIDTH" value="4" />
  <parameter name="LPDDR5_MEM_DEVICE_TRRD_L_NS" value="5.0" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_CL_CYC" value="24" />
  <parameter name="EX_DESIGN_PMON_CH0_EN" value="false" />
  <parameter name="DDR4_MEM_DEVICE_DIE_DQ_WIDTH" value="16" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET"
     value="4" />
  <parameter name="DDR5_MEM_DEVICE_TRRD_L_CYC" value="8" />
  <parameter name="DDR_DDR5_RDIMM_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="0" />
  <parameter name="INSTANCE_ID" value="0" />
  <parameter name="SHOW_DUAL_IO96_CONFIG" value="true" />
  <parameter name="R_S_PHY_DQS_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="DDR4_MEM_CKE_WIDTH" value="1" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY" value="0" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_BYTECTRL_RX_SAMPLER_MODE"
     value="MATCHED_LOW_COMMON_MODE" />
  <parameter name="AXI4_ADDR_WIDTH" value="32" />
  <parameter name="DDR4_MEM_DEVICE_BANK_GROUP_ADDR_WIDTH" value="1" />
  <parameter name="DDR4_MEM_DEVICE_TRCD_NS" value="15.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRDQSTFE_NS" value="35.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TRAS_MAX_US" value="35.0" />
  <parameter name="LPDDR5_MEM_DEVICE_CWL_CYC_FSP0" value="8" />
  <parameter name="LPDDR5_MEM_DEVICE_CWL_CYC_FSP1" value="8" />
  <parameter name="MEM_NUM_CHANNELS_PER_IO96" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_CWL_CYC_FSP2" value="8" />
  <parameter name="LPDDR4_MEM_DEVICE_TDQSCK_MAX_PS" value="3500.0" />
  <parameter name="DDR4_MEM_DEVICE_IS_3DS" value="false" />
  <parameter name="PHY_CK_OUTPUT_IO_STD_TYPE" value="PHY_IO_STD_TYPE_DF_LVSTL" />
  <parameter
     name="PHY_SEL_PLACEMENT_SCHEME"
     value="PHY_PLACEMENT_SCHEME_LPDDR4_X32_BOT" />
  <parameter name="DDR5_MEM_DEVICE_TZQCAL_NS" value="1000.0" />
  <parameter name="DDR4_MEM_DEVICE_SPEEDBIN" value="3200AC" />
  <parameter name="R_S_PHY_CS_OUTPUT_OHM" value="RTT_PHY_OUT_40_CAL" />
  <parameter name="DDR4_MEM_DEVICE_TWTR_L_CRC_DM_CYC" value="6" />
  <parameter name="PHY_PLL_FSP1_SETTINGS" value="8 1 2 8" />
  <parameter name="DDR4_MEM_DEVICE_TCKSRX_CYC" value="16" />
  <parameter
     name="PHY_CK_OUTPUT_DIFF_IO_STD_TYPE"
     value="PHY_IO_STD_TYPE_DF_LVSTL" />
  <parameter name="DDR4_MEM_DEVICE_TDQSCK_PS" value="0" />
  <parameter name="GRP_MEM_ODT_DQ_X_WCK" value="MEM_RTT_COMM_4" />
  <parameter name="DDR5_MEM_DQS_T_WIDTH" value="4" />
  <parameter name="PHY_DQ_INPUT_SLEW_RATE" value="FASTEST" />
  <parameter name="GRP_MEM_RCD_DERROR_IBT" value="3" />
  <parameter name="LPDDR5_MEM_DEVICE_TREFW_MS" value="32.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TXSR_NS" value="138.0" />
  <parameter name="DDR_DDR4_RDIMM_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="0" />
  <parameter name="LPDDR5_MEM_DEVICE_TMRR_NS" value="10.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TCCDMW_NS" value="16.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TDQSCK_MIN_PS" value="1500.0" />
  <parameter name="LPDDR4_MEM_DEVICE_TCKEHCMD_NS" value="7.5" />
  <parameter name="DDR4_MEM_DEVICE_TIS_PS" value="40" />
  <parameter name="HPS_EMIF_CONFIG" value="HPS_EMIF_DISABLED" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_TX_COARSE_DELAY" value="0" />
  <parameter name="PHY_NOC_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TRAS_MIN_NS" value="32.0" />
  <parameter name="MEM_CAPACITY_GBITS" value="32" />
  <parameter name="LPDDR4_MEM_DEVICE_TFAW_NS" value="40.0" />
  <parameter name="LPDDR5_MEM_CS_WIDTH" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_TZQLAT_NS" value="30.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_RX_COARSE_DELAY" value="0" />
  <parameter
     name="PHY_CK_OUTPUT_DIFF_IO_STD"
     value="PHY_OUTPUT_IO_STD_DF_LVSTL_11" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="LPDDR4_MEM_DEVICE_TXP_NS" value="7.5" />
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES" value="MAIN_SM7" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE"
     value="DISABLE" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="PHY_DQS_INPUT_SLEW_RATE" value="FASTEST" />
  <parameter name="PHY_PLL_FSP0_SETTINGS" value="8 1 2 8" />
  <parameter name="MEM_AC_MIRRORING" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TDFE_NS" value="80" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_LFIFO_VALUE" value="0" />
  <parameter name="PHY_AC_BIDIR_IO_STD" value="PHY_OUTPUT_IO_STD_LVSTL_11" />
  <parameter name="PHY_I3C_EN" value="false" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_RX_BURST_LENGTH" value="16" />
  <parameter name="PHY_DQS_OUTPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TCK_CL_CWL_MAX_NS" value="0.682" />
  <parameter name="CTRL_ECC_MODE_SEL" value="1" />
  <parameter name="PHY_AC_PINOUT_SCHEME" value="PHY_AC_PINOUT_SCHEME_LPDDR4" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQS_RX_COARSE_DELAY" value="0" />
  <parameter name="PHY_AC_OUTPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR4_MEM_DEVICE_TFAW_CYC" value="48.0" />
  <parameter name="DDR4_MEM_DEVICE_TRRD_DLR_CYC" value="4" />
  <parameter name="DDR4_MEM_DEVICE_TDSH_CYC" value="0.18" />
  <parameter name="DDR5_MEM_DEVICE_SPD249_QCA_CS_ENABLE" value="8" />
  <parameter name="USER_MIN_NUM_AC_LANES" value="3" />
  <parameter name="DDR5_MEM_DEVICE_SPD250_QCK_SIGNAL_DRIVER_STRENGTH" value="0" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_RCVEN_TO_READ_VALID_OFFSET"
     value="2" />
  <parameter name="DDR4_MEM_DEVICE_TFAW_DLR_NS" value="10.0" />
  <parameter name="DDR5_MEM_DEVICE_TXS_NS" value="195.0" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TFAW_CYC" value="40.0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_RESET_AUTO_RELEASE" value="DISABLE" />
  <parameter name="PHY_PLACEMENT_BANK_SECTION" value="BOT" />
  <parameter name="GRP_MEM_RCD_DCS_IBT" value="3" />
  <parameter name="AXI4_AXUSER_WIDTH" value="4" />
  <parameter name="DDR4_MEM_DEVICE_TMOD_CYC" value="24" />
  <parameter name="VCOCLK_FREQ_RANGE_MHZ" value="VCOCLK_FREQ_RANGE_MHZ_NONE" />
  <parameter name="DDR4_MEM_CHIP_ID_WIDTH" value="0" />
  <parameter name="MEM_RANKS_PER_DIMM" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TRCD_NS" value="18.0" />
  <parameter name="DDR5_MEM_DEVICE_RD_PREAMBLE_MODE" value="2" />
  <parameter name="LPDDR4_MEM_DEVICE_RD_DBI_EN" value="false" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_TXS_NS" value="170.0" />
  <parameter name="PHY_FSP2_EN" value="false" />
  <parameter name="LPDDR4_MEM_DEVICE_TOTAL_DQ_WIDTH_PER_CHANNEL" value="32" />
  <parameter name="GRP_MEM_VREF_CA_X_CS_VALUE" value="50.0" />
  <parameter name="LPDDR5_MEM_DEVICE_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_TZQCAL_US" value="1.0" />
  <parameter name="DDR5_MEM_DEVICE_TMRR_P_CYC" value="8" />
  <parameter name="DDR5_MEM_DEVICE_TDQSCK_CYC" value="0.0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_AC_RX_COARSE_DELAY" value="0" />
  <parameter name="DDR5_MEM_DEVICE_BANK_GROUP_ADDR_WIDTH" value="2" />
  <parameter name="DDR5_MEM_DEVICE_TMRR_NS" value="14.375" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY" value="31" />
  <parameter name="SHOW_INTERNAL_SETTINGS" value="false" />
  <parameter
     name="DDR_DDR4_SKIP_CAL_DEFAULTS_OUTPUTENABLE_TO_WRFIFO_OFFSET"
     value="0" />
  <parameter name="DDR5_MEM_PAR_WIDTH" value="0" />
  <parameter name="MEM_CS_VREF" value="95" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_CK_RX_FINE_DELAY" value="0" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_SLEW_RATE" value="FASTEST" />
  <parameter name="LPDDR4_MEM_DEVICE_TMRW_NS" value="10.72" />
  <parameter
     name="DDR_DDR5_SKIP_CAL_DEFAULTS_BYTE_DQ_RX_SAMPLER_MODE"
     value="UNMATCHED_HIGH_COMMON_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="LPDDR4_MEM_DEVICE_CL_CYC" value="20" />
  <parameter name="LPDDR4_MEM_DEVICE_TREFW_MS" value="32.0" />
  <parameter name="DDR4_MEM_DEVICE_DM_WRITE_DBI" value="NODM_NOWDBI" />
  <parameter name="DDR4_MEM_A_WIDTH" value="17" />
  <parameter name="LPDDR4_MEM_DEVICE_MINNUMREFSREQ" value="8192" />
  <parameter name="PHY_DQ_INPUT_VREF_VALUE" value="89" />
  <parameter name="MEM_USER_WRITE_LATENCY_CYC" value="10" />
  <parameter name="LPDDR5_MEM_DEVICE_TOTAL_DQ_WIDTH_PER_CHANNEL" value="16" />
  <parameter name="GRP_MEM_ODT_DQ_X_NON_TGT" value="MEM_RTT_COMM_OFF" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_RCVEN_COARSE_DELAY" value="0" />
  <parameter name="LPDDR4_MEM_DEVICE_TRFCPB_NS" value="190.0" />
  <parameter
     name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_RX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="LPDDR5_MEM_DEVICE_TRRD_S_NS" value="5.0" />
  <parameter name="LPDDR5_MEM_DEVICE_WLS" value="1" />
  <parameter name="LPDDR5_MEM_DEVICE_TCSPD_NS" value="13.0" />
  <parameter name="ARCH_INST" value="0" />
  <parameter name="MEM_NUM_RANKS" value="1" />
  <parameter name="IS_DDR5_WIDE_X16_TOP" value="false" />
  <parameter name="DDR5_MEM_DEVICE_DQ_WIDTH" value="16" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_DQS_RX_FINE_DELAY" value="0" />
  <parameter name="EX_DESIGN_HYDRA_PROG" value="emif_tg_emulation" />
  <parameter name="DDR5_MEM_DEVICE_TZQLAT_NS" value="30.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQS_TX_FINE_DELAY" value="31" />
  <parameter name="LPDDR5_MEM_DEVICE_TXP_NS" value="8.0" />
  <parameter name="PHY_MEMCLK_FSP1_FREQ_MHZ" value="933.0" />
  <parameter name="DDR5_MEM_DEVICE_TWTR_L_NS" value="10.0" />
  <parameter name="PHY_CS_OUTPUT_IO_STD" value="PHY_OUTPUT_IO_STD_LVSTL_11" />
  <parameter name="CTRL_ECC_EN" value="false" />
  <parameter name="DDR5_MEM_DEVICE_TCSH_SREXIT_MAX_NS" value="30.0" />
  <parameter name="LPDDR5_MEM_DEVICE_BURST_ADDR_WIDTH" value="4" />
  <parameter name="PHY_AC_OUTPUT_IO_STD" value="PHY_OUTPUT_IO_STD_LVSTL_11" />
  <parameter name="PHY_GPIO_IO_STD" value="PHY_OUTPUT_IO_STD_LVCMOS_11" />
  <parameter name="DDR4_MEM_DEVICE_AC_PARITY_LATENCY_MODE" value="0" />
  <parameter name="MEM_ODT_WIDTH" value="-1" />
  <parameter name="DDR5_MEM_DEVICE_TDQSS_CYC" value="0.0" />
  <parameter name="DDR_DDR5_SKIP_CAL_DEFAULTS_DQ_TX_COARSE_DELAY" value="0" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY" value="0" />
  <parameter name="DDR4_MEM_DEVICE_CK_WIDTH" value="1" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_TX_COARSE_DELAY" value="2" />
  <parameter name="DDR4_MEM_DEVICE_TRTP_CYC" value="12" />
  <parameter name="DDR4_MEM_DEVICE_TMRD_CYC" value="8" />
  <parameter name="DDR_DDR4_SKIP_CAL_DEFAULTS_DQDQS_VFIFO_VALUE" value="0" />
  <parameter name="EN_HPS_DEBUG_INTF" value="false" />
  <parameter name="PHY_DQ_OUTPUT_EQUALIZATION" value="OFF" />
  <parameter name="DDR4_MEM_DEVICE_TCK_CL_CWL_MIN_NS" value="0.625" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_DQ_RX_FINE_DELAY" value="31" />
  <parameter name="PHY_C2M_RATE" value="PHY_C2M_RATE_SYNC_QR" />
  <parameter name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_AC_RX_FINE_DELAY" value="0" />
  <parameter name="DDR4_MEM_ODT_WIDTH" value="1" />
  <parameter name="DDR4_MEM_DEVICE_TIS_AC_MV" value="90" />
  <parameter name="DDR4_MEM_DEVICE_COL_ADDR_WIDTH" value="10" />
  <parameter name="DDR5_MEM_DEVICE_TCPDED_NS" value="5.0" />
  <parameter name="LPDDR5_MEM_DEVICE_TOSCO_NS" value="40.0" />
  <parameter name="MEM_PRESET_FILE_EN_FSP2" value="false" />
  <parameter name="PHY_SEC_DQ_PLACEMENT" value="VALID" />
  <parameter name="LPDDR5_MEM_DEVICE_TPBR2PBR_NS" value="60.0" />
  <parameter name="MEM_PRESET_FILE_EN_FSP1" value="false" />
  <parameter name="DDR5_MEM_DEVICE_CWL_CYC" value="24" />
  <parameter name="LPDDR5_MEM_DEVICE_TRAS_NS" value="42.0" />
  <parameter name="MEM_PRESET_FILE_EN_FSP0" value="false" />
  <parameter name="MEM_CK_C_WIDTH" value="1" />
  <parameter
     name="PHY_PLL_LEGAL_FSP0_SETTINGS"
     value="186600000=5 1 2 8;155500000=6 1 2 8;133285714=7 1 2 8;116625000=8 1 2 8;103666667=9 1 2 8;169636364=11 2 2 8;143538462=13 2 2 8;199928571=14 3 2 8;124400000=15 2 2 8;174937500=16 3 2 8;109764706=17 2 2 8;164647059=17 3 2 8;147315789=19 3 2 8;196421053=19 4 2 8;139950000=20 3 2 8;177714286=21 4 2 8;127227273=22 3 2 8;121695652=23 3 2 8;162260870=23 4 2 8;194375000=24 5 2 8;111960000=25 3 2 8;149280000=25 4 2 8;107653846=26 3 2 8;179423077=26 5 2 8;138222222=27 4 2 8;172777778=27 5 2 8;166607143=28 5 2 8;128689655=29 4 2 8;160862069=29 5 2 8;193034483=29 6 2 8;120387097=31 4 2 8;150483871=31 5 2 8;180580645=31 6 2 8;145781250=32 5 2 8;113090909=33 4 2 8;141363636=33 5 2 8;197909091=33 7 2 8;137205882=34 5 2 8;192088235=34 7 2 8;106628571=35 4 2 8;159942857=35 6 2 8;129583333=36 5 2 8;181416667=36 7 2 8;100864865=37 4 2 8;126081081=37 5 2 8;151297297=37 6 2 8;176513514=37 7 2 8;122763158=38 5 2 8;171868421=38 7 2 8;119615385=39 5 2 8;167461538=39 7 2 8;191384615=39 8 2 8;163275000=40 7 2 8;113780488=41 5 2 8;136536585=41 6 2 8;159292683=41 7 2 8;182048780=41 8 2 8;111071429=42 5 2 8;108488372=43 5 2 8;130186047=43 6 2 8;151883721=43 7 2 8;173581395=43 8 2 8;195279070=43 9 2 8;106022727=44 5 2 8;148431818=44 7 2 8;190840909=44 9 2 8;145133333=45 7 2 8;165866667=45 8 2 8;101413043=46 5 2 8;141978261=46 7 2 8;182543478=46 9 2 8;119106383=47 6 2 8;138957447=47 7 2 8;158808511=47 8 2 8;178659574=47 9 2 8;198510638=47 10 2 8;136062500=48 7 2 8;114244898=49 6 2 8;152326531=49 8 2 8;171367347=49 9 2 8;190408163=49 10 2 8;130620000=50 7 2 8;167940000=50 9 2 8;128058824=51 7 2 8;146352941=51 8 2 8;182941176=51 10 2 8;125596154=52 7 2 8;161480769=52 9 2 8;197365385=52 11 2 8;105622642=53 6 2 8;123226415=53 7 2 8;140830189=53 8 2 8;158433962=53 9 2 8;176037736=53 10 2 8;193641509=53 11 2 8;120944444=54 7 2 8;190055556=54 11 2 8;101781818=55 6 2 8;118745455=55 7 2 8;135709091=55 8 2 8;152672727=55 9 2 8;149946429=56 9 2 8;183267857=56 11 2 8;114578947=57 7 2 8;130947368=57 8 2 8;163684211=57 10 2 8;180052632=57 11 2 8;112603448=58 7 2 8;144775862=58 9 2 8;176948276=58 11 2 8;110694915=59 7 2 8;126508475=59 8 2 8;142322034=59 9 2 8;158135593=59 10 2 8;173949153=59 11 2 8;189762712=59 12 2 8;108850000=60 7 2 8;171050000=60 11 2 8;107065574=61 7 2 8;122360656=61 8 2 8;137655738=61 9 2 8;152950820=61 10 2 8;168245902=61 11 2 8;183540984=61 12 2 8;198836066=61 13 2 8;105338710=62 7 2 8;135435484=62 9 2 8;165532258=62 11 2 8;195629032=62 13 2 8;118476190=63 8 2 8;148095238=63 10 2 8;162904762=63 11 2 8;192523810=63 13 2 8;102046875=64 7 2 8;131203125=64 9 2 8;160359375=64 11 2 8;189515625=64 13 2 8;100476923=65 7 2 8;114830769=65 8 2 8;129184615=65 9 2 8;157892308=65 11 2 8;172246154=65 12 2 8;183772727=66 13 2 8;111402985=67 8 2 8;125328358=67 9 2 8;139253731=67 10 2 8;153179104=67 11 2 8;167104478=67 12 2 8;181029851=67 13 2 8;194955224=67 14 2 8;123485294=68 9 2 8;150926471=68 11 2 8;178367647=68 13 2 8;108173913=69 8 2 8;135217391=69 10 2 8;148739130=69 11 2 8;175782609=69 13 2 8;189304348=69 14 2 8;119957143=70 9 2 8;146614286=70 11 2 8;173271429=70 13 2 8;105126761=71 8 2 8;118267606=71 9 2 8;131408451=71 10 2 8;144549296=71 11 2 8;157690141=71 12 2 8;170830986=71 13 2 8;183971831=71 14 2 8;197112676=71 15 2 8;142541667=72 11 2 8;168458333=72 13 2 8;102246575=73 8 2 8;115027397=73 9 2 8;127808219=73 10 2 8;140589041=73 11 2 8;153369863=73 12 2 8;166150685=73 13 2 8;178931507=73 14 2 8;191712329=73 15 2 8;113472973=74 9 2 8;138689189=74 11 2 8;163905405=74 13 2 8;189121622=74 15 2 8;136840000=75 11 2 8;161720000=75 13 2 8;174160000=75 14 2 8;199040000=75 16 2 8;110486842=76 9 2 8;135039474=76 11 2 8;159592105=76 13 2 8;184144737=76 15 2 8;109051948=77 9 2 8;121168831=77 10 2 8;145402597=77 12 2 8;157519481=77 13 2 8;181753247=77 15 2 8;193870130=77 16 2 8;131576923=78 11 2 8;106291139=79 9 2 8;118101266=79 10 2 8;129911392=79 11 2 8;141721519=79 12 2 8;153531646=79 13 2 8;165341772=79 14 2 8;177151899=79 15 2 8;188962025=79 16 2 8;104962500=80 9 2 8;128287500=80 11 2 8;151612500=80 13 2 8;198262500=80 17 2 8;115185185=81 10 2 8;126703704=81 11 2 8;149740741=81 13 2 8;161259259=81 14 2 8;184296296=81 16 2 8;195814815=81 17 2 8;102402439=82 9 2 8;125158537=82 11 2 8;147914634=82 13 2 8;170670732=82 15 2 8;193426829=82 17 2 8;101168675=83 9 2 8;112409639=83 10 2 8;123650602=83 11 2 8;134891566=83 12 2 8;146132530=83 13 2 8;157373494=83 14 2 8;168614458=83 15 2 8;179855422=83 16 2 8;191096386=83 17 2 8;122178571=84 11 2 8;144392857=84 13 2 8;188821429=84 17 2 8;120741176=85 11 2 8;131717647=85 12 2 8;142694118=85 13 2 8;153670588=85 14 2 8;175623529=85 16 2 8;197576471=85 18 2 8;119337209=86 11 2 8;141034884=86 13 2 8;162732558=86 15 2 8;184430233=86 17 2 8;107241379=87 10 2 8;117965517=87 11 2 8;139413793=87 13 2 8;150137931=87 14 2 8;171586207=87 16 2 8;182310345=87 17 2 8;137829545=88 13 2 8;159034091=88 15 2 8;180238636=88 17 2 8;104831461=89 10 2 8;115314607=89 11 2 8;125797753=89 12 2 8;136280899=89 13 2 8;146764045=89 14 2 8;157247191=89 15 2 8;167730337=89 16 2 8;178213483=89 17 2 8;188696629=89 18 2 8;199179775=89 19 2 8;114033333=90 11 2 8;134766667=90 13 2 8;176233333=90 17 2 8;196966667=90 19 2 8;102527473=91 10 2 8;112780220=91 11 2 8;123032967=91 12 2 8;153791209=91 15 2 8;164043956=91 16 2 8;174296703=91 17 2 8;184549451=91 18 2 8;194802198=91 19 2 8;111554348=92 11 2 8;131836957=92 13 2 8;152119565=92 15 2 8;172402174=92 17 2 8;192684783=92 19 2 8;100322581=93 10 2 8;110354839=93 11 2 8;130419355=93 13 2 8;140451613=93 14 2 8;160516129=93 16 2 8;170548387=93 17 2 8;190612903=93 19 2 8;" />
  <parameter name="AXI4_USER_DATA_ENABLE" value="false" />
  <parameter name="DEBUG_TOOLS_EN" value="true" />
  <parameter name="MEM_CKE_WIDTH" value="1" />
  <parameter name="LPDDR4_MEM_DQS_T_WIDTH" value="4" />
  <parameter name="MEM_USER_READ_LATENCY_CYC" value="5" />
  <parameter name="DDR4_MEM_DEVICE_CHIP_ID_WIDTH" value="0" />
  <parameter
     name="LPDDR_LPDDR4_SKIP_CAL_DEFAULTS_TX_SERIALIZER_RATE"
     value="HALF_RATE" />
  <parameter name="DDR5_MEM_DEVICE_TCCD_L_CYC" value="8" />
  <parameter name="LPDDR_LPDDR5_SKIP_CAL_DEFAULTS_AC_VFIFO_VALUE" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pin_locations.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_cpa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pll.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_hmc_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_hmc_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_c2p_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_p2c_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_c2p_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_p2c_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_noc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_byte.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_byte_ctrl.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_bufs_mem.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/phy_arch_fp_interface.svh"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_reftree.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_cpa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_hmc_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_hmc_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_pa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_pll.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_noc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_bufs_mem.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_top.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_byte.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_byte_ctrl.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_fbr_axi_adapter_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_fbr_axi_adapter_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_parameters.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_pins.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_utils.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_mc_wide_seq_pt_synth.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_mc_wide_seq_pt_synth.txt"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pin_locations.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_cpa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pll.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_hmc_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_hmc_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_pa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_c2p_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_p2c_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_c2p_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_p2c_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_fa_noc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_byte.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_byte_ctrl.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_atom_attr_bufs_mem.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/phy_arch_fp_interface.svh"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_reftree.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_cpa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_hmc_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_hmc_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_pa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_pll.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_noc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_bufs_mem.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_hmc.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_fa_lane.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_top.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_byte.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_atom_inst_byte_ctrl.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_fbr_axi_adapter_wide.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_phy_arch_fp_fbr_axi_adapter_slim.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_parameters.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_pins.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_timing_utils.tcl"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_mc_wide_seq_pt_synth.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_phy_arch_fp_610/synth/ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai_mc_wide_seq_pt_synth.txt"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_phy_arch/fp/emif_ph2_phy_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi"
     as="arch_0" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai"</message>
  </messages>
 </entity>
 <entity
   kind="emif_ph2_cal"
   version="4.1.0"
   name="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi">
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION" value="IO96B" />
  <parameter
     name="SYS_INFO_DEVICE_FAMILY_VARIANT"
     value="E-Series with Quad HPS and with XCVR" />
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES" value="MAIN_SM7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="MAIN_SM7_REVA" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="SYS_INFO_DEVICE_GROUP" value="B" />
  <parameter name="FPGA_SPEEDGRADE" value="6" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER_FIXED" />
  <parameter name="INSTANCE_ID" value="0" />
  <parameter name="IS_PART_OF_BANK_ADJACENT_PAIR" value="false" />
  <parameter name="LOCKSTEP_ENABLE" value="false" />
  <parameter name="PORT_S_AXIL_MODE" value="PORT_S_AXIL_MODE_FAB" />
  <parameter name="FPGA_FAMILY" value="FAMILY_SUNDANCEMESA" />
  <parameter name="INSTANCE_NAME" value="calip_0" />
  <parameter name="SYS_INFO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="NUM_CALBUS_PLLS" value="0" />
  <parameter name="DEBUG_TOOLS_EN" value="true" />
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID" value="0" />
  <parameter name="NUM_CALBUS_PERIPHS" value="1" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="PORT_M_AXIL_ENABLE" value="false" />
  <parameter name="BANK_ADJACENT_PAIR_ID" value="0" />
  <parameter name="PORT_AXIL_ADDRESS_WIDTH" value="27" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal/emif_ph2_cal_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal_arch/fp/emif_ph2_cal_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/alt_mem_if/alt_mem_if_jtag_master/alt_mem_if_jtag_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/intel_noc_initiator_fp/ip_axi4lite_injector/intel_axi4lite_injector_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi"
     as="calip_0" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="emif_ph2_cal_arch_fp"
   version="4.1.0"
   name="ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y">
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION" value="IO96B" />
  <parameter
     name="SYS_INFO_DEVICE_FAMILY_VARIANT"
     value="E-Series with Quad HPS and with XCVR" />
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES" value="MAIN_SM7" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="MAIN_SM7_REVA" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="SYS_INFO_DEVICE_GROUP" value="B" />
  <parameter name="FPGA_SPEEDGRADE" value="6" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER_FIXED" />
  <parameter name="INSTANCE_ID" value="0" />
  <parameter name="IS_PART_OF_BANK_ADJACENT_PAIR" value="false" />
  <parameter name="LOCKSTEP_ENABLE" value="false" />
  <parameter name="PORT_S_AXIL_MODE" value="PORT_S_AXIL_MODE_FAB" />
  <parameter name="FPGA_FAMILY" value="FAMILY_SUNDANCEMESA" />
  <parameter name="INSTANCE_NAME" value="calip_0" />
  <parameter name="SYS_INFO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="NUM_CALBUS_PLLS" value="0" />
  <parameter name="DEBUG_TOOLS_EN" value="true" />
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID" value="0" />
  <parameter name="NUM_CALBUS_PERIPHS" value="1" />
  <parameter name="IS_HPS" value="false" />
  <parameter name="PORT_M_AXIL_ENABLE" value="false" />
  <parameter name="BANK_ADJACENT_PAIR_ID" value="0" />
  <parameter name="PORT_AXIL_ADDRESS_WIDTH" value="27" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_iossm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_seq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_fa_c2p_ssm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_fa_p2c_ssm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/altera_emif_cal_gearbox_bidir.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/cal_arch_fp_atom_inst_fa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_top.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_atom_inst_iossm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_atom_inst_seq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/iossm_cal_boot.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/iossm_cal.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/user_mailbox_ipxact.xml"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_iossm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_seq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_fa_c2p_ssm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_atom_attr_fa_p2c_ssm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/altera_emif_cal_gearbox_bidir.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/cal_arch_fp_atom_inst_fa.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_top.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_atom_inst_iossm.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y_cal_arch_fp_atom_inst_seq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/iossm_cal_boot.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/iossm_cal.hex"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/emif_ph2_cal_arch_fp_410/synth/user_mailbox_ipxact.xml"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/emif_ph2/ip_cal_arch/fp/emif_ph2_cal_arch_fp_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="cal_arch_0" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y"</message>
  </messages>
 </entity>
 <entity
   kind="alt_mem_if_jtag_master"
   version="19.1"
   name="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/alt_mem_if_jtag_master_191/synth/ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/alt_mem_if_jtag_master_191/synth/ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/alt_mem_if/alt_mem_if_jtag_master/alt_mem_if_jtag_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="jamb" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="intel_axi4lite_injector"
   version="1.0.0"
   name="ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq">
  <parameter
     name="NOC_INIU21_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SYS_INFO_DEVICE_IOBANK_REVISION" value="IO96B" />
  <parameter
     name="SYS_INFO_DEVICE_FAMILY_VARIANT"
     value="E-Series with Quad HPS and with XCVR" />
  <parameter name="SYS_INFO_DEVICE_DIE_TYPES" value="MAIN_SM7" />
  <parameter
     name="NOC_INIU16_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="AXI4LITE_QOS" value="0" />
  <parameter name="SYS_INFO_DEVICE_DIE_REVISIONS" value="MAIN_SM7_REVA" />
  <parameter
     name="NOC_INIU12_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU9_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU6_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU0_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU22_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SELECT_NOC" value="Fabric" />
  <parameter
     name="NOC_INIU15_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU14_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="NUM_ACTIVE_AXI4LITE_S_INTERFACES" value="2" />
  <parameter name="BUFFER_AXI4_S_READ_RESPONSES" value="false" />
  <parameter
     name="NOC_INIU7_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU8_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU13_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="NUM_AXI4LITE_IF" value="0" />
  <parameter name="AXI4_S_TRANSFER_MULTIPLE" value="9" />
  <parameter name="SYS_INFO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="6" />
  <parameter
     name="NOC_INIU7_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU22_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU16_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU14_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter
     name="NOC_INIU9_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU17_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="INDIVIDUAL_AXI_CLKRESET" value="true" />
  <parameter
     name="NOC_INIU12_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU19_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU4_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SYS_INFO_DEVICE_SUPPORTS_VID" value="0" />
  <parameter name="NOC_QOS_MODE" value="NOC_QOS_MODE_SOCKET" />
  <parameter
     name="NOC_INIU11_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="AXI4_USER_DATA_EN" value="false" />
  <parameter
     name="NOC_INIU2_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="INDEPENDENT_WIDE_INTERFACE_CLOCK" value="true" />
  <parameter
     name="NOC_INIU11_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU1_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="NOC_INIU18_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="SYS_INFO_DEVICE_GROUP" value="B" />
  <parameter name="FPGA_SPEEDGRADE" value="-1" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER_FIXED" />
  <parameter
     name="NOC_INIU20_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU3_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU5_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="NUM_AXI4_IF" value="1" />
  <parameter
     name="NOC_INIU10_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="NOC_QOS_WRITE_PRIORITY" value="0" />
  <parameter
     name="NOC_INIU2_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU17_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU19_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="AXI4_HANDSHAKE" value="AXI4_HANDSHAKE_STANDARD" />
  <parameter
     name="NOC_INIU4_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU3_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="FPGA_FAMILY" value="FAMILY_INVALID" />
  <parameter
     name="NOC_INIU6_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU8_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU18_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter
     name="NOC_INIU_ADAPTER_DATA_WIDTH"
     value="NOC_INIU_ADAPTER_DATA_WIDTH_256_BITS" />
  <parameter
     name="NOC_INIU13_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="INIU_AXI4_ADDR_WIDTH" value="32" />
  <parameter name="ENABLE_SECURITY" value="OFF" />
  <parameter
     name="NOC_INIU10_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU1_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <parameter name="NUM_ACTIVE_AXI4_S_INTERFACES" value="0" />
  <parameter
     name="NOC_INIU20_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="NOC_AXI_PIPELINE_CNT" value="4" />
  <parameter
     name="NOC_INIU0_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU5_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter name="AXI4_DATA_MODE" value="AXI4_DATA_MODE_256" />
  <parameter name="NOC_QOS_READ_PRIORITY" value="0" />
  <parameter
     name="NOC_INIU15_THROTTLE_MODE_WR"
     value="NOC_INIU_THROTTLE_MODE_WR_STATIC_BW_100" />
  <parameter
     name="NOC_INIU21_THROTTLE_MODE_RD"
     value="NOC_INIU_THROTTLE_MODE_RD_STATIC_BW_100" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq_readme.txt"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_dcfifo_s.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_util.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_ph2.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq_readme.txt"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_dcfifo_s.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_util.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/intel_axi4lite_injector_100/synth/intel_axi4lite_injector_ph2.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/intel_noc_initiator_fp/ip_axi4lite_injector/intel_axi4lite_injector_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.shared.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-text-1.10.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/commons-lang3-3.12.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/guava-32.0.1-jre.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jfreechart-1.5.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-swing-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-common-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-api.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-jxc.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-runtime.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jaxb-xjc.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/codemodel.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/dtd-parser.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/FastInfoset.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-runtime.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/istack-commons-tools.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/javax.activation-api.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/relaxng-datatype.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/rngom.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/stax-ex.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/txw2.jar" />
   <file path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/xsom.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/failureaccess-1.0.1.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/listenablefuture-9999.0-empty-to-avoid-conflict-with-guava.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/jsr305-3.0.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/checker-qual-3.33.0.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/j2objc-annotations-2.8.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/docking-frames-core-1.1.2_20c.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/antlr4-runtime-4.7.2.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.ddmwriter.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.intel.quartus.dni.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/qsys/lib/com.altera.tcl.interpreter.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="arbit" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {jamb_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jamb_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jamb_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jamb_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jamb_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jamb_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jamb_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jamb_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jamb_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jamb_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jamb_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jamb_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jamb_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jamb_master_translator} {USE_READ} {1};set_instance_parameter_value {jamb_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jamb_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jamb_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jamb_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jamb_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jamb_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jamb_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jamb_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jamb_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jamb_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jamb_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jamb_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jamb_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jamb_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jamb_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jamb_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jamb_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jamb_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jamb_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jamb_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jamb_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jamb_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jamb_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jamb_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jamb_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jamb_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jamb_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jamb_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jamb_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jamb_master_translator} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jamb_master_translator} {USE_OUTPUTENABLE} {0};add_instance {jamb_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jamb_master_agent} {PKT_WUNIQUE} {110};set_instance_parameter_value {jamb_master_agent} {PKT_DOMAIN_H} {109};set_instance_parameter_value {jamb_master_agent} {PKT_DOMAIN_L} {108};set_instance_parameter_value {jamb_master_agent} {PKT_SNOOP_H} {107};set_instance_parameter_value {jamb_master_agent} {PKT_SNOOP_L} {104};set_instance_parameter_value {jamb_master_agent} {PKT_BARRIER_H} {103};set_instance_parameter_value {jamb_master_agent} {PKT_BARRIER_L} {102};set_instance_parameter_value {jamb_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {jamb_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {jamb_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {jamb_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {jamb_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {jamb_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {jamb_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {jamb_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {jamb_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jamb_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jamb_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jamb_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jamb_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {jamb_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {jamb_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jamb_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jamb_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jamb_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jamb_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jamb_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jamb_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jamb_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jamb_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jamb_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jamb_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jamb_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jamb_master_agent} {PKT_POISON_H} {111};set_instance_parameter_value {jamb_master_agent} {PKT_POISON_L} {111};set_instance_parameter_value {jamb_master_agent} {PKT_DATACHK_H} {112};set_instance_parameter_value {jamb_master_agent} {PKT_DATACHK_L} {112};set_instance_parameter_value {jamb_master_agent} {PKT_ADDRCHK_H} {115};set_instance_parameter_value {jamb_master_agent} {PKT_ADDRCHK_L} {114};set_instance_parameter_value {jamb_master_agent} {PKT_SAI_H} {116};set_instance_parameter_value {jamb_master_agent} {PKT_SAI_L} {116};set_instance_parameter_value {jamb_master_agent} {PKT_EOP_OOO} {117};set_instance_parameter_value {jamb_master_agent} {PKT_SOP_OOO} {118};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {jamb_master_agent} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {jamb_master_agent} {PKT_USER_DATA_H} {113};set_instance_parameter_value {jamb_master_agent} {PKT_USER_DATA_L} {113};set_instance_parameter_value {jamb_master_agent} {ST_DATA_W} {126};set_instance_parameter_value {jamb_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {jamb_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jamb_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jamb_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jamb_master_agent} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jamb_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;arbit.s0_axi4lite&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jamb_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {jamb_master_agent} {ID} {0};set_instance_parameter_value {jamb_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {jamb_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jamb_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jamb_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jamb_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jamb_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jamb_master_agent} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {jamb_master_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {jamb_master_agent} {ROLE_BASED_USER} {0};add_instance {arbit_s0_axi4lite_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_QOS_H} {86};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_QOS_L} {86};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_H} {31};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DOMAIN_L} {108};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DOMAIN_H} {109};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SNOOP_L} {104};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SNOOP_H} {107};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BARRIER_L} {102};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_BARRIER_H} {103};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_WUNIQUE} {110};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_EOP_OOO} {117};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SOP_OOO} {118};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_POISON_H} {111};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_POISON_L} {111};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATACHK_H} {112};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_DATACHK_L} {112};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDRCHK_H} {115};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_ADDRCHK_L} {114};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SAI_H} {116};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_SAI_L} {116};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_USER_DATA_H} {113};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PKT_USER_DATA_L} {113};set_instance_parameter_value {arbit_s0_axi4lite_agent} {SAI_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ST_DATA_W} {126};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arbit_s0_axi4lite_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {arbit_s0_axi4lite_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ID} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_DATA_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {SYNC_RESET} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {ENABLE_OOO} {0};set_instance_parameter_value {arbit_s0_axi4lite_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {126};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {126};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {126};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {jamb_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jamb_master_limiter} {SYNC_RESET} {0};set_instance_parameter_value {jamb_master_limiter} {PKT_DEST_ID_H} {88};set_instance_parameter_value {jamb_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jamb_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jamb_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jamb_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jamb_master_limiter} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {jamb_master_limiter} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_SEQ_H} {125};set_instance_parameter_value {jamb_master_limiter} {PKT_TRANS_SEQ_L} {119};set_instance_parameter_value {jamb_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jamb_master_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {jamb_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jamb_master_limiter} {ST_DATA_W} {126};set_instance_parameter_value {jamb_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {jamb_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {jamb_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jamb_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {jamb_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jamb_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jamb_master_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jamb_master_limiter} {REORDER} {0};set_instance_parameter_value {jamb_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {jamb_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {jamb_master_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {126};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {0};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {126};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {126};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {0};add_instance {arbit_s0_axi4lite_aresetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {arbit_s0_axi4lite_aresetn_reset_bridge} {SYNC_RESET} {0};add_instance {jamb_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jamb_master_translator_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clk_bridge_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_3_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_3_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_3_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {jamb_master_translator.avalon_universal_master_0} {jamb_master_agent.av} {avalon};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {domainAlias} {};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_translator.avalon_universal_master_0/jamb_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {arbit_s0_axi4lite_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/arbit_s0_axi4lite_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {arbit_s0_axi4lite_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/arbit_s0_axi4lite_agent.read_cp} {qsys_mm.command};add_connection {jamb_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_agent.cp/router.sink} {qsys_mm.command};add_connection {arbit_s0_axi4lite_agent.write_rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_s0_axi4lite_agent.write_rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {arbit_s0_axi4lite_agent.read_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_s0_axi4lite_agent.read_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {jamb_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/jamb_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jamb_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {jamb_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/jamb_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jamb_master_limiter.rsp_src} {jamb_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jamb_master_limiter.rsp_src/jamb_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux.sink1} {qsys_mm.response};add_connection {jamb_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jamb_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {arbit_s0_axi4lite_agent.reset_sink} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {arbit_s0_axi4lite_aresetn_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_translator.reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_agent.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {jamb_master_limiter.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {jamb_master_translator_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_translator.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_agent.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_limiter.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_bridge_out_clk_clock_bridge.out_clk} {jamb_master_translator_reset_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {arbit_s0_axi4lite_agent.clock_sink} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_bridge_out_clk_3_clock_bridge.out_clk} {arbit_s0_axi4lite_aresetn_reset_bridge.clk} {clock};add_interface {jamb_master} {avalon} {slave};set_interface_property {jamb_master} {EXPORT_OF} {jamb_master_translator.avalon_anti_master_0};add_interface {arbit_s0_axi4lite} {axi4lite} {master};set_interface_property {arbit_s0_axi4lite} {EXPORT_OF} {arbit_s0_axi4lite_agent.altera_axi_master};add_interface {arbit_s0_axi4lite_aresetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {arbit_s0_axi4lite_aresetn_reset_bridge_in_reset} {EXPORT_OF} {arbit_s0_axi4lite_aresetn_reset_bridge.in_reset};add_interface {jamb_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jamb_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {jamb_master_translator_reset_reset_bridge.in_reset};add_interface {clk_bridge_out_clk} {clock} {slave};set_interface_property {clk_bridge_out_clk} {EXPORT_OF} {clk_bridge_out_clk_clock_bridge.in_clk};add_interface {clk_bridge_out_clk_3} {clock} {slave};set_interface_property {clk_bridge_out_clk_3} {EXPORT_OF} {clk_bridge_out_clk_3_clock_bridge.in_clk};set_module_assignment {interconnect_id.arbit.s0_axi4lite} {0};set_module_assignment {interconnect_id.jamb.master} {0};" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_mm_interconnect_1920/synth/ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_mm_interconnect_1920/synth/ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE6SR0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {arbit_m_axi4_translator} {altera_merlin_axi_translator};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWCACHE} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARCACHE} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RID} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {arbit_m_axi4_translator} {M0_ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_translator} {DATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_translator} {M0_SAI_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_SAI_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {USER_DATA_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {M0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_USER_ADDRCHK_WIDTH} {4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {S0_READ_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {M0_READ_ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_translator} {S0_READ_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {M0_READ_DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {arbit_m_axi4_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {arbit_m_axi4_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {arbit_m_axi4_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_m_axi4_translator} {SYNC_RESET} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_AWUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_ARUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_WUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_M0_RUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_AWUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_ARUSER_SAI} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_WUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_DATA} {0};set_instance_parameter_value {arbit_m_axi4_translator} {USE_S0_RUSER_POISON} {0};set_instance_parameter_value {arbit_m_axi4_translator} {REGENERATE_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_translator} {ROLE_BASED_USER} {0};add_instance {arbit_m_axi4_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {arbit_m_axi4_agent} {ID_WIDTH} {7};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_USER_WIDTH} {11};set_instance_parameter_value {arbit_m_axi4_agent} {DATA_USER_WIDTH} {32};set_instance_parameter_value {arbit_m_axi4_agent} {SAI_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {arbit_m_axi4_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {arbit_m_axi4_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {arbit_m_axi4_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {arbit_m_axi4_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {arbit_m_axi4_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {arbit_m_axi4_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BEGIN_BURST} {398};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_CACHE_H} {418};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_CACHE_L} {415};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_SIDEBAND_H} {365};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_SIDEBAND_L} {355};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_PROTECTION_H} {414};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_PROTECTION_L} {412};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_SIZE_H} {352};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_SIZE_L} {350};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_TYPE_H} {354};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURST_TYPE_L} {353};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURSTWRAP_H} {349};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BURSTWRAP_L} {340};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTE_CNT_H} {339};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_H} {255};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SRC_ID_H} {403};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SRC_ID_L} {403};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DEST_ID_H} {404};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DEST_ID_L} {404};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_THREAD_ID_H} {411};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_THREAD_ID_L} {405};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_QOS_L} {399};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_QOS_H} {402};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_SIDEBAND_H} {397};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATA_SIDEBAND_L} {366};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DOMAIN_H} {431};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DOMAIN_L} {430};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SNOOP_H} {429};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SNOOP_L} {426};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BARRIER_H} {425};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_BARRIER_L} {424};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_WUNIQUE} {432};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_EOP_OOO} {439};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SOP_OOO} {440};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_POISON_H} {433};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_POISON_L} {433};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATACHK_H} {434};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_DATACHK_L} {434};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDRCHK_H} {437};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_ADDRCHK_L} {436};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SAI_H} {438};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_SAI_L} {438};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_SEQ_H} {441};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_TRANS_SEQ_L} {441};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_USER_DATA_H} {435};set_instance_parameter_value {arbit_m_axi4_agent} {PKT_USER_DATA_L} {435};set_instance_parameter_value {arbit_m_axi4_agent} {ST_DATA_W} {442};set_instance_parameter_value {arbit_m_axi4_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {arbit_m_axi4_agent} {ID} {0};set_instance_parameter_value {arbit_m_axi4_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cal_arch_0.s0_axi4lite_axi4_lite&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {arbit_m_axi4_agent} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {arbit_m_axi4_agent} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_QOS_H} {150};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_QOS_L} {147};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_THREAD_ID_H} {159};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_THREAD_ID_L} {153};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_CACHE_H} {166};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_CACHE_L} {163};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_SIDEBAND_H} {145};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_SIDEBAND_L} {114};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_SIDEBAND_H} {113};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_SIDEBAND_L} {103};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_PROTECTION_H} {162};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_PROTECTION_L} {160};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SRC_ID_H} {151};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SRC_ID_L} {151};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DEST_ID_H} {152};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DEST_ID_L} {152};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DOMAIN_L} {178};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DOMAIN_H} {179};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SNOOP_L} {174};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SNOOP_H} {177};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BARRIER_L} {172};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_BARRIER_H} {173};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_WUNIQUE} {180};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_POISON_H} {181};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_POISON_L} {181};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATACHK_H} {182};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_DATACHK_L} {182};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDRCHK_H} {185};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_ADDRCHK_L} {184};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SAI_H} {186};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_SAI_L} {186};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_SEQ_H} {189};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_TRANS_SEQ_L} {189};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_USER_DATA_H} {183};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PKT_USER_DATA_L} {183};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {SAI_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDRCHK_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USER_DATA_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ADDR_WIDTH} {27};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ID} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_DATA_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {SYNC_RESET} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent} {REORDER_BUFFER} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {319};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {414};set_instance_parameter_value {router} {PKT_PROTECTION_L} {412};set_instance_parameter_value {router} {PKT_DEST_ID_H} {404};set_instance_parameter_value {router} {PKT_DEST_ID_L} {404};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router} {PKT_TRANS_READ} {323};set_instance_parameter_value {router} {ST_DATA_W} {442};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {319};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {414};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {412};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {404};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {404};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_001} {ST_DATA_W} {442};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {162};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {160};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {152};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {190};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {162};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {160};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {152};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {152};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {190};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BEGIN_BURST} {146};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SAI_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SAI_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_EOP_OOO} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PKT_SOP_OOO} {90};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {OUT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {442};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {442};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {442};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {442};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {442};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {442};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {442};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {442};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {0};set_instance_parameter_value {rsp_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux_001} {PKT_EOP_OOO} {76};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_EOP_OOO} {439};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_SOP_OOO} {440};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_EOP_OOO} {439};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_SOP_OOO} {440};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {420};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {419};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {421};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {423};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_ST_DATA_W} {442};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {168};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {167};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {169};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {171};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_EOP_OOO} {187};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_SOP_OOO} {188};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_ST_DATA_W} {190};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter} {SYNC_RESET} {0};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {442};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {0};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {0};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {0};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {442};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {442};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {0};add_instance {arbit_m_axi4_aresetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {arbit_m_axi4_aresetn_reset_bridge} {SYNC_RESET} {0};add_instance {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {cal_arch_0_s0_axi4lite_rst_n_reset_bridge} {SYNC_RESET} {0};add_instance {clk_bridge_out_clk_2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_2_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_bridge_out_clk_1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_bridge_out_clk_1_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_bridge_out_clk_1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {arbit_m_axi4_translator.m0} {arbit_m_axi4_agent.altera_axi_slave} {avalon};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_translator.m0/arbit_m_axi4_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {arbit_m_axi4_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/arbit_m_axi4_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {arbit_m_axi4_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/arbit_m_axi4_agent.read_rp} {qsys_mm.response};add_connection {arbit_m_axi4_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_m_axi4_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {arbit_m_axi4_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {arbit_m_axi4_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0} {cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.write_cp} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0} {cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.source0/cal_arch_0_s0_axi4lite_axi4_lite_agent.read_cp} {qsys_mm.command};add_connection {router_002.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.src/cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {arbit_m_axi4_translator.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {arbit_m_axi4_agent.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {arbit_m_axi4_aresetn_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_agent.reset_sink} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_translator.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_agent.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_bridge_out_clk_2_clock_bridge.out_clk} {arbit_m_axi4_aresetn_reset_bridge.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_agent.clock_sink} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter.cr0} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter.cr0} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter.clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_bridge_out_clk_1_clock_bridge.out_clk} {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.clk} {clock};add_interface {arbit_m_axi4} {axi4} {slave};set_interface_property {arbit_m_axi4} {EXPORT_OF} {arbit_m_axi4_translator.s0};add_interface {cal_arch_0_s0_axi4lite_axi4_lite} {axi4lite} {master};set_interface_property {cal_arch_0_s0_axi4lite_axi4_lite} {EXPORT_OF} {cal_arch_0_s0_axi4lite_axi4_lite_agent.altera_axi_master};add_interface {arbit_m_axi4_aresetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {arbit_m_axi4_aresetn_reset_bridge_in_reset} {EXPORT_OF} {arbit_m_axi4_aresetn_reset_bridge.in_reset};add_interface {cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {cal_arch_0_s0_axi4lite_rst_n_reset_bridge_in_reset} {EXPORT_OF} {cal_arch_0_s0_axi4lite_rst_n_reset_bridge.in_reset};add_interface {clk_bridge_out_clk_2} {clock} {slave};set_interface_property {clk_bridge_out_clk_2} {EXPORT_OF} {clk_bridge_out_clk_2_clock_bridge.in_clk};add_interface {clk_bridge_out_clk_1} {clock} {slave};set_interface_property {clk_bridge_out_clk_1} {EXPORT_OF} {clk_bridge_out_clk_1_clock_bridge.in_clk};set_module_assignment {interconnect_id.arbit.m_axi4} {0};set_module_assignment {interconnect_id.cal_arch_0.s0_axi4lite_axi4_lite} {0};" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_mm_interconnect_1920/synth/ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_mm_interconnect_1920/synth/ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="rst_controller" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_jtag_dc_streaming"
   version="19.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_jtag_interface"</message>
  </messages>
 </entity>
 <entity
   kind="timing_adapter"
   version="19.4.0"
   name="ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/timing_adapter_1940/synth/ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/timing_adapter_1940/synth/ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="timing_adt" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_bytes_to_packets"
   version="19.2.2"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="b2p" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_bytes_to_packets"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_packets_to_bytes"
   version="19.2.2"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="p2b" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_st_packets_to_bytes"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_packets_to_master"
   version="19.2.2"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="transacto" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: altera_avalon_packets_to_master"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/channel_adapter_1921/synth/ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/channel_adapter_1921/synth/ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="b2p_adapter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"</message>
  </messages>
 </entity>
 <entity
   kind="channel_adapter"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/channel_adapter_1921/synth/ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/channel_adapter_1921/synth/ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="p2b_adapter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_master_translator_192/synth/ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_master_translator_192/synth/ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="jamb_master_translator" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_master_agent_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_master_agent_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="jamb_master_agent" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq">
  <parameter name="PKT_SNOOP_L" value="104" />
  <parameter name="PKT_SNOOP_H" value="107" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="1" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="112" />
  <parameter name="PKT_SAI_H" value="116" />
  <parameter name="PKT_WUNIQUE" value="110" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="115" />
  <parameter name="PKT_SOP_OOO" value="118" />
  <parameter name="USE_DATA_USER" value="0" />
  <parameter name="PKT_USER_DATA_H" value="113" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ADDRCHK_L" value="114" />
  <parameter name="PKT_USER_DATA_L" value="113" />
  <parameter name="USER_DATA_WIDTH" value="1" />
  <parameter name="PKT_EOP_OOO" value="117" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(125:119) sop_ooo(118) eop_ooo(117) sai(116) addrchk(115:114) user_data(113) datachk(112) poison(111) wunique(110) domain(109:108) snoop(107:104) barrier(103:102) ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_POISON_H" value="111" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="99" />
  <parameter name="PKT_DOMAIN_H" value="109" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="101" />
  <parameter name="PKT_DOMAIN_L" value="108" />
  <parameter name="PKT_POISON_L" value="111" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="116" />
  <parameter name="PKT_BARRIER_H" value="103" />
  <parameter name="PKT_DATACHK_H" value="112" />
  <parameter name="PKT_BARRIER_L" value="102" />
  <parameter name="PKT_TRANS_SEQ_L" value="119" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="PKT_TRANS_SEQ_H" value="125" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_gtyc2oq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="arbit_s0_axi4lite_agent" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x100000000,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="router" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="6" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="jamb_master_limiter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"</message>
  </messages>
 </entity>
 <entity
   kind="hs_clk_xer"
   version="19.4.0"
   name="ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="126" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_translator"
   version="19.5.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_translator_1950/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_translator_1950/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="arbit_m_axi4_translator" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="19.8.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla">
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_master_ni_1980/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_master_ni_1980/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="arbit_m_axi4_agent" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y">
  <parameter name="PKT_SNOOP_L" value="174" />
  <parameter name="PKT_SNOOP_H" value="177" />
  <parameter name="WRITE_ACCEPTANCE_CAPABILITY" value="1" />
  <parameter name="REORDER_BUFFER" value="0" />
  <parameter name="PKT_DATACHK_L" value="182" />
  <parameter name="PKT_SAI_H" value="186" />
  <parameter name="PKT_WUNIQUE" value="180" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="PKT_ADDRCHK_H" value="185" />
  <parameter name="PKT_SOP_OOO" value="188" />
  <parameter name="USE_DATA_USER" value="0" />
  <parameter name="PKT_USER_DATA_H" value="183" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ADDRCHK_L" value="184" />
  <parameter name="PKT_USER_DATA_L" value="183" />
  <parameter name="USER_DATA_WIDTH" value="1" />
  <parameter name="PKT_EOP_OOO" value="187" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_POISON_H" value="181" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="USE_ADDR_USER" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="169" />
  <parameter name="PKT_DOMAIN_H" value="179" />
  <parameter name="SAI_WIDTH" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="171" />
  <parameter name="PKT_DOMAIN_L" value="178" />
  <parameter name="PKT_POISON_L" value="181" />
  <parameter name="ADDRCHK_WIDTH" value="1" />
  <parameter name="PKT_SAI_L" value="186" />
  <parameter name="PKT_BARRIER_H" value="173" />
  <parameter name="PKT_DATACHK_H" value="182" />
  <parameter name="PKT_BARRIER_L" value="172" />
  <parameter name="PKT_TRANS_SEQ_L" value="189" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="PKT_TRANS_SEQ_H" value="189" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <parameter name="READ_ACCEPTANCE_CAPABILITY" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/compare_eq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_response_mem_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_comp_sel_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_pri_mux_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/rd_sipo_plus_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_response_mem_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_comp_sel_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_pri_mux_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/wr_sipo_plus_zwvfj5y.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cal_arch_0_s0_axi4lite_axi4_lite_agent" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_wr">"Generating: my_altera_avalon_sc_fifo_wr"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_rd">"Generating: my_altera_avalon_sc_fifo_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rd">"Generating: my_altera_avalon_st_pipeline_stage_rd"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_wr">"Generating: my_altera_avalon_st_pipeline_stage_wr"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage_rp">"Generating: my_altera_avalon_st_pipeline_stage_rp"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8000000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="404" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="404" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="442" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="414" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="412" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="router" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="323" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="319" />
  <parameter name="PKT_DEST_ID_H" value="404" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="404" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="442" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="414" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="412" />
  <parameter name="PKT_TRANS_WRITE" value="322" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="router_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="152" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="152" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="190" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="162" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="160" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="router_002" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="152" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="152" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="190" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="162" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="160" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_router_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="router_003" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.3.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei">
  <parameter name="PKT_SAI_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="PKT_SAI_H" value="89" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cal_arch_0_s0_axi4lite_axi4_lite_wr_burst_adapter,cal_arch_0_s0_axi4lite_axi4_lite_rd_burst_adapter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="442" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_demultiplexer_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cmd_demux,cmd_demux_001,rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="442" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="442" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="324" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="423" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="421" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="171" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="169" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cal_arch_0_s0_axi4lite_axi4_lite_wr_rsp_width_adapter,cal_arch_0_s0_axi4lite_axi4_lite_rd_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="171" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="169" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="423" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(189) sop_ooo(188) eop_ooo(187) sai(186) addrchk(185:184) user_data(183) datachk(182) poison(181) wunique(180) domain(179:178) snoop(177:174) barrier(173:172) ori_burst_size(171:169) response_status(168:167) cache(166:163) protection(162:160) thread_id(159:153) dest_id(152) src_id(151) qos(150:147) begin_burst(146) data_sideband(145:114) addr_sideband(113:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(441) sop_ooo(440) eop_ooo(439) sai(438) addrchk(437:436) user_data(435) datachk(434) poison(433) wunique(432) domain(431:430) snoop(429:426) barrier(425:424) ori_burst_size(423:421) response_status(420:419) cache(418:415) protection(414:412) thread_id(411:405) dest_id(404) src_id(403) qos(402:399) begin_burst(398) data_sideband(397:366) addr_sideband(365:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="421" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="cal_arch_0_s0_axi4lite_axi4_lite_wr_cmd_width_adapter,cal_arch_0_s0_axi4lite_axi4_lite_rd_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"</message>
  </messages>
 </entity>
 <entity
   kind="hs_clk_xer"
   version="19.4.0"
   name="ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="442" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_clock_crosser.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq">
  <parameter name="FIFO_DEPTH" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="127" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="37" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="126" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq">
  <parameter name="FIFO_DEPTH" value="6" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_traffic_limiter_1921/synth/ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_sc_fifo"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna">
  <parameter name="FIFO_DEPTH" value="1" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="191" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"
     as="my_altera_avalon_sc_fifo_wr,my_altera_avalon_sc_fifo_rd" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_sc_fifo_1932/synth/ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
     as="fifo" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"
     as="my_altera_avalon_sc_fifo_wr" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"
     as="my_altera_avalon_sc_fifo_wr" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="37" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="0" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage"
   version="19.9.0"
   name="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="190" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_axi_slave_ni_1990/synth/ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.3.2"
   name="ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="190" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_merlin_burst_adapter_1932/synth/ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"</message>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.3.0"
   name="ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky">
  <generatedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_pipeline_stage_1930/synth/ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_pipeline_stage_1930/synth/ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
       attributes="" />
   <file
       path="/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/toolchains/opt/intelFPGA/24.1_pro/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"
     as="my_altera_avalon_st_pipeline_stage_rd" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"
     as="my_altera_avalon_st_pipeline_stage_wr" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"
     as="my_altera_avalon_st_pipeline_stage_rp" />
  <instantiator
     instantiator="ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="ed_synth_emif_ph2_inst">"Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"</message>
  </messages>
 </entity>
</deploy>
