# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../binaryHexDisplay.srcs/sources_1/new/sevenSegDecoder.vhd" \
"../../../../../lab2_template_tb.vhd" \

# Do not sort compile order
nosort
