// Seed: 4293315222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_9 = 0;
  output wire id_2;
  output wire id_1;
  wire id_6;
  ;
  wire id_7;
  final $signed(39);
  ;
  wire  id_8;
  logic id_9 = !-1'b0;
  logic id_10;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10
);
  wire id_12 = id_10;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
