EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# ADV7125BCPZ170-RL
#
DEF ADV7125BCPZ170-RL U 0 40 Y Y 4 L N
F0 "U" 0 200 50 H V L CNN
F1 "ADV7125BCPZ170-RL" 0 300 50 H V L CNN
F2 "Analog_Devices-ADV7125BCPZ170-RL-*" 0 400 50 H I L CNN
F3 "http://www.analog.com/static/imported-files/data_sheets/ADV7125.pdf" 0 500 50 H I L CNN
F4 "MO-220-VKKD-2" 0 600 50 H I L CNN "Code  JEDEC"
F5 "Manufacturer URL" 0 700 50 H I L CNN "Component Link 1 Description"
F6 "http://www.analog.com/en/index.html" 0 800 50 H I L CNN "Component Link 1 URL"
F7 "Package Specification" 0 900 50 H I L CNN "Component Link 3 Description"
F8 "http://www.analog.com/static/imported-files/packages/PKG_PDF/LFCSP(CP)/CP-48/CP_48_1.pdf" 0 1000 50 H I L CNN "Component Link 3 URL"
F9 "Product URL" 0 1100 50 H I L CNN "Component Link 4 Description"
F10 "http://www.analog.com/en/digital-to-analog-converters/da-converters/adv7125/products/product.html" 0 1200 50 H I L CNN "Component Link 4 URL"
F11 "Rev.C" 0 1300 50 H I L CNN "Datasheet Version"
F12 "5.25V" 0 1400 50 H I L CNN "Max V"
F13 "Surface Mount" 0 1500 50 H I L CNN "Mounting Technology"
F14 "485mW" 0 1600 50 H I L CNN "Op Pwr Diss"
F15 "48-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 7 x 7 mm Body, Very Thin Quad" 0 1700 50 H I L CNN "Package Description"
F16 "Jan-2005" 0 1800 50 H I L CNN "Package Version"
F17 "Reel" 0 1900 50 H I L CNN "Packing"
F18 "8" 0 2000 50 H I L CNN "Resolution Bits"
F19 "No" 0 2100 50 H I L CNN "Single Supply"
F20 "3" 0 2200 50 H I L CNN "DAC Outputs"
F21 "IC" 0 2300 50 H I L CNN "category"
F22 "13970281" 0 2400 50 H I L CNN "ciiva ids"
F23 "b06825de05421d46" 0 2500 50 H I L CNN "library id"
F24 "Analog Devices" 0 2600 50 H I L CNN "manufacturer"
F25 "CP-48-1" 0 2700 50 H I L CNN "package"
F26 "1387038452" 0 2800 50 H I L CNN "release date"
F27 "Yes" 0 2900 50 H I L CNN "rohs"
F28 "AFB2812D-D8D3-4CC7-9CFF-997F7F212C41" 0 3000 50 H I L CNN "vault revision"
F29 "yes" 0 3100 50 H I L CNN "imported"
DRAW
S 200 100 800 -800 1 1 0 f
S 200 100 800 -800 2 1 0 f
S 200 100 800 -800 3 1 0 f
S 200 100 1000 -1300 4 1 0 f
X ~IOR~ 33 900 -200 100 L 40 40 1 1 U
X IOR 34 900 0 100 L 40 40 1 1 U
X R0 41 100 0 100 R 40 40 1 1 I
X R1 42 100 -100 100 R 40 40 1 1 I
X R2 43 100 -200 100 R 40 40 1 1 I
X R3 44 100 -300 100 R 40 40 1 1 I
X R4 45 100 -400 100 R 40 40 1 1 I
X R5 46 100 -500 100 R 40 40 1 1 I
X R6 47 100 -600 100 R 40 40 1 1 I
X R7 48 100 -700 100 R 40 40 1 1 I
X G7 10 100 -700 100 R 40 40 2 1 I
X G0 3 100 0 100 R 40 40 2 1 I
X ~IOG~ 31 900 -200 100 L 40 40 2 1 U
X IOG 32 900 0 100 L 40 40 2 1 U
X G1 4 100 -100 100 R 40 40 2 1 I
X G2 5 100 -200 100 R 40 40 2 1 I
X G3 6 100 -300 100 R 40 40 2 1 I
X G4 7 100 -400 100 R 40 40 2 1 I
X G5 8 100 -500 100 R 40 40 2 1 I
X G6 9 100 -600 100 R 40 40 2 1 I
X B0 16 100 0 100 R 40 40 3 1 I
X B1 17 100 -100 100 R 40 40 3 1 I
X B2 18 100 -200 100 R 40 40 3 1 I
X B3 19 100 -300 100 R 40 40 3 1 I
X B4 20 100 -400 100 R 40 40 3 1 I
X B5 21 100 -500 100 R 40 40 3 1 I
X B6 22 100 -600 100 R 40 40 3 1 I
X B7 23 100 -700 100 R 40 40 3 1 I
X ~IOB~ 27 900 -200 100 L 40 40 3 1 U
X IOB 28 900 0 100 L 40 40 3 1 U
X GND 1 1100 -500 100 L 40 40 4 1 W
X ~BLANK~ 11 100 -100 100 R 40 40 4 1 I
X ~SYNC~ 12 100 0 100 R 40 40 4 1 I
X VAA 13 100 -1000 100 R 40 40 4 1 W
X GND 14 1100 -700 100 L 40 40 4 1 W
X GND 15 1100 -800 100 L 40 40 4 1 W
X GND 2 1100 -600 100 L 40 40 4 1 W
X CLOCK 24 100 -500 100 R 40 40 4 1 I C
X GND 25 1100 -900 100 L 40 40 4 1 W
X GND 26 1100 -1000 100 L 40 40 4 1 W
X VAA 29 100 -1100 100 R 40 40 4 1 W
X VAA 30 100 -1200 100 R 40 40 4 1 W
X COMP 35 1100 -200 100 L 40 40 4 1 P
X VREF 36 1100 0 100 L 40 40 4 1 B
X RSET 37 100 -700 100 R 40 40 4 1 I
X ~PSAVE~ 38 100 -300 100 R 40 40 4 1 I
X GND 39 1100 -1100 100 L 40 40 4 1 W
X GND 40 1100 -1200 100 L 40 40 4 1 W
ENDDRAW
ENDDEF
#
#End Library
