--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml switch_logic.twx switch_logic.ncd -o switch_logic.twr
switch_logic.pcf -ucf pins.ucf

Design file:              switch_logic.ncd
Physical constraint file: switch_logic.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
switches_inputs<0>|    2.852(R)|   -1.102(R)|clk_BUFGP         |   0.000|
switches_inputs<1>|    3.820(R)|   -1.877(R)|clk_BUFGP         |   0.000|
switches_inputs<2>|    3.427(R)|   -1.562(R)|clk_BUFGP         |   0.000|
------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outputs<2>  |    5.774(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
------------------+---------------+---------+
Source Pad        |Destination Pad|  Delay  |
------------------+---------------+---------+
switches_inputs<0>|outputs<0>     |    6.445|
switches_inputs<0>|outputs<1>     |    7.073|
switches_inputs<1>|outputs<0>     |    7.363|
switches_inputs<1>|outputs<1>     |    8.041|
switches_inputs<2>|outputs<0>     |    7.026|
switches_inputs<2>|outputs<1>     |    7.648|
------------------+---------------+---------+


Analysis completed Tue Jan 20 16:27:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



