

================================================================
== Vivado HLS Report for 'k2c_dense_2'
================================================================
* Date:           Tue Apr 23 22:50:23 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.588|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |  192|  24576|         6|          -|          -| 32 ~ 4096 |    no    |
        |- Loop 2  |    ?|      ?|         5|          -|          -|          ?|    no    |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	10  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp & !exitcond4)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond1)
	5  / (exitcond1)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	11  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 17 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 19 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 20 'read' 'output_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %4" [Group_5/sample.c:1985]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.99ns)   --->   "%tmp_16 = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 23 'add' 'tmp_16' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_14_kernel_nume_1 = load i64* @dense_14_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 24 'load' 'dense_14_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2020]   --->   Operation 25 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_73 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 26 'partselect' 'tmp_73' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_73, 0" [Group_5/sample.c:1987]   --->   Operation 27 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.07ns)   --->   "%p_s = select i1 %icmp, i8 -128, i8 1" [Group_5/sample.c:1987]   --->   Operation 28 'select' 'p_s' <Predicate = (tmp)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:1996]   --->   Operation 29 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %input_dim_read, i64 %input_numel_read_2, i64 %kernel_dim_read, i64 %dense_14_kernel_nume_1, i64 %tmp_16)" [Group_5/sample.c:2020]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%dense_14_bias_numel_s = load i64* @dense_14_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 31 'load' 'dense_14_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, i64 %output_numel_read_2, i64 %dense_14_bias_numel_s)" [Group_5/sample.c:2025]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, i64 %output_numel_read_2, i64 %dense_14_bias_numel_s)" [Group_5/sample.c:2025]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2027]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.99>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_29, %._crit_edge8 ], [ 0, %4 ]"   --->   Operation 35 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_2" [Group_5/sample.c:2029]   --->   Operation 36 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.99ns)   --->   "%i_29 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 37 'add' 'i_29' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %5" [Group_5/sample.c:2029]   --->   Operation 38 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %i_2 to i3" [Group_5/sample.c:2029]   --->   Operation 39 'trunc' 'tmp_76' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%newIndex = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %i_2, i32 3, i32 6)" [Group_5/sample.c:2029]   --->   Operation 40 'partselect' 'newIndex' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i4 %newIndex to i64" [Group_5/sample.c:2029]   --->   Operation 41 'zext' 'newIndex_cast' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%dense_14_output_arra_24 = getelementptr [4 x float]* @dense_14_output_arra_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 42 'getelementptr' 'dense_14_output_arra_24' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%dense_14_output_arra_25 = getelementptr [4 x float]* @dense_14_output_arra_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 43 'getelementptr' 'dense_14_output_arra_25' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%dense_14_output_arra_26 = getelementptr [4 x float]* @dense_14_output_arra_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 44 'getelementptr' 'dense_14_output_arra_26' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%dense_14_output_arra_27 = getelementptr [4 x float]* @dense_14_output_arra_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 45 'getelementptr' 'dense_14_output_arra_27' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%dense_14_output_arra_28 = getelementptr [4 x float]* @dense_14_output_arra_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 46 'getelementptr' 'dense_14_output_arra_28' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%dense_14_output_arra_29 = getelementptr [4 x float]* @dense_14_output_arra_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 47 'getelementptr' 'dense_14_output_arra_29' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%dense_14_output_arra_30 = getelementptr [4 x float]* @dense_14_output_arra_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 48 'getelementptr' 'dense_14_output_arra_30' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%dense_14_output_arra_31 = getelementptr [4 x float]* @dense_14_output_arra, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 49 'getelementptr' 'dense_14_output_arra_31' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.75ns)   --->   "%dense_14_output_arra_32 = load float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2030]   --->   Operation 50 'load' 'dense_14_output_arra_32' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 51 [2/2] (1.75ns)   --->   "%dense_14_output_arra_33 = load float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2030]   --->   Operation 51 'load' 'dense_14_output_arra_33' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 52 [2/2] (1.75ns)   --->   "%dense_14_output_arra_34 = load float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2030]   --->   Operation 52 'load' 'dense_14_output_arra_34' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 53 [2/2] (1.75ns)   --->   "%dense_14_output_arra_35 = load float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2030]   --->   Operation 53 'load' 'dense_14_output_arra_35' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%dense_14_output_arra_36 = load float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2030]   --->   Operation 54 'load' 'dense_14_output_arra_36' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 55 [2/2] (1.75ns)   --->   "%dense_14_output_arra_37 = load float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2030]   --->   Operation 55 'load' 'dense_14_output_arra_37' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 56 [2/2] (1.75ns)   --->   "%dense_14_output_arra_38 = load float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2030]   --->   Operation 56 'load' 'dense_14_output_arra_38' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 57 [2/2] (1.75ns)   --->   "%dense_14_output_arra_39 = load float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2030]   --->   Operation 57 'load' 'dense_14_output_arra_39' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 58 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 59 'ret' <Predicate = (tmp) | (exitcond4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_76 to i64" [Group_5/sample.c:2029]   --->   Operation 60 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.75ns)   --->   "%dense_14_output_arra_32 = load float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2030]   --->   Operation 61 'load' 'dense_14_output_arra_32' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 62 [1/2] (1.75ns)   --->   "%dense_14_output_arra_33 = load float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2030]   --->   Operation 62 'load' 'dense_14_output_arra_33' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 63 [1/2] (1.75ns)   --->   "%dense_14_output_arra_34 = load float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2030]   --->   Operation 63 'load' 'dense_14_output_arra_34' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 64 [1/2] (1.75ns)   --->   "%dense_14_output_arra_35 = load float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2030]   --->   Operation 64 'load' 'dense_14_output_arra_35' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 65 [1/2] (1.75ns)   --->   "%dense_14_output_arra_36 = load float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2030]   --->   Operation 65 'load' 'dense_14_output_arra_36' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 66 [1/2] (1.75ns)   --->   "%dense_14_output_arra_37 = load float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2030]   --->   Operation 66 'load' 'dense_14_output_arra_37' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 67 [1/2] (1.75ns)   --->   "%dense_14_output_arra_38 = load float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2030]   --->   Operation 67 'load' 'dense_14_output_arra_38' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 68 [1/2] (1.75ns)   --->   "%dense_14_output_arra_39 = load float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_14_output_arra_39' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 69 [1/1] (1.83ns)   --->   "%tmp_37 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_14_output_arra_32, float %dense_14_output_arra_33, float %dense_14_output_arra_34, float %dense_14_output_arra_35, float %dense_14_output_arra_36, float %dense_14_output_arra_37, float %dense_14_output_arra_38, float %dense_14_output_arra_39, i64 %arrayNo)" [Group_5/sample.c:2030]   --->   Operation 69 'mux' 'tmp_37' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_to_int4 = bitcast float %tmp_37 to i32" [Group_5/sample.c:2030]   --->   Operation 70 'bitcast' 'p_to_int4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int4, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 71 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i32 %p_to_int4 to i23" [Group_5/sample.c:2030]   --->   Operation 72 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_38, -1" [Group_5/sample.c:2030]   --->   Operation 73 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_77, 0" [Group_5/sample.c:2030]   --->   Operation 74 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/2] (4.24ns)   --->   "%tmp_40 = fcmp ole float %tmp_37, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 75 'fcmp' 'tmp_40' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 76 [1/2] (4.24ns)   --->   "%tmp_40 = fcmp ole float %tmp_37, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 76 'fcmp' 'tmp_40' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_39 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 77 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_41 = and i1 %tmp_39, %tmp_40" [Group_5/sample.c:2030]   --->   Operation 78 'and' 'tmp_41' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %6, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.21ns)   --->   "switch i3 %tmp_76, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [Group_5/sample.c:2031]   --->   Operation 80 'switch' <Predicate = (tmp_41)> <Delay = 1.21>
ST_9 : Operation 81 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_30, align 4" [Group_5/sample.c:2031]   --->   Operation 81 'store' <Predicate = (tmp_41 & tmp_76 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 82 'br' <Predicate = (tmp_41 & tmp_76 == 6)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_29, align 4" [Group_5/sample.c:2031]   --->   Operation 83 'store' <Predicate = (tmp_41 & tmp_76 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 84 'br' <Predicate = (tmp_41 & tmp_76 == 5)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_28, align 4" [Group_5/sample.c:2031]   --->   Operation 85 'store' <Predicate = (tmp_41 & tmp_76 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 86 'br' <Predicate = (tmp_41 & tmp_76 == 4)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_27, align 4" [Group_5/sample.c:2031]   --->   Operation 87 'store' <Predicate = (tmp_41 & tmp_76 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 88 'br' <Predicate = (tmp_41 & tmp_76 == 3)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_26, align 4" [Group_5/sample.c:2031]   --->   Operation 89 'store' <Predicate = (tmp_41 & tmp_76 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 90 'br' <Predicate = (tmp_41 & tmp_76 == 2)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_25, align 4" [Group_5/sample.c:2031]   --->   Operation 91 'store' <Predicate = (tmp_41 & tmp_76 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 92 'br' <Predicate = (tmp_41 & tmp_76 == 1)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_24, align 4" [Group_5/sample.c:2031]   --->   Operation 93 'store' <Predicate = (tmp_41 & tmp_76 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 94 'br' <Predicate = (tmp_41 & tmp_76 == 0)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_31, align 4" [Group_5/sample.c:2031]   --->   Operation 95 'store' <Predicate = (tmp_41 & tmp_76 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 96 'br' <Predicate = (tmp_41 & tmp_76 == 7)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 97 'br' <Predicate = (tmp_41)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 1.35>
ST_10 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul.1([4 x float]* @dense_14_output_arra_7, [4 x float]* @dense_14_output_arra_6, [4 x float]* @dense_14_output_arra_5, [4 x float]* @dense_14_output_arra_4, [4 x float]* @dense_14_output_arra_3, [4 x float]* @dense_14_output_arra_2, [4 x float]* @dense_14_output_arra_1, [4 x float]* @dense_14_output_arra, [16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [32 x float]* @dense_14_bias_array, i8 %p_s)" [Group_5/sample.c:1996]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 100 [1/1] (0.61ns)   --->   "%tmp_18_cast_cast = select i1 %icmp, i14 4096, i14 32" [Group_5/sample.c:1987]   --->   Operation 100 'select' 'tmp_18_cast_cast' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 2> <Delay = 1.79>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i13 [ %i_30, %._crit_edge7 ], [ 0, %._crit_edge ]"   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_cast = zext i13 %i to i14" [Group_5/sample.c:2000]   --->   Operation 103 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.79ns)   --->   "%exitcond1 = icmp eq i14 %i_cast, %tmp_18_cast_cast" [Group_5/sample.c:2000]   --->   Operation 104 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 4096, i64 0)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (1.79ns)   --->   "%i_30 = add i13 %i, 1" [Group_5/sample.c:2000]   --->   Operation 106 'add' 'i_30' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit8, label %1" [Group_5/sample.c:2000]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i13 %i to i3" [Group_5/sample.c:2000]   --->   Operation 108 'trunc' 'tmp_74' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%newIndex3 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %i, i32 3, i32 6)" [Group_5/sample.c:2000]   --->   Operation 109 'partselect' 'newIndex3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%newIndex3_cast = zext i4 %newIndex3 to i64" [Group_5/sample.c:2000]   --->   Operation 110 'zext' 'newIndex3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%dense_14_output_arra_8 = getelementptr [4 x float]* @dense_14_output_arra_7, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 111 'getelementptr' 'dense_14_output_arra_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%dense_14_output_arra_9 = getelementptr [4 x float]* @dense_14_output_arra_6, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 112 'getelementptr' 'dense_14_output_arra_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%dense_14_output_arra_10 = getelementptr [4 x float]* @dense_14_output_arra_5, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 113 'getelementptr' 'dense_14_output_arra_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%dense_14_output_arra_11 = getelementptr [4 x float]* @dense_14_output_arra_4, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 114 'getelementptr' 'dense_14_output_arra_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%dense_14_output_arra_12 = getelementptr [4 x float]* @dense_14_output_arra_3, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 115 'getelementptr' 'dense_14_output_arra_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%dense_14_output_arra_13 = getelementptr [4 x float]* @dense_14_output_arra_2, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 116 'getelementptr' 'dense_14_output_arra_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%dense_14_output_arra_14 = getelementptr [4 x float]* @dense_14_output_arra_1, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 117 'getelementptr' 'dense_14_output_arra_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%dense_14_output_arra_15 = getelementptr [4 x float]* @dense_14_output_arra, i64 0, i64 %newIndex3_cast" [Group_5/sample.c:2001]   --->   Operation 118 'getelementptr' 'dense_14_output_arra_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (1.75ns)   --->   "%dense_14_output_arra_16 = load float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2001]   --->   Operation 119 'load' 'dense_14_output_arra_16' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 120 [2/2] (1.75ns)   --->   "%dense_14_output_arra_17 = load float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2001]   --->   Operation 120 'load' 'dense_14_output_arra_17' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 121 [2/2] (1.75ns)   --->   "%dense_14_output_arra_18 = load float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2001]   --->   Operation 121 'load' 'dense_14_output_arra_18' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 122 [2/2] (1.75ns)   --->   "%dense_14_output_arra_19 = load float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2001]   --->   Operation 122 'load' 'dense_14_output_arra_19' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 123 [2/2] (1.75ns)   --->   "%dense_14_output_arra_20 = load float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2001]   --->   Operation 123 'load' 'dense_14_output_arra_20' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 124 [2/2] (1.75ns)   --->   "%dense_14_output_arra_21 = load float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2001]   --->   Operation 124 'load' 'dense_14_output_arra_21' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 125 [2/2] (1.75ns)   --->   "%dense_14_output_arra_22 = load float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2001]   --->   Operation 125 'load' 'dense_14_output_arra_22' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 126 [2/2] (1.75ns)   --->   "%dense_14_output_arra_23 = load float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2001]   --->   Operation 126 'load' 'dense_14_output_arra_23' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 127 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.58>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%arrayNo8 = zext i3 %tmp_74 to i64" [Group_5/sample.c:2000]   --->   Operation 128 'zext' 'arrayNo8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (1.75ns)   --->   "%dense_14_output_arra_16 = load float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2001]   --->   Operation 129 'load' 'dense_14_output_arra_16' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 130 [1/2] (1.75ns)   --->   "%dense_14_output_arra_17 = load float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2001]   --->   Operation 130 'load' 'dense_14_output_arra_17' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 131 [1/2] (1.75ns)   --->   "%dense_14_output_arra_18 = load float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2001]   --->   Operation 131 'load' 'dense_14_output_arra_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 132 [1/2] (1.75ns)   --->   "%dense_14_output_arra_19 = load float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2001]   --->   Operation 132 'load' 'dense_14_output_arra_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 133 [1/2] (1.75ns)   --->   "%dense_14_output_arra_20 = load float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2001]   --->   Operation 133 'load' 'dense_14_output_arra_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 134 [1/2] (1.75ns)   --->   "%dense_14_output_arra_21 = load float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2001]   --->   Operation 134 'load' 'dense_14_output_arra_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 135 [1/2] (1.75ns)   --->   "%dense_14_output_arra_22 = load float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2001]   --->   Operation 135 'load' 'dense_14_output_arra_22' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 136 [1/2] (1.75ns)   --->   "%dense_14_output_arra_23 = load float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2001]   --->   Operation 136 'load' 'dense_14_output_arra_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 137 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_14_output_arra_16, float %dense_14_output_arra_17, float %dense_14_output_arra_18, float %dense_14_output_arra_19, float %dense_14_output_arra_20, float %dense_14_output_arra_21, float %dense_14_output_arra_22, float %dense_14_output_arra_23, i64 %arrayNo8)" [Group_5/sample.c:2001]   --->   Operation 137 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 4.24>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%p_to_int = bitcast float %tmp_s to i32" [Group_5/sample.c:2001]   --->   Operation 138 'bitcast' 'p_to_int' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 139 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i32 %p_to_int to i23" [Group_5/sample.c:2001]   --->   Operation 140 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.24ns)   --->   "%notlhs6 = icmp ne i8 %tmp_33, -1" [Group_5/sample.c:2001]   --->   Operation 141 'icmp' 'notlhs6' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (2.03ns)   --->   "%notrhs7 = icmp eq i23 %tmp_75, 0" [Group_5/sample.c:2001]   --->   Operation 142 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [2/2] (4.24ns)   --->   "%tmp_35 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 143 'fcmp' 'tmp_35' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 4.24>
ST_14 : Operation 144 [1/2] (4.24ns)   --->   "%tmp_35 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 144 'fcmp' 'tmp_35' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 1.75>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_34 = or i1 %notrhs7, %notlhs6" [Group_5/sample.c:2001]   --->   Operation 145 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_36 = and i1 %tmp_34, %tmp_35" [Group_5/sample.c:2001]   --->   Operation 146 'and' 'tmp_36' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %tmp_36, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (1.21ns)   --->   "switch i3 %tmp_74, label %branch31 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
    i3 -3, label %branch29
    i3 -2, label %branch30
  ]" [Group_5/sample.c:2002]   --->   Operation 148 'switch' <Predicate = (tmp_36)> <Delay = 1.21>
ST_15 : Operation 149 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_14, align 4" [Group_5/sample.c:2002]   --->   Operation 149 'store' <Predicate = (tmp_36 & tmp_74 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 150 'br' <Predicate = (tmp_36 & tmp_74 == 6)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_13, align 4" [Group_5/sample.c:2002]   --->   Operation 151 'store' <Predicate = (tmp_36 & tmp_74 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 152 'br' <Predicate = (tmp_36 & tmp_74 == 5)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_12, align 4" [Group_5/sample.c:2002]   --->   Operation 153 'store' <Predicate = (tmp_36 & tmp_74 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 154 'br' <Predicate = (tmp_36 & tmp_74 == 4)> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_11, align 4" [Group_5/sample.c:2002]   --->   Operation 155 'store' <Predicate = (tmp_36 & tmp_74 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 156 'br' <Predicate = (tmp_36 & tmp_74 == 3)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_10, align 4" [Group_5/sample.c:2002]   --->   Operation 157 'store' <Predicate = (tmp_36 & tmp_74 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 158 'br' <Predicate = (tmp_36 & tmp_74 == 2)> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_9, align 4" [Group_5/sample.c:2002]   --->   Operation 159 'store' <Predicate = (tmp_36 & tmp_74 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 160 'br' <Predicate = (tmp_36 & tmp_74 == 1)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_8, align 4" [Group_5/sample.c:2002]   --->   Operation 161 'store' <Predicate = (tmp_36 & tmp_74 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 162 'br' <Predicate = (tmp_36 & tmp_74 == 0)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_14_output_arra_15, align 4" [Group_5/sample.c:2002]   --->   Operation 163 'store' <Predicate = (tmp_36 & tmp_74 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 164 'br' <Predicate = (tmp_36 & tmp_74 == 7)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 165 'br' <Predicate = (tmp_36)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.42ns
The critical path consists of the following:
	wire read on port 'input_dim' [37]  (0 ns)
	'icmp' operation ('icmp', Group_5/sample.c:1987) [118]  (2.34 ns)
	'select' operation ('p_s', Group_5/sample.c:1987) [119]  (1.08 ns)
	'call' operation (Group_5/sample.c:1996) to 'k2c_affine_matmul.1' [120]  (0 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2029) [49]  (1.35 ns)

 <State 5>: 3ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2029) [49]  (0 ns)
	'add' operation ('i', Group_5/sample.c:2029) [51]  (3 ns)

 <State 6>: 3.59ns
The critical path consists of the following:
	'load' operation ('dense_14_output_arra_32', Group_5/sample.c:2030) on array 'dense_14_output_arra_7' [66]  (1.75 ns)
	'mux' operation ('tmp_37', Group_5/sample.c:2030) [74]  (1.83 ns)

 <State 7>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', Group_5/sample.c:2030) [81]  (4.25 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_40', Group_5/sample.c:2030) [81]  (4.25 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2031) of constant 0 on array 'dense_14_output_arra_1' [87]  (1.75 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2000) [124]  (1.35 ns)

 <State 11>: 1.8ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Group_5/sample.c:2000) [124]  (0 ns)
	'icmp' operation ('exitcond1', Group_5/sample.c:2000) [126]  (1.8 ns)

 <State 12>: 3.59ns
The critical path consists of the following:
	'load' operation ('dense_14_output_arra_16', Group_5/sample.c:2001) on array 'dense_14_output_arra_7' [143]  (1.75 ns)
	'mux' operation ('tmp_s', Group_5/sample.c:2001) [151]  (1.83 ns)

 <State 13>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', Group_5/sample.c:2001) [158]  (4.25 ns)

 <State 14>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_35', Group_5/sample.c:2001) [158]  (4.25 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'store' operation (Group_5/sample.c:2002) of constant 0 on array 'dense_14_output_arra_1' [164]  (1.75 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
