{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679627525782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679627525783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 24 00:12:05 2023 " "Processing started: Fri Mar 24 00:12:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679627525783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679627525783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_SLL -c circuito_SLL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_SLL -c circuito_SLL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679627525783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1679627526075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1679627526075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_SLL-arq " "Found design unit 1: circuito_SLL-arq" {  } { { "circuito_SLL.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_4/circuito_SLL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679627533041 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_SLL " "Found entity 1: circuito_SLL" {  } { { "circuito_SLL.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_4/circuito_SLL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679627533041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679627533041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_circuito_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_circuito_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_circuito_SLL-tb_arq " "Found design unit 1: tb_circuito_SLL-tb_arq" {  } { { "tb_circuito_SLL.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_4/tb_circuito_SLL.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679627533042 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_circuito_SLL " "Found entity 1: tb_circuito_SLL" {  } { { "tb_circuito_SLL.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_4/tb_circuito_SLL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679627533042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679627533042 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_MISMATCH_WITH_TARGET_TYPE" "UNSIGNED integer circuito_SLL.vhd(15) " "VHDL Type Conversion error at circuito_SLL.vhd(15): converted type of object near text or symbol \"UNSIGNED\" must match integer type of target object" {  } { { "circuito_SLL.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/P1_/Exer_4/circuito_SLL.vhd" 15 0 0 } }  } 0 10409 "VHDL Type Conversion error at %3!s!: converted type of object near text or symbol \"%1!s!\" must match %2!s! type of target object" 0 0 "Design Software" 0 -1 1679627533046 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679627533105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 24 00:12:13 2023 " "Processing ended: Fri Mar 24 00:12:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679627533105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679627533105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679627533105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679627533105 ""}
