============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 19:32:58 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db" in  4.344019s wall, 4.093750s user + 0.046875s system = 4.140625s CPU (95.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 416 MB, peak memory is 451 MB
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: port 'Add_Time' is not defined in responder.v(9)
HDL-8007 ERROR: port 'Minus_Time' is not defined in responder.v(10)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(1)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: cannot find port 'Add_Time' on this module in responder.v(108)
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: cannot find port 'Add_Time' on this module in responder.v(108)
HDL-8007 ERROR: cannot find port 'Minus_Time' on this module in responder.v(109)
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(8)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(9)
HDL-8007 ERROR: port 'K1' is not defined in countdown_module.v(15)
HDL-8007 ERROR: port 'K2' is not defined in countdown_module.v(15)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(43)
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(47)
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(43)
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(47)
HDL-1007 : analyze verilog file responder.v
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(39)
HDL-5007 WARNING: 'K2' is not declared in countdown_module.v(43)
HDL-5007 WARNING: 'K1' is not declared in countdown_module.v(47)
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/syn_1/responder_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.005865s wall, 0.156250s user + 0.156250s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 521 MB, peak memory is 593 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.279258s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 578 MB, reserved memory is 521 MB, peak memory is 593 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Add_Time_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.962391s wall, 0.203125s user + 0.265625s system = 0.468750s CPU (6.7%)

RUN-1004 : used memory is 586 MB, reserved memory is 529 MB, peak memory is 603 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.216062s wall, 0.296875s user + 0.281250s system = 0.578125s CPU (8.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 529 MB, peak memory is 603 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Add_Time_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.987425s wall, 0.187500s user + 0.156250s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 588 MB, reserved memory is 533 MB, peak memory is 605 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.234860s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (5.8%)

RUN-1004 : used memory is 588 MB, reserved memory is 533 MB, peak memory is 605 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net Minus_Time_syn_10 will be merged with clock Minus_Time_dup_7
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.061074s wall, 0.125000s user + 0.234375s system = 0.359375s CPU (5.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 542 MB, peak memory is 615 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.326884s wall, 0.250000s user + 0.234375s system = 0.484375s CPU (6.6%)

RUN-1004 : used memory is 597 MB, reserved memory is 542 MB, peak memory is 615 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Add_Time_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.005466s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 597 MB, reserved memory is 543 MB, peak memory is 616 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.258311s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.0%)

RUN-1004 : used memory is 597 MB, reserved memory is 543 MB, peak memory is 616 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.008303s wall, 0.140625s user + 0.234375s system = 0.375000s CPU (5.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 553 MB, peak memory is 626 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.280241s wall, 0.250000s user + 0.250000s system = 0.500000s CPU (6.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 553 MB, peak memory is 626 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.027563s wall, 0.125000s user + 0.187500s system = 0.312500s CPU (4.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 558 MB, peak memory is 628 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.266019s wall, 0.203125s user + 0.203125s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 610 MB, reserved memory is 558 MB, peak memory is 628 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.858370s wall, 0.390625s user + 0.218750s system = 0.609375s CPU (8.9%)

RUN-1004 : used memory is 624 MB, reserved memory is 570 MB, peak memory is 641 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.117497s wall, 0.515625s user + 0.218750s system = 0.734375s CPU (10.3%)

RUN-1004 : used memory is 624 MB, reserved memory is 570 MB, peak memory is 641 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file Timer_module.v
HDL-8007 ERROR: syntax error near '[' in Timer_module.v(57)
HDL-8007 ERROR: syntax error near '[' in Timer_module.v(58)
HDL-8007 ERROR: 'ROM' is not a task in Timer_module.v(57)
HDL-8007 ERROR: 'ROM' is not a task in Timer_module.v(58)
HDL-8007 ERROR: ignore module module due to previous errors in Timer_module.v(1)
HDL-1007 : Verilog file 'Timer_module.v' ignored due to errors
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'block' is not declared in countdown_module.v(23)
HDL-5007 WARNING: 'block' is not declared in countdown_module.v(23)
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.548334s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 593 MB, peak memory is 664 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.804639s wall, 0.140625s user + 0.156250s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 646 MB, reserved memory is 593 MB, peak memory is 664 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.767555s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 646 MB, reserved memory is 593 MB, peak memory is 664 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.041507s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 593 MB, peak memory is 664 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file responder.v
HDL-1007 : undeclared symbol 'Add_Time', assumed default net type 'wire' in responder.v(112)
HDL-1007 : undeclared symbol 'Minus_Time', assumed default net type 'wire' in responder.v(113)
HDL-8007 ERROR: no definition could be found for port 'Add_Time' in responder.v(3)
HDL-8007 ERROR: no definition could be found for port 'Minus_Time' in responder.v(3)
HDL-8007 ERROR: port 'Sel_Time1' is not defined in responder.v(9)
HDL-8007 ERROR: port 'Sel_Time2' is not defined in responder.v(10)
HDL-8007 ERROR: port 'Sel_Time3' is not defined in responder.v(11)
HDL-8007 ERROR: port 'Sel_Time4' is not defined in responder.v(12)
HDL-8007 ERROR: port 'Sel_Time5' is not defined in responder.v(13)
HDL-8007 ERROR: port 'Sel_Time6' is not defined in responder.v(14)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(1)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
HDL-1007 : undeclared symbol 'Add_Time', assumed default net type 'wire' in responder.v(112)
HDL-1007 : undeclared symbol 'Minus_Time', assumed default net type 'wire' in responder.v(113)
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: extra comma in port association list is not allowed in responder.v(117)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(1)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: cannot find port 'Sel_Time1' on this module in responder.v(112)
HDL-8007 ERROR: cannot find port 'Sel_Time2' on this module in responder.v(113)
HDL-8007 ERROR: cannot find port 'Sel_Time3' on this module in responder.v(114)
HDL-8007 ERROR: cannot find port 'Sel_Time4' on this module in responder.v(115)
HDL-8007 ERROR: cannot find port 'Sel_Time5' on this module in responder.v(116)
HDL-8007 ERROR: cannot find port 'Sel_Time6' on this module in responder.v(117)
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in countdown_module.v(8)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in countdown_module.v(8)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'Sel_Time1' is not declared in countdown_module.v(8)
HDL-5007 WARNING: 'Sel_Time2' is not declared in countdown_module.v(9)
HDL-5007 WARNING: 'Sel_Time3' is not declared in countdown_module.v(10)
HDL-5007 WARNING: 'Sel_Time4' is not declared in countdown_module.v(11)
HDL-5007 WARNING: 'Sel_Time5' is not declared in countdown_module.v(12)
HDL-5007 WARNING: 'Sel_Time6' is not declared in countdown_module.v(13)
HDL-8007 ERROR: port 'Add_Time' is not defined in countdown_module.v(19)
HDL-8007 ERROR: port 'Minus_Time' is not defined in countdown_module.v(20)
HDL-8007 ERROR: ignore module module due to previous errors in countdown_module.v(1)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(25)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(25)
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(30)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(33)
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(25)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(25)
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(30)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(33)
HDL-1007 : analyze verilog file countdown_module.v
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(28)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(28)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(30)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(31)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(31)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(33)
HDL-5007 WARNING: 'Add_Time' is not declared in countdown_module.v(28)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(28)
HDL-5007 WARNING: 'Block' is not declared in countdown_module.v(30)
HDL-5007 WARNING: 'Minus_Time' is not declared in countdown_module.v(31)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file countdown_module.v
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'endmodule' in countdown_module.v(49)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in countdown_module.v(49)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'endmodule' in countdown_module.v(49)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in countdown_module.v(49)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'endmodule' in countdown_module.v(49)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in countdown_module.v(49)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
HDL-8007 ERROR: syntax error near 'endmodule' in countdown_module.v(49)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in countdown_module.v(49)
HDL-1007 : Verilog file 'countdown_module.v' ignored due to errors
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file responder.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U7/TimerH_Set_n_syn_6 will be merged with clock U7/TimerH_Set_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.939100s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 671 MB, reserved memory is 619 MB, peak memory is 687 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.191076s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (5.4%)

RUN-1004 : used memory is 671 MB, reserved memory is 619 MB, peak memory is 687 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_2 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/TimerH_Set_b2[3]_syn_2 will be merged with clock U7/TimerH_Set_b2[3]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.981031s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 680 MB, reserved memory is 628 MB, peak memory is 698 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.249078s wall, 0.281250s user + 0.093750s system = 0.375000s CPU (5.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 628 MB, peak memory is 698 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  7.822503s wall, 5.812500s user + 0.015625s system = 5.828125s CPU (74.5%)

RUN-1004 : used memory is 680 MB, reserved memory is 627 MB, peak memory is 698 MB
GUI-1001 : Erase flash success!
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.077217s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.1%)

RUN-1004 : used memory is 680 MB, reserved memory is 628 MB, peak memory is 698 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.338542s wall, 0.296875s user + 0.171875s system = 0.468750s CPU (6.4%)

RUN-1004 : used memory is 680 MB, reserved memory is 628 MB, peak memory is 698 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_2 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/temp_time_b[5]_syn_2 will be merged with clock U7/temp_time_b[5]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.973163s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 687 MB, reserved memory is 635 MB, peak memory is 703 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.241432s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 687 MB, reserved memory is 635 MB, peak memory is 703 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_4 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/temp_time_b[5]_syn_3 will be merged with clock U7/temp_time_b[5]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file countdown_module.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Timmy/Desktop/summerschool/wk3-4/Codes_Basic_V561/Codes_Basic/Codes/7 responder/responder/responder_Runs/phy_1/responder_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_b3[0]_syn_2 will be merged with clock U7/temp_time_b3[0]
PHY-1001 : clock net U7/temp_time_b3[3]_syn_2 will be merged with clock U7/temp_time_b3[3]
PHY-1001 : clock net U7/temp_time_b[1]_syn_4 will be merged with clock U7/temp_time_b[1]
PHY-1001 : clock net U7/temp_time_b[4]_syn_2 will be merged with clock U7/temp_time_b[4]
PHY-1001 : clock net U7/temp_time_b[5]_syn_3 will be merged with clock U7/temp_time_b[5]
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit responder_Runs/phy_1/responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.968369s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 695 MB, reserved memory is 643 MB, peak memory is 713 MB
RUN-1003 : finish command "download -bit responder_Runs\phy_1\responder.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.239755s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (5.6%)

RUN-1004 : used memory is 695 MB, reserved memory is 643 MB, peak memory is 713 MB
GUI-1001 : Downloading succeeded!
