// Mem file initialization records.
//
// SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
// Vivado v2022.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Thursday May 04, 2023 - 11:34:48 pm, from:
//
//     Map file     - /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/echo_setup.bmm
//     Data file(s) - /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'echo_setup_i_microblaze_0.echo_setup_i_microblaze_0_local_memory_lmb_bram_32K_5_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
