# Automatically generated STL formula
# Model: ADI_art
# Requirement: ADI_art
# Author: Johan Lidén Eddeland

# The following systems have been skipped and logged:

# Parameters
param t_init_ADI_art = 0, t_final_ADI_art = 30, dt = 0.04, artificial_ADI_min = 45, artificial_ADI_max = 55, artificial_ADI_BTL_min = 45, artificial_ADI_BTL_max = 55, artificial_ADI_time = 15

##########
# Inport #
##########
# ADI_art_sub1 := artificial_ADI[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

############
# Constant #
############
# ADI_art_sub2 := artificial_ADI_min
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# ADI_art_sub3 := (artificial_ADI[t] > artificial_ADI_min)
# Depth: 		1
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

############
# Constant #
############
# ADI_art_sub4 := artificial_ADI_max
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# ADI_art_sub5 := (artificial_ADI[t] < artificial_ADI_max)
# Depth: 		1
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# ADI_art_sub6 := ((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))
# Depth: 		2
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

##########
# Inport #
##########
# ADI_art_sub7 := artificial_ADI_BTL[t]
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

############
# Constant #
############
# ADI_art_sub8 := artificial_ADI_BTL_min
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# ADI_art_sub9 := (artificial_ADI_BTL[t] > artificial_ADI_BTL_min)
# Depth: 		1
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

############
# Constant #
############
# ADI_art_sub10 := artificial_ADI_BTL_max
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

######################
# RelationalOperator #
######################
# ADI_art_sub11 := (artificial_ADI_BTL[t] < artificial_ADI_BTL_max)
# Depth: 		1
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# ADI_art_sub12 := ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max))
# Depth: 		2
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# ADI_art_sub13 := (((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max)))
# Depth: 		3
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		phi_exp

############
# Constant #
############
# ADI_art_sub14 := 0
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

############
# Constant #
############
# ADI_art_sub15 := artificial_ADI_time
# Depth: 		0
# Modal depth: 	0
# Start delay: 	0
# End delay: 	0
# Type: 		signal_exp

#############
# SubSystem #
#############
# ADI_art_sub16 := (alw_[0, artificial_ADI_time]((((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max)))))
# Depth: 		4
# Modal depth: 	1
# Start delay: 	15
# End delay: 	0
# Type: 		phi_exp

#########
# Logic #
#########
# ADI_art_sub17 := not((alw_[0, artificial_ADI_time]((((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max))))))
# Depth: 		5
# Modal depth: 	1
# Start delay: 	15
# End delay: 	0
# Type: 		phi_exp

# =========== SUBREQUIREMENTS ============
# No prerequisites!
# phi_sub1 := not((alw_[0, artificial_ADI_time]((((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max))))))

# =========== FINAL REQUIREMENT ===========
# phi_implies is the formula when interpreting switches using "=>"
# phi_implies := not((alw_[0, artificial_ADI_time]((((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max))))))

phi_ADI_art := not((alw_[0, artificial_ADI_time]((((artificial_ADI[t] > artificial_ADI_min)  and  (artificial_ADI[t] < artificial_ADI_max))  and  ((artificial_ADI_BTL[t] > artificial_ADI_BTL_min)  and  (artificial_ADI_BTL[t] < artificial_ADI_BTL_max))))))

