============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:15:11 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_19_1)      ext delay                     +100     100 R 
InputVector[0]                   in port        13 162.8    0    +0     100 R 
ADDER/A14[0] 
  g8498__3377/A                                                  +0     100   
  g8498__3377/Z                  XOR2_C         10 125.9  810  +429     529 R 
  g8404__2005/B                                                  +0     529   
  g8404__2005/Z                  XNOR2_C         4  63.6  392  +324     853 F 
  g8317__6179/A1                                                 +0     853   
  g8317__6179/Z                  OAI21_C         3  36.8  360  +242    1095 R 
  g8244__1297/B                                                  +0    1095   
  g8244__1297/Z                  XOR2_C          2  31.4  259  +160    1255 R 
  g8142__8867/B                                                  +0    1255   
  g8142__8867/Z                  XOR2_C          2  32.6  269  +151    1406 R 
  g8099__1591/B                                                  +0    1406   
  g8099__1591/Z                  XNOR2_C         1  18.2  151  +135    1542 F 
  g8076__9771/B                                                  +0    1542   
  g8076__9771/Z                  XOR2_C          1  20.9  155  +138    1680 F 
  CPA_1_g1493__8867/A                                            +0    1680   
  CPA_1_g1493__8867/COUT         ADDF_E          1  19.5  138  +251    1930 F 
  CPA_1_g1492__7654/CIN                                          +0    1930   
  CPA_1_g1492__7654/COUT         ADDF_E          1  19.5  136  +152    2082 F 
  CPA_1_g1491__7557/CIN                                          +0    2082   
  CPA_1_g1491__7557/COUT         ADDF_E          1  19.5  140  +151    2233 F 
  CPA_1_g1490__7837/CIN                                          +0    2233   
  CPA_1_g1490__7837/COUT         ADDF_E          1  19.5  136  +152    2385 F 
  CPA_1_g1489__6179/CIN                                          +0    2385   
  CPA_1_g1489__6179/COUT         ADDF_E          1  19.5  139  +151    2536 F 
  CPA_1_g1488__1279/CIN                                          +0    2536   
  CPA_1_g1488__1279/COUT         ADDF_E          1  19.5  139  +152    2688 F 
  CPA_1_g1487__3457/CIN                                          +0    2688   
  CPA_1_g1487__3457/COUT         ADDF_E          1  19.5  139  +152    2840 F 
  CPA_1_g1486__9771/CIN                                          +0    2840   
  CPA_1_g1486__9771/COUT         ADDF_E          1  19.5  139  +152    2991 F 
  CPA_1_g1485__2005/CIN                                          +0    2991   
  CPA_1_g1485__2005/COUT         ADDF_E          1  19.5  139  +152    3143 F 
  CPA_1_g1484__1122/CIN                                          +0    3143   
  CPA_1_g1484__1122/COUT         ADDF_E          1  19.5  139  +152    3295 F 
  CPA_1_g1483__2001/CIN                                          +0    3295   
  CPA_1_g1483__2001/COUT         ADDF_E          1  19.5  139  +152    3446 F 
  CPA_1_g1482__5927/CIN                                          +0    3446   
  CPA_1_g1482__5927/COUT         ADDF_E          1  19.5  139  +152    3598 F 
  CPA_1_g1481__6789/CIN                                          +0    3598   
  CPA_1_g1481__6789/COUT         ADDF_E          1  19.5  139  +152    3750 F 
  CPA_1_g1480__1591/CIN                                          +0    3750   
  CPA_1_g1480__1591/COUT         ADDF_E          1  19.5  139  +152    3902 F 
  CPA_1_g1479__9719/CIN                                          +0    3902   
  CPA_1_g1479__9719/COUT         ADDF_E          1  19.5  139  +152    4054 F 
  CPA_1_g1478__3377/CIN                                          +0    4054   
  CPA_1_g1478__3377/COUT         ADDF_E          1  19.5  139  +152    4205 F 
  CPA_1_g1477__9867/CIN                                          +0    4205   
  CPA_1_g1477__9867/COUT         ADDF_E          1  19.5  137  +152    4357 F 
  CPA_1_g1476__7765/CIN                                          +0    4357   
  CPA_1_g1476__7765/COUT         ADDF_E          1  19.5  139  +151    4509 F 
  CPA_1_g1475__7547/CIN                                          +0    4509   
  CPA_1_g1475__7547/COUT         ADDF_E          1  19.5  139  +152    4660 F 
  CPA_1_g1474__2833/CIN                                          +0    4660   
  CPA_1_g1474__2833/COUT         ADDF_E          1  19.5  139  +152    4812 F 
  CPA_1_g1473__2006/CIN                                          +0    4812   
  CPA_1_g1473__2006/COUT         ADDF_E          1  19.5  139  +152    4964 F 
  CPA_1_g1472__1297/CIN                                          +0    4964   
  CPA_1_g1472__1297/COUT         ADDF_E          1  19.5  137  +152    5116 F 
  CPA_1_g1471__1237/CIN                                          +0    5116   
  CPA_1_g1471__1237/COUT         ADDF_E          1  19.5  139  +151    5267 F 
  CPA_1_g1470__2007/CIN                                          +0    5267   
  CPA_1_g1470__2007/COUT         ADDF_E          1  19.5  139  +152    5419 F 
  CPA_1_g1469__3779/CIN                                          +0    5419   
  CPA_1_g1469__3779/COUT         ADDF_E          1  19.5  139  +152    5571 F 
  CPA_1_g1468__4599/CIN                                          +0    5571   
  CPA_1_g1468__4599/COUT         ADDF_E          1  19.5  139  +152    5723 F 
  CPA_1_g1467__3717/CIN                                          +0    5723   
  CPA_1_g1467__3717/COUT         ADDF_E          1  19.5  139  +152    5874 F 
  CPA_1_g1466__1377/CIN                                          +0    5874   
  CPA_1_g1466__1377/COUT         ADDF_E          1  19.5  139  +152    6026 F 
  CPA_1_g1465__8867/CIN                                          +0    6026   
  CPA_1_g1465__8867/COUT         ADDF_E          1  19.5  139  +152    6178 F 
  CPA_1_g1464__7654/CIN                                          +0    6178   
  CPA_1_g1464__7654/COUT         ADDF_E          1  19.5  139  +152    6330 F 
  CPA_1_g1463__7557/CIN                                          +0    6330   
  CPA_1_g1463__7557/COUT         ADDF_E          1  19.5  140  +152    6482 F 
  CPA_1_g1462__7837/CIN                                          +0    6482   
  CPA_1_g1462__7837/COUT         ADDF_E          1  19.5  140  +152    6633 F 
  CPA_1_g1461__6179/CIN                                          +0    6633   
  CPA_1_g1461__6179/COUT         ADDF_E          1  18.2  137  +149    6783 F 
  CPA_1_g1460__1279/B                                            +0    6783   
  CPA_1_g1460__1279/Z            XOR2_C          1   8.8  147  +113    6896 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                        +0    6896 R 
(AddShift.sdc_line_12)           ext delay                     +200    7096 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   12904ps 
Start-point  : InputVector[0]
End-point    : OutputVector[39]
