{"ps cache an energy efficient cache design for chip multiprocessors": {"filter": "Header Section", "author": ["Joan J. Valls", "Alberto Ros", "Julio Sahuquillo", "Maria Engracia Gomez"]}, "general chairs  welcome message": {"filter": "Manual Removal", "author": ["Michael F. P. O'Boyle", "Christian Fensch"]}, "task sampling computer architecture simulation in the many core era": {"filter": "Header Section", "author": ["Thomas Grass"]}, "message from the program chairs": {"filter": "Manual Removal", "author": ["Andre Seznec", "Francois Bodin"]}, "dynamic memory access monitoring based on tagged memory": {"filter": "Header Section", "author": ["Mikhail Gorelov", "Lev Mukhanov"]}, "tcpt thread criticality driven prefetcher throttling": {"filter": "Header Section", "author": ["Biswabandan Panda", "Shankar Balachandran"]}, "can lock free and combining techniques co exist a novel approach on concurrent queue": {"filter": "Header Section", "author": ["Changwoo Min", "Young Ik Eom"]}, "do inputs matter using data dependence profiling to evaluate thread level speculation in bg q": {"filter": "Header Section", "author": ["Arnamoy Bhattacharyya"]}, "exposing ilp in custom hardware with a dataflow compiler ir": {"filter": "Header Section", "author": ["Ali Mustafa Zaidi"]}}