
#####  START OF RAM REPORT FOR COMPILE POINT: CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMA  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                                     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1     NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_0.ram_dscConCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5           NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_1.ram_dscCacheNM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5           NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7             NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.UI_ram_wrapper_2.ram_dscCacheM.CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7             NA                NA                 0       1(0/1/1)                     1(0/1/1)                     
================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMAController_DMA  #####

