<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: HSE prescaler for RTC clock</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">HSE prescaler for RTC clock<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___constants.html">RCC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaccf28d1a372b02ee7a01b4f97b295809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaccf28d1a372b02ee7a01b4f97b295809">LL_RCC_RTC_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaccf28d1a372b02ee7a01b4f97b295809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191066ba964bf09690a2f1426df26a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga191066ba964bf09690a2f1426df26a53">LL_RCC_RTC_HSE_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a></td></tr>
<tr class="separator:ga191066ba964bf09690a2f1426df26a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f08796f617860ef904e3864f8ccaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gae5f08796f617860ef904e3864f8ccaae">LL_RCC_RTC_HSE_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:gae5f08796f617860ef904e3864f8ccaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3261ce5644485afba9cd342fec6b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga9a3261ce5644485afba9cd342fec6b11">LL_RCC_RTC_HSE_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a></td></tr>
<tr class="separator:ga9a3261ce5644485afba9cd342fec6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39412148c88d6a05a29989dff136382d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga39412148c88d6a05a29989dff136382d">LL_RCC_RTC_HSE_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga39412148c88d6a05a29989dff136382d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652d7090ab26dbc574664c9d6fa60e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga652d7090ab26dbc574664c9d6fa60e1a">LL_RCC_RTC_HSE_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga652d7090ab26dbc574664c9d6fa60e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a13e3f005f4c237085883f0fb0c8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga68a13e3f005f4c237085883f0fb0c8d1">LL_RCC_RTC_HSE_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga68a13e3f005f4c237085883f0fb0c8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ee91ba8a60a5d9958b5bb1856dcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga24ee91ba8a60a5d9958b5bb1856dcaec">LL_RCC_RTC_HSE_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a></td></tr>
<tr class="separator:ga24ee91ba8a60a5d9958b5bb1856dcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a64a90af43f6af59ce88e599cc5d8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2a64a90af43f6af59ce88e599cc5d8c6">LL_RCC_RTC_HSE_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga2a64a90af43f6af59ce88e599cc5d8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8fe9beb0937ee0e78ab2588ac0e89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4b8fe9beb0937ee0e78ab2588ac0e89d">LL_RCC_RTC_HSE_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga4b8fe9beb0937ee0e78ab2588ac0e89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d48e530ccf9ecdc52492b634d88bf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga1d48e530ccf9ecdc52492b634d88bf55">LL_RCC_RTC_HSE_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga1d48e530ccf9ecdc52492b634d88bf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6bb2b2d57b2f71a4524683ab5aa7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4b6bb2b2d57b2f71a4524683ab5aa7fd">LL_RCC_RTC_HSE_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:ga4b6bb2b2d57b2f71a4524683ab5aa7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2be0e64ca2ccec27fdf76d44df89d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2d2be0e64ca2ccec27fdf76d44df89d2">LL_RCC_RTC_HSE_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga2d2be0e64ca2ccec27fdf76d44df89d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9726f43b941197c7e040df9a7fc6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga2b9726f43b941197c7e040df9a7fc6d9">LL_RCC_RTC_HSE_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga2b9726f43b941197c7e040df9a7fc6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb36e73e43906d0f84588fad2e361761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gadb36e73e43906d0f84588fad2e361761">LL_RCC_RTC_HSE_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:gadb36e73e43906d0f84588fad2e361761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece6033b7e54e53f60f939735a65558b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaece6033b7e54e53f60f939735a65558b">LL_RCC_RTC_HSE_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a></td></tr>
<tr class="separator:gaece6033b7e54e53f60f939735a65558b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b14079b3cf195a694dfff9614d11541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga3b14079b3cf195a694dfff9614d11541">LL_RCC_RTC_HSE_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga3b14079b3cf195a694dfff9614d11541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c122c34ff0e631aab8af1d4bcd94078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga3c122c34ff0e631aab8af1d4bcd94078">LL_RCC_RTC_HSE_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga3c122c34ff0e631aab8af1d4bcd94078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab55dc23e7d355d62433d197883cd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga1ab55dc23e7d355d62433d197883cd70">LL_RCC_RTC_HSE_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga1ab55dc23e7d355d62433d197883cd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c24ce23ac9a2907854c75df5c4e590f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga8c24ce23ac9a2907854c75df5c4e590f">LL_RCC_RTC_HSE_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:ga8c24ce23ac9a2907854c75df5c4e590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c59371cd4af8e05416b39a144a817b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga72c59371cd4af8e05416b39a144a817b">LL_RCC_RTC_HSE_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga72c59371cd4af8e05416b39a144a817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe5f6d9ee5e65a56766202262b38e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga8fe5f6d9ee5e65a56766202262b38e5f">LL_RCC_RTC_HSE_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:ga8fe5f6d9ee5e65a56766202262b38e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5122f0915a4e9dcecc97cde40c832b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga5122f0915a4e9dcecc97cde40c832b65">LL_RCC_RTC_HSE_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga5122f0915a4e9dcecc97cde40c832b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c09260ad1409f0c8996ff1818b0170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gaf0c09260ad1409f0c8996ff1818b0170">LL_RCC_RTC_HSE_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>)</td></tr>
<tr class="separator:gaf0c09260ad1409f0c8996ff1818b0170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c7f530a344e6d12b9a59b76a2cf0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga72c7f530a344e6d12b9a59b76a2cf0ef">LL_RCC_RTC_HSE_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga72c7f530a344e6d12b9a59b76a2cf0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa745a234b71ec05cb556fb7e6d9a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gacaa745a234b71ec05cb556fb7e6d9a04">LL_RCC_RTC_HSE_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:gacaa745a234b71ec05cb556fb7e6d9a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4189431c5ed01c514a1632131357170d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga4189431c5ed01c514a1632131357170d">LL_RCC_RTC_HSE_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga4189431c5ed01c514a1632131357170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69e6ef817ade14318660cf1fe454896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gab69e6ef817ade14318660cf1fe454896">LL_RCC_RTC_HSE_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td></tr>
<tr class="separator:gab69e6ef817ade14318660cf1fe454896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943debce1a88f2c82d4734dab530491e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga943debce1a88f2c82d4734dab530491e">LL_RCC_RTC_HSE_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga943debce1a88f2c82d4734dab530491e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b2846961a3c3a18800bef65db732d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#gad24b2846961a3c3a18800bef65db732d">LL_RCC_RTC_HSE_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td></tr>
<tr class="separator:gad24b2846961a3c3a18800bef65db732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f66b6e15e4ab3aa3d2289fe1e6df113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___h_s_e_d_i_v.html#ga6f66b6e15e4ab3aa3d2289fe1e6df113">LL_RCC_RTC_HSE_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td></tr>
<tr class="separator:ga6f66b6e15e4ab3aa3d2289fe1e6df113"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4b8fe9beb0937ee0e78ab2588ac0e89d" name="ga4b8fe9beb0937ee0e78ab2588ac0e89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8fe9beb0937ee0e78ab2588ac0e89d">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_10&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 10 </p>

</div>
</div>
<a id="ga1d48e530ccf9ecdc52492b634d88bf55" name="ga1d48e530ccf9ecdc52492b634d88bf55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d48e530ccf9ecdc52492b634d88bf55">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_11&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 11 </p>

</div>
</div>
<a id="ga4b6bb2b2d57b2f71a4524683ab5aa7fd" name="ga4b6bb2b2d57b2f71a4524683ab5aa7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b6bb2b2d57b2f71a4524683ab5aa7fd">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_12&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 12 </p>

</div>
</div>
<a id="ga2d2be0e64ca2ccec27fdf76d44df89d2" name="ga2d2be0e64ca2ccec27fdf76d44df89d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d2be0e64ca2ccec27fdf76d44df89d2">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_13&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 13 </p>

</div>
</div>
<a id="ga2b9726f43b941197c7e040df9a7fc6d9" name="ga2b9726f43b941197c7e040df9a7fc6d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9726f43b941197c7e040df9a7fc6d9">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_14&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 14 </p>

</div>
</div>
<a id="gadb36e73e43906d0f84588fad2e361761" name="gadb36e73e43906d0f84588fad2e361761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb36e73e43906d0f84588fad2e361761">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_15&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 15 </p>

</div>
</div>
<a id="gaece6033b7e54e53f60f939735a65558b" name="gaece6033b7e54e53f60f939735a65558b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece6033b7e54e53f60f939735a65558b">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_16&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 16 </p>

</div>
</div>
<a id="ga3b14079b3cf195a694dfff9614d11541" name="ga3b14079b3cf195a694dfff9614d11541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b14079b3cf195a694dfff9614d11541">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_17&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 17 </p>

</div>
</div>
<a id="ga3c122c34ff0e631aab8af1d4bcd94078" name="ga3c122c34ff0e631aab8af1d4bcd94078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c122c34ff0e631aab8af1d4bcd94078">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_18&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 18 </p>

</div>
</div>
<a id="ga1ab55dc23e7d355d62433d197883cd70" name="ga1ab55dc23e7d355d62433d197883cd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab55dc23e7d355d62433d197883cd70">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_19&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 19 </p>

</div>
</div>
<a id="ga191066ba964bf09690a2f1426df26a53" name="ga191066ba964bf09690a2f1426df26a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga191066ba964bf09690a2f1426df26a53">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_2&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 2 </p>

</div>
</div>
<a id="ga8c24ce23ac9a2907854c75df5c4e590f" name="ga8c24ce23ac9a2907854c75df5c4e590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c24ce23ac9a2907854c75df5c4e590f">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_20&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 20 </p>

</div>
</div>
<a id="ga72c59371cd4af8e05416b39a144a817b" name="ga72c59371cd4af8e05416b39a144a817b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c59371cd4af8e05416b39a144a817b">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_21&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 21 </p>

</div>
</div>
<a id="ga8fe5f6d9ee5e65a56766202262b38e5f" name="ga8fe5f6d9ee5e65a56766202262b38e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fe5f6d9ee5e65a56766202262b38e5f">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_22&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 22 </p>

</div>
</div>
<a id="ga5122f0915a4e9dcecc97cde40c832b65" name="ga5122f0915a4e9dcecc97cde40c832b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5122f0915a4e9dcecc97cde40c832b65">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_23&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 23 </p>

</div>
</div>
<a id="gaf0c09260ad1409f0c8996ff1818b0170" name="gaf0c09260ad1409f0c8996ff1818b0170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c09260ad1409f0c8996ff1818b0170">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_24&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 24 </p>

</div>
</div>
<a id="ga72c7f530a344e6d12b9a59b76a2cf0ef" name="ga72c7f530a344e6d12b9a59b76a2cf0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c7f530a344e6d12b9a59b76a2cf0ef">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_25&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 25 </p>

</div>
</div>
<a id="gacaa745a234b71ec05cb556fb7e6d9a04" name="gacaa745a234b71ec05cb556fb7e6d9a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa745a234b71ec05cb556fb7e6d9a04">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_26&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 26 </p>

</div>
</div>
<a id="ga4189431c5ed01c514a1632131357170d" name="ga4189431c5ed01c514a1632131357170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4189431c5ed01c514a1632131357170d">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_27&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 27 </p>

</div>
</div>
<a id="gab69e6ef817ade14318660cf1fe454896" name="gab69e6ef817ade14318660cf1fe454896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69e6ef817ade14318660cf1fe454896">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_28&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 28 </p>

</div>
</div>
<a id="ga943debce1a88f2c82d4734dab530491e" name="ga943debce1a88f2c82d4734dab530491e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943debce1a88f2c82d4734dab530491e">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_29&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 29 </p>

</div>
</div>
<a id="gae5f08796f617860ef904e3864f8ccaae" name="gae5f08796f617860ef904e3864f8ccaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5f08796f617860ef904e3864f8ccaae">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_3&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 3 </p>

</div>
</div>
<a id="gad24b2846961a3c3a18800bef65db732d" name="gad24b2846961a3c3a18800bef65db732d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad24b2846961a3c3a18800bef65db732d">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_30&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 30 </p>

</div>
</div>
<a id="ga6f66b6e15e4ab3aa3d2289fe1e6df113" name="ga6f66b6e15e4ab3aa3d2289fe1e6df113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f66b6e15e4ab3aa3d2289fe1e6df113">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_31&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 31 </p>

</div>
</div>
<a id="ga9a3261ce5644485afba9cd342fec6b11" name="ga9a3261ce5644485afba9cd342fec6b11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3261ce5644485afba9cd342fec6b11">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_4&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 4 </p>

</div>
</div>
<a id="ga39412148c88d6a05a29989dff136382d" name="ga39412148c88d6a05a29989dff136382d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39412148c88d6a05a29989dff136382d">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_5&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 5 </p>

</div>
</div>
<a id="ga652d7090ab26dbc574664c9d6fa60e1a" name="ga652d7090ab26dbc574664c9d6fa60e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652d7090ab26dbc574664c9d6fa60e1a">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_6&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 6 </p>

</div>
</div>
<a id="ga68a13e3f005f4c237085883f0fb0c8d1" name="ga68a13e3f005f4c237085883f0fb0c8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a13e3f005f4c237085883f0fb0c8d1">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_7&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 7 </p>

</div>
</div>
<a id="ga24ee91ba8a60a5d9958b5bb1856dcaec" name="ga24ee91ba8a60a5d9958b5bb1856dcaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24ee91ba8a60a5d9958b5bb1856dcaec">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_8&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 8 </p>

</div>
</div>
<a id="ga2a64a90af43f6af59ce88e599cc5d8c6" name="ga2a64a90af43f6af59ce88e599cc5d8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a64a90af43f6af59ce88e599cc5d8c6">&#9670;&nbsp;</a></span>LL_RCC_RTC_HSE_DIV_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_HSE_DIV_9&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE clock divided by 9 </p>

</div>
</div>
<a id="gaccf28d1a372b02ee7a01b4f97b295809" name="gaccf28d1a372b02ee7a01b4f97b295809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf28d1a372b02ee7a01b4f97b295809">&#9670;&nbsp;</a></span>LL_RCC_RTC_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_RTC_NOCLOCK&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >HSE not divided </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
