#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ca8460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ca85f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1cb3430 .functor NOT 1, L_0x1cddc40, C4<0>, C4<0>, C4<0>;
L_0x1cdd9d0 .functor XOR 1, L_0x1cdd870, L_0x1cdd930, C4<0>, C4<0>;
L_0x1cddb30 .functor XOR 1, L_0x1cdd9d0, L_0x1cdda90, C4<0>, C4<0>;
v0x1cda070_0 .net *"_ivl_10", 0 0, L_0x1cdda90;  1 drivers
v0x1cda170_0 .net *"_ivl_12", 0 0, L_0x1cddb30;  1 drivers
v0x1cda250_0 .net *"_ivl_2", 0 0, L_0x1cdce10;  1 drivers
v0x1cda310_0 .net *"_ivl_4", 0 0, L_0x1cdd870;  1 drivers
v0x1cda3f0_0 .net *"_ivl_6", 0 0, L_0x1cdd930;  1 drivers
v0x1cda520_0 .net *"_ivl_8", 0 0, L_0x1cdd9d0;  1 drivers
v0x1cda600_0 .net "a", 0 0, v0x1cd79a0_0;  1 drivers
v0x1cda6a0_0 .net "b", 0 0, v0x1cd7a40_0;  1 drivers
v0x1cda740_0 .net "c", 0 0, v0x1cd7ae0_0;  1 drivers
v0x1cda7e0_0 .var "clk", 0 0;
v0x1cda880_0 .net "d", 0 0, v0x1cd7c50_0;  1 drivers
v0x1cda920_0 .net "out_dut", 0 0, L_0x1cdd630;  1 drivers
v0x1cda9c0_0 .net "out_ref", 0 0, L_0x1cdb990;  1 drivers
v0x1cdaa60_0 .var/2u "stats1", 159 0;
v0x1cdab00_0 .var/2u "strobe", 0 0;
v0x1cdaba0_0 .net "tb_match", 0 0, L_0x1cddc40;  1 drivers
v0x1cdac60_0 .net "tb_mismatch", 0 0, L_0x1cb3430;  1 drivers
v0x1cdae30_0 .net "wavedrom_enable", 0 0, v0x1cd7d40_0;  1 drivers
v0x1cdaed0_0 .net "wavedrom_title", 511 0, v0x1cd7de0_0;  1 drivers
L_0x1cdce10 .concat [ 1 0 0 0], L_0x1cdb990;
L_0x1cdd870 .concat [ 1 0 0 0], L_0x1cdb990;
L_0x1cdd930 .concat [ 1 0 0 0], L_0x1cdd630;
L_0x1cdda90 .concat [ 1 0 0 0], L_0x1cdb990;
L_0x1cddc40 .cmp/eeq 1, L_0x1cdce10, L_0x1cddb30;
S_0x1ca8780 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1ca85f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1ca8f00 .functor NOT 1, v0x1cd7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb3cf0 .functor NOT 1, v0x1cd7a40_0, C4<0>, C4<0>, C4<0>;
L_0x1cdb0e0 .functor AND 1, L_0x1ca8f00, L_0x1cb3cf0, C4<1>, C4<1>;
L_0x1cdb180 .functor NOT 1, v0x1cd7c50_0, C4<0>, C4<0>, C4<0>;
L_0x1cdb2b0 .functor NOT 1, v0x1cd79a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdb3b0 .functor AND 1, L_0x1cdb180, L_0x1cdb2b0, C4<1>, C4<1>;
L_0x1cdb490 .functor OR 1, L_0x1cdb0e0, L_0x1cdb3b0, C4<0>, C4<0>;
L_0x1cdb550 .functor AND 1, v0x1cd79a0_0, v0x1cd7ae0_0, C4<1>, C4<1>;
L_0x1cdb610 .functor AND 1, L_0x1cdb550, v0x1cd7c50_0, C4<1>, C4<1>;
L_0x1cdb6d0 .functor OR 1, L_0x1cdb490, L_0x1cdb610, C4<0>, C4<0>;
L_0x1cdb840 .functor AND 1, v0x1cd7a40_0, v0x1cd7ae0_0, C4<1>, C4<1>;
L_0x1cdb8b0 .functor AND 1, L_0x1cdb840, v0x1cd7c50_0, C4<1>, C4<1>;
L_0x1cdb990 .functor OR 1, L_0x1cdb6d0, L_0x1cdb8b0, C4<0>, C4<0>;
v0x1cb36a0_0 .net *"_ivl_0", 0 0, L_0x1ca8f00;  1 drivers
v0x1cb3740_0 .net *"_ivl_10", 0 0, L_0x1cdb3b0;  1 drivers
v0x1cd6190_0 .net *"_ivl_12", 0 0, L_0x1cdb490;  1 drivers
v0x1cd6250_0 .net *"_ivl_14", 0 0, L_0x1cdb550;  1 drivers
v0x1cd6330_0 .net *"_ivl_16", 0 0, L_0x1cdb610;  1 drivers
v0x1cd6460_0 .net *"_ivl_18", 0 0, L_0x1cdb6d0;  1 drivers
v0x1cd6540_0 .net *"_ivl_2", 0 0, L_0x1cb3cf0;  1 drivers
v0x1cd6620_0 .net *"_ivl_20", 0 0, L_0x1cdb840;  1 drivers
v0x1cd6700_0 .net *"_ivl_22", 0 0, L_0x1cdb8b0;  1 drivers
v0x1cd67e0_0 .net *"_ivl_4", 0 0, L_0x1cdb0e0;  1 drivers
v0x1cd68c0_0 .net *"_ivl_6", 0 0, L_0x1cdb180;  1 drivers
v0x1cd69a0_0 .net *"_ivl_8", 0 0, L_0x1cdb2b0;  1 drivers
v0x1cd6a80_0 .net "a", 0 0, v0x1cd79a0_0;  alias, 1 drivers
v0x1cd6b40_0 .net "b", 0 0, v0x1cd7a40_0;  alias, 1 drivers
v0x1cd6c00_0 .net "c", 0 0, v0x1cd7ae0_0;  alias, 1 drivers
v0x1cd6cc0_0 .net "d", 0 0, v0x1cd7c50_0;  alias, 1 drivers
v0x1cd6d80_0 .net "out", 0 0, L_0x1cdb990;  alias, 1 drivers
S_0x1cd6ee0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1ca85f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cd79a0_0 .var "a", 0 0;
v0x1cd7a40_0 .var "b", 0 0;
v0x1cd7ae0_0 .var "c", 0 0;
v0x1cd7bb0_0 .net "clk", 0 0, v0x1cda7e0_0;  1 drivers
v0x1cd7c50_0 .var "d", 0 0;
v0x1cd7d40_0 .var "wavedrom_enable", 0 0;
v0x1cd7de0_0 .var "wavedrom_title", 511 0;
S_0x1cd7180 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1cd6ee0;
 .timescale -12 -12;
v0x1cd73e0_0 .var/2s "count", 31 0;
E_0x1ca33b0/0 .event negedge, v0x1cd7bb0_0;
E_0x1ca33b0/1 .event posedge, v0x1cd7bb0_0;
E_0x1ca33b0 .event/or E_0x1ca33b0/0, E_0x1ca33b0/1;
E_0x1ca3600 .event negedge, v0x1cd7bb0_0;
E_0x1c8d9f0 .event posedge, v0x1cd7bb0_0;
S_0x1cd74e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cd6ee0;
 .timescale -12 -12;
v0x1cd76e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cd77c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cd6ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cd7f40 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1ca85f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1cdbaf0 .functor AND 1, v0x1cd79a0_0, v0x1cd7a40_0, C4<1>, C4<1>;
L_0x1cdbb60 .functor NOT 1, v0x1cd7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdbbf0 .functor AND 1, L_0x1cdbaf0, L_0x1cdbb60, C4<1>, C4<1>;
L_0x1cdbd00 .functor NOT 1, v0x1cd7c50_0, C4<0>, C4<0>, C4<0>;
L_0x1cdbda0 .functor AND 1, L_0x1cdbbf0, L_0x1cdbd00, C4<1>, C4<1>;
L_0x1cdbeb0 .functor NOT 1, v0x1cd7a40_0, C4<0>, C4<0>, C4<0>;
L_0x1cdbf60 .functor AND 1, v0x1cd79a0_0, L_0x1cdbeb0, C4<1>, C4<1>;
L_0x1cdc020 .functor NOT 1, v0x1cd7ae0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdc1f0 .functor AND 1, L_0x1cdbf60, L_0x1cdc020, C4<1>, C4<1>;
L_0x1cdc300 .functor AND 1, L_0x1cdc1f0, v0x1cd7c50_0, C4<1>, C4<1>;
L_0x1cdc530 .functor OR 1, L_0x1cdbda0, L_0x1cdc300, C4<0>, C4<0>;
L_0x1cdc5f0 .functor NOT 1, v0x1cd79a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdc7e0 .functor AND 1, L_0x1cdc5f0, v0x1cd7a40_0, C4<1>, C4<1>;
L_0x1cdc9b0 .functor AND 1, L_0x1cdc7e0, v0x1cd7ae0_0, C4<1>, C4<1>;
L_0x1cdc770 .functor NOT 1, v0x1cd7c50_0, C4<0>, C4<0>, C4<0>;
L_0x1cdcaf0 .functor AND 1, L_0x1cdc9b0, L_0x1cdc770, C4<1>, C4<1>;
L_0x1cdcc90 .functor OR 1, L_0x1cdc530, L_0x1cdcaf0, C4<0>, C4<0>;
L_0x1cdcda0 .functor AND 1, v0x1cd79a0_0, v0x1cd7a40_0, C4<1>, C4<1>;
L_0x1cdceb0 .functor AND 1, L_0x1cdcda0, v0x1cd7ae0_0, C4<1>, C4<1>;
L_0x1cdcf70 .functor NOT 1, v0x1cd7c50_0, C4<0>, C4<0>, C4<0>;
L_0x1cdd090 .functor AND 1, L_0x1cdceb0, L_0x1cdcf70, C4<1>, C4<1>;
L_0x1cdd1a0 .functor OR 1, L_0x1cdcc90, L_0x1cdd090, C4<0>, C4<0>;
L_0x1cdd370 .functor AND 1, v0x1cd79a0_0, v0x1cd7a40_0, C4<1>, C4<1>;
L_0x1cdd3e0 .functor AND 1, L_0x1cdd370, v0x1cd7ae0_0, C4<1>, C4<1>;
L_0x1cdd570 .functor AND 1, L_0x1cdd3e0, v0x1cd7c50_0, C4<1>, C4<1>;
L_0x1cdd630 .functor OR 1, L_0x1cdd1a0, L_0x1cdd570, C4<0>, C4<0>;
v0x1cd8230_0 .net *"_ivl_0", 0 0, L_0x1cdbaf0;  1 drivers
v0x1cd8310_0 .net *"_ivl_10", 0 0, L_0x1cdbeb0;  1 drivers
v0x1cd83f0_0 .net *"_ivl_12", 0 0, L_0x1cdbf60;  1 drivers
v0x1cd84e0_0 .net *"_ivl_14", 0 0, L_0x1cdc020;  1 drivers
v0x1cd85c0_0 .net *"_ivl_16", 0 0, L_0x1cdc1f0;  1 drivers
v0x1cd86f0_0 .net *"_ivl_18", 0 0, L_0x1cdc300;  1 drivers
v0x1cd87d0_0 .net *"_ivl_2", 0 0, L_0x1cdbb60;  1 drivers
v0x1cd88b0_0 .net *"_ivl_20", 0 0, L_0x1cdc530;  1 drivers
v0x1cd8990_0 .net *"_ivl_22", 0 0, L_0x1cdc5f0;  1 drivers
v0x1cd8a70_0 .net *"_ivl_24", 0 0, L_0x1cdc7e0;  1 drivers
v0x1cd8b50_0 .net *"_ivl_26", 0 0, L_0x1cdc9b0;  1 drivers
v0x1cd8c30_0 .net *"_ivl_28", 0 0, L_0x1cdc770;  1 drivers
v0x1cd8d10_0 .net *"_ivl_30", 0 0, L_0x1cdcaf0;  1 drivers
v0x1cd8df0_0 .net *"_ivl_32", 0 0, L_0x1cdcc90;  1 drivers
v0x1cd8ed0_0 .net *"_ivl_34", 0 0, L_0x1cdcda0;  1 drivers
v0x1cd8fb0_0 .net *"_ivl_36", 0 0, L_0x1cdceb0;  1 drivers
v0x1cd9090_0 .net *"_ivl_38", 0 0, L_0x1cdcf70;  1 drivers
v0x1cd9280_0 .net *"_ivl_4", 0 0, L_0x1cdbbf0;  1 drivers
v0x1cd9360_0 .net *"_ivl_40", 0 0, L_0x1cdd090;  1 drivers
v0x1cd9440_0 .net *"_ivl_42", 0 0, L_0x1cdd1a0;  1 drivers
v0x1cd9520_0 .net *"_ivl_44", 0 0, L_0x1cdd370;  1 drivers
v0x1cd9600_0 .net *"_ivl_46", 0 0, L_0x1cdd3e0;  1 drivers
v0x1cd96e0_0 .net *"_ivl_48", 0 0, L_0x1cdd570;  1 drivers
v0x1cd97c0_0 .net *"_ivl_6", 0 0, L_0x1cdbd00;  1 drivers
v0x1cd98a0_0 .net *"_ivl_8", 0 0, L_0x1cdbda0;  1 drivers
v0x1cd9980_0 .net "a", 0 0, v0x1cd79a0_0;  alias, 1 drivers
v0x1cd9a20_0 .net "b", 0 0, v0x1cd7a40_0;  alias, 1 drivers
v0x1cd9b10_0 .net "c", 0 0, v0x1cd7ae0_0;  alias, 1 drivers
v0x1cd9c00_0 .net "d", 0 0, v0x1cd7c50_0;  alias, 1 drivers
v0x1cd9cf0_0 .net "out", 0 0, L_0x1cdd630;  alias, 1 drivers
S_0x1cd9e50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1ca85f0;
 .timescale -12 -12;
E_0x1ca3150 .event anyedge, v0x1cdab00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cdab00_0;
    %nor/r;
    %assign/vec4 v0x1cdab00_0, 0;
    %wait E_0x1ca3150;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cd6ee0;
T_3 ;
    %fork t_1, S_0x1cd7180;
    %jmp t_0;
    .scope S_0x1cd7180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cd73e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd7c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7a40_0, 0;
    %assign/vec4 v0x1cd79a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c8d9f0;
    %load/vec4 v0x1cd73e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1cd73e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd7c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7a40_0, 0;
    %assign/vec4 v0x1cd79a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ca3600;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cd77c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ca33b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1cd79a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cd7ae0_0, 0;
    %assign/vec4 v0x1cd7c50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1cd6ee0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1ca85f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cda7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cdab00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ca85f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cda7e0_0;
    %inv;
    %store/vec4 v0x1cda7e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ca85f0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cd7bb0_0, v0x1cdac60_0, v0x1cda600_0, v0x1cda6a0_0, v0x1cda740_0, v0x1cda880_0, v0x1cda9c0_0, v0x1cda920_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ca85f0;
T_7 ;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ca85f0;
T_8 ;
    %wait E_0x1ca33b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cdaa60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdaa60_0, 4, 32;
    %load/vec4 v0x1cdaba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdaa60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cdaa60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdaa60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cda9c0_0;
    %load/vec4 v0x1cda9c0_0;
    %load/vec4 v0x1cda920_0;
    %xor;
    %load/vec4 v0x1cda9c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdaa60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cdaa60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cdaa60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/kmap2/iter0/response0/top_module.sv";
