
---------- Begin Simulation Statistics ----------
final_tick                                  186732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23974                       # Simulator instruction rate (inst/s)
host_mem_usage                                2210528                       # Number of bytes of host memory used
host_op_rate                                   143008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.20                       # Real time elapsed on the host
host_tick_rate                              155432886                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28794                       # Number of instructions simulated
sim_ops                                        171798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000187                       # Number of seconds simulated
sim_ticks                                   186732000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    235926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    48165                       # number of cc regfile writes
system.cpu.committedInsts                       28794                       # Number of Instructions Simulated
system.cpu.committedOps                        171798                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.485136                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.485136                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1388                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      653                       # number of floating regfile writes
system.cpu.idleCycles                           46078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  545                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10425                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.971858                       # Inst execution rate
system.cpu.iew.exec_refs                         6211                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2126                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2206                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3118                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2583                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              183806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4085                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               251                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                181478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1160                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    525                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1215                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          497                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             48                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    410982                       # num instructions consuming a value
system.cpu.iew.wb_count                        178974                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.382540                       # average fanout of values written-back
system.cpu.iew.wb_producers                    157217                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.958449                       # insts written-back per cycle
system.cpu.iew.wb_sent                         179119                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   390331                       # number of integer regfile reads
system.cpu.int_regfile_writes                  222642                       # number of integer regfile writes
system.cpu.ipc                               0.154199                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.154199                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4736      2.61%      2.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                141472     77.85%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28693     15.79%     96.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 135      0.07%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     96.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  110      0.06%     96.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     96.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.03%     96.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.12%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4025      2.21%     98.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1644      0.90%     99.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             143      0.08%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            504      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 181729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1321                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2624                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1196                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1343                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         107                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000589                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      54     50.47%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      8.41%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     58.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     13     12.15%     71.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    11     10.28%     81.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      6.54%     87.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               13     12.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 175779                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             501655                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       177778                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            194478                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     183801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    181729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        140655                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.292019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.508159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               57062     40.57%     40.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               37521     26.68%     67.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18457     13.12%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               11635      8.27%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10134      7.20%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3839      2.73%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1530      1.09%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 338      0.24%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 139      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          140655                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.973202                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 7                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3118                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2583                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   20177                       # number of misc regfile reads
system.cpu.numCycles                           186733                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   11954                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10895                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               661                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5553                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5254                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.615523                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     211                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             446                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              439                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           11981                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               500                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       138741                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.238264                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.885142                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           58859     42.42%     42.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           55686     40.14%     82.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1292      0.93%     83.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            9228      6.65%     90.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             454      0.33%     90.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            4346      3.13%     93.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4273      3.08%     96.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             164      0.12%     96.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            4439      3.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       138741                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                28794                       # Number of instructions committed
system.cpu.commit.opsCommitted                 171798                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3162                       # Number of memory references committed
system.cpu.commit.loads                          1536                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9923                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                      166956                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4380      2.55%      2.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       135067     78.62%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            6      0.00%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        28693     16.70%     97.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.08%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     97.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.05%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     98.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     98.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.13%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     98.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      0.86%     99.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      0.68%     99.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.03%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       171798                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          4439                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    62146                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 53854                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4327                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 19803                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    525                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 5344                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 184749                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1076                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2903                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2127                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    186732000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              57393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          37181                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       11954                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               5472                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         82083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   74                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           364                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      2138                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   490                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             140655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.337862                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.854713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   113161     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      112      0.08%     80.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     2235      1.59%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      184      0.13%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2824      2.01%     84.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      214      0.15%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2201      1.56%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      321      0.23%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    19403     13.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               140655                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064017                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.199113                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2207                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           111                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    186732000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          55                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1582                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    957                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    186732000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    525                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    67567                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    3892                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            203                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     18624                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 49844                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 184347                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46807                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1912                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              277556                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      659058                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   396029                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1409                       # Number of floating rename lookups
system.cpu.rename.committedMaps                263686                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    13864                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     89200                       # count of insts added to the skid buffer
system.cpu.rob.reads                           317925                       # The number of ROB reads
system.cpu.rob.writes                          369499                       # The number of ROB writes
system.cpu.thread_0.numInsts                    28794                       # Number of Instructions committed
system.cpu.thread_0.numOps                     171798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      2138.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2665.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000230460250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 9651                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 165                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4855                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     247                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1432                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.16                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.02                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    271                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     26                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    496                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1924                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2138                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1536                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1040                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      644                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      403                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      209                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      121                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      104                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       76                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       50                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      42                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      22                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      21                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      19                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                      21                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                      17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                      17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                      19                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                      17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                      19                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                      48                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                      44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                      18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                      25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      415.363636                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     280.887614                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     437.187436                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            2     18.18%     36.36% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            1      9.09%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::960-1023            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1472-1535            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    15808                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   154529                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     827.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      65.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      186725000                       # Total gap between requests
system.mem_ctrl.avgGap                       28806.70                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       136832                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        15859                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1318                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 732772101.193153858185                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 84929203.350255981088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 7058243.900349163450                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2138                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2717                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     63832250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    136199000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   3531841000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     29856.06                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     50128.45                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   2170768.90                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       136768                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        17697                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         154465                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       136768                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       136768                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2137                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2717                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            4854                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     732429364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      94772187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         827201551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    732429364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    732429364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     65644881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         65644881                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    732429364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    160417068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        892846432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  4608                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  176                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           958                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          1050                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           138                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           269                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            39                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            32                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           389                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           138                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            31                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            19                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           67                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          146                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          378                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           54                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          507                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          393                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            21                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            42                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            55                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           52                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                113631250                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               23040000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           200031250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 24659.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            43409.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 3822                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 166                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             82.94                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            94.32                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples          784                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   384.734694                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   214.630834                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   385.949223                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          271     34.57%     34.57% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          165     21.05%     55.61% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           71      9.06%     64.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           33      4.21%     68.88% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           26      3.32%     72.19% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           11      1.40%     73.60% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           17      2.17%     75.77% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           26      3.32%     79.08% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          164     20.92%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total          784                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 294912                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11264                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1579.332948                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                60.321745                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    12.81                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                12.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.47                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                83.36                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    186732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy          3948420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          2072070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy        21512820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         647280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy     49623060                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy     29917440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      121857810                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    652.581293                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     77391500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    103360500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1735020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           903210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        11388300                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         271440                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     49580310                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy     29953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      107968440                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    578.199987                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     77272250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    103479750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    186732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4855                       # Transaction distribution
system.membus.trans_dist::ReadResp               4854                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         4275                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         4275                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         8688                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         8688                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12963                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       136768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       136768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        29955                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        29955                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  166723                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6482                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    186732000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             8109000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11336250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8252750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
