{"vcs1":{"timestamp_begin":1701293571.946331285, "rt":0.72, "ut":0.34, "st":0.30}}
{"vcselab":{"timestamp_begin":1701293572.759302368, "rt":0.87, "ut":0.56, "st":0.28}}
{"link":{"timestamp_begin":1701293573.692681200, "rt":0.54, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1701293571.185251961}
{"VCS_COMP_START_TIME": 1701293571.185251961}
{"VCS_COMP_END_TIME": 1701293575.128951084}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R library.sv task2.sv"}
{"vcs1": {"peak_mem": 336972}}
{"stitch_vcselab": {"peak_mem": 222584}}
