

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Tue Dec 10 03:01:29 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimazation_5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4051|  4051|  4034|  4034| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+---------+
        |                         |                      |   Latency   |   Interval  | Pipeline|
        |         Instance        |        Module        |  min |  max |  min |  max |   Type  |
        +-------------------------+----------------------+------+------+------+------+---------+
        |Loop_sizeLoop_proc_U0    |Loop_sizeLoop_proc    |  4033|  4033|  4033|  4033|   none  |
        |Block_codeRepl50_pro_U0  |Block_codeRepl50_pro  |    17|    17|    17|    17|   none  |
        +-------------------------+----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     98|
|FIFO             |        0|      -|      80|    704|
|Instance         |        0|     23|    4985|   4984|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    180|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     23|    5087|   5966|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       4|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Block_codeRepl50_pro_U0  |Block_codeRepl50_pro  |        0|      0|  1011|   248|
    |Loop_sizeLoop_proc_U0    |Loop_sizeLoop_proc    |        0|     23|  3974|  4736|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     23|  4985|  4984|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |data0_load_10_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_11_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_12_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_13_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_14_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_15_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_1_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_2_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_3_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_4_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_5_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_6_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_7_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_8_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_9_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 80| 704|    32|  512|     1024|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_codeRepl50_pro_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Loop_sizeLoop_proc_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |Block_codeRepl50_pro_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |Block_codeRepl50_pro_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Loop_sizeLoop_proc_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_10_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_11_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_12_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_13_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_14_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_15_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_1_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_2_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_3_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_4_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_5_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_6_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_7_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_8_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_9_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_loc_chann        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_codeRepl50_pro_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_sizeLoop_proc_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_10_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_11_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_12_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_13_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_14_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_15_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_1_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_2_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_3_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_4_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_5_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_6_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_7_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_8_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_9_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_loc_chann  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  98|          43|          41|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Block_codeRepl50_pro_U0_ap_ready_count          |   9|          2|    2|          4|
    |Loop_sizeLoop_proc_U0_ap_ready_count            |   9|          2|    2|          4|
    |ap_sync_reg_Block_codeRepl50_pro_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Loop_sizeLoop_proc_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_10_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_11_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_12_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_13_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_14_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_15_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_1_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_2_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_3_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_4_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_5_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_6_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_7_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_8_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_9_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_loc_chann  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 180|         40|   22|         44|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |Block_codeRepl50_pro_U0_ap_ready_count          |  2|   0|    2|          0|
    |Loop_sizeLoop_proc_U0_ap_ready_count            |  2|   0|    2|          0|
    |ap_sync_reg_Block_codeRepl50_pro_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Loop_sizeLoop_proc_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_10_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_11_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_12_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_13_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_14_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_15_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_1_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_2_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_3_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_4_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_5_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_6_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_7_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_8_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_9_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_loc_chann  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 22|   0|   22|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|size               |  in |   32|   ap_none  |     size     |    scalar    |
|dim                |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|data0_req_din      | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_address      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |     data0    |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_size         | out |   32|   ap_bus   |     data0    |    pointer   |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @Block_codeRepl50_pro(float* %data0) nounwind"   --->   Operation 4 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 5 [1/2] (8.75ns)   --->   "%call_ret = call fastcc { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } @Block_codeRepl50_pro(float* %data0) nounwind"   --->   Operation 5 'call' 'call_ret' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%data0_load_loc_chann = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 0"   --->   Operation 6 'extractvalue' 'data0_load_loc_chann' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%data0_load_1_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 1"   --->   Operation 7 'extractvalue' 'data0_load_1_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data0_load_2_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 2"   --->   Operation 8 'extractvalue' 'data0_load_2_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data0_load_3_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 3"   --->   Operation 9 'extractvalue' 'data0_load_3_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data0_load_4_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 4"   --->   Operation 10 'extractvalue' 'data0_load_4_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data0_load_5_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 5"   --->   Operation 11 'extractvalue' 'data0_load_5_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data0_load_6_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 6"   --->   Operation 12 'extractvalue' 'data0_load_6_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data0_load_7_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 7"   --->   Operation 13 'extractvalue' 'data0_load_7_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data0_load_8_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 8"   --->   Operation 14 'extractvalue' 'data0_load_8_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data0_load_9_loc_cha = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 9"   --->   Operation 15 'extractvalue' 'data0_load_9_loc_cha' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data0_load_10_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 10"   --->   Operation 16 'extractvalue' 'data0_load_10_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data0_load_11_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 11"   --->   Operation 17 'extractvalue' 'data0_load_11_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data0_load_12_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 12"   --->   Operation 18 'extractvalue' 'data0_load_12_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data0_load_13_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 13"   --->   Operation 19 'extractvalue' 'data0_load_13_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data0_load_14_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 14"   --->   Operation 20 'extractvalue' 'data0_load_14_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data0_load_15_loc_ch = extractvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %call_ret, 15"   --->   Operation 21 'extractvalue' 'data0_load_15_loc_ch' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @Loop_sizeLoop_proc(float* %data1, float %data0_load_loc_chann, float %data0_load_1_loc_cha, float %data0_load_2_loc_cha, float %data0_load_3_loc_cha, float %data0_load_4_loc_cha, float %data0_load_5_loc_cha, float %data0_load_6_loc_cha, float %data0_load_7_loc_cha, float %data0_load_8_loc_cha, float %data0_load_9_loc_cha, float %data0_load_10_loc_ch, float %data0_load_11_loc_ch, float %data0_load_12_loc_ch, float %data0_load_13_loc_ch, float %data0_load_14_loc_ch, float %data0_load_15_loc_ch, float* %data2) nounwind"   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:41]   --->   Operation 23 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:18]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:19]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:20]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @Loop_sizeLoop_proc(float* %data1, float %data0_load_loc_chann, float %data0_load_1_loc_cha, float %data0_load_2_loc_cha, float %data0_load_3_loc_cha, float %data0_load_4_loc_cha, float %data0_load_5_loc_cha, float %data0_load_6_loc_cha, float %data0_load_7_loc_cha, float %data0_load_8_loc_cha, float %data0_load_9_loc_cha, float %data0_load_10_loc_ch, float %data0_load_11_loc_ch, float %data0_load_12_loc_ch, float %data0_load_13_loc_ch, float %data0_load_14_loc_ch, float %data0_load_15_loc_ch, float* %data2) nounwind"   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:109]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret             (call                ) [ 0000]
data0_load_loc_chann (extractvalue        ) [ 0001]
data0_load_1_loc_cha (extractvalue        ) [ 0001]
data0_load_2_loc_cha (extractvalue        ) [ 0001]
data0_load_3_loc_cha (extractvalue        ) [ 0001]
data0_load_4_loc_cha (extractvalue        ) [ 0001]
data0_load_5_loc_cha (extractvalue        ) [ 0001]
data0_load_6_loc_cha (extractvalue        ) [ 0001]
data0_load_7_loc_cha (extractvalue        ) [ 0001]
data0_load_8_loc_cha (extractvalue        ) [ 0001]
data0_load_9_loc_cha (extractvalue        ) [ 0001]
data0_load_10_loc_ch (extractvalue        ) [ 0001]
data0_load_11_loc_ch (extractvalue        ) [ 0001]
data0_load_12_loc_ch (extractvalue        ) [ 0001]
data0_load_13_loc_ch (extractvalue        ) [ 0001]
data0_load_14_loc_ch (extractvalue        ) [ 0001]
data0_load_15_loc_ch (extractvalue        ) [ 0001]
StgValue_23          (specdataflowpipeline) [ 0000]
StgValue_24          (specbitsmap         ) [ 0000]
StgValue_25          (specbitsmap         ) [ 0000]
StgValue_26          (specbitsmap         ) [ 0000]
StgValue_27          (specbitsmap         ) [ 0000]
StgValue_28          (specbitsmap         ) [ 0000]
StgValue_29          (specbitsmap         ) [ 0000]
StgValue_30          (spectopmodule       ) [ 0000]
StgValue_31          (specinterface       ) [ 0000]
StgValue_32          (specinterface       ) [ 0000]
StgValue_33          (specinterface       ) [ 0000]
StgValue_34          (call                ) [ 0000]
StgValue_35          (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_codeRepl50_pro"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_sizeLoop_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_Loop_sizeLoop_proc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="0" index="3" bw="32" slack="0"/>
<pin id="43" dir="0" index="4" bw="32" slack="0"/>
<pin id="44" dir="0" index="5" bw="32" slack="0"/>
<pin id="45" dir="0" index="6" bw="32" slack="0"/>
<pin id="46" dir="0" index="7" bw="32" slack="0"/>
<pin id="47" dir="0" index="8" bw="32" slack="0"/>
<pin id="48" dir="0" index="9" bw="32" slack="0"/>
<pin id="49" dir="0" index="10" bw="32" slack="0"/>
<pin id="50" dir="0" index="11" bw="32" slack="0"/>
<pin id="51" dir="0" index="12" bw="32" slack="0"/>
<pin id="52" dir="0" index="13" bw="32" slack="0"/>
<pin id="53" dir="0" index="14" bw="32" slack="0"/>
<pin id="54" dir="0" index="15" bw="32" slack="0"/>
<pin id="55" dir="0" index="16" bw="32" slack="0"/>
<pin id="56" dir="0" index="17" bw="32" slack="0"/>
<pin id="57" dir="0" index="18" bw="32" slack="0"/>
<pin id="58" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_Block_codeRepl50_pro_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="512" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="data0_load_loc_chann_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="512" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_loc_chann/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="data0_load_1_loc_cha_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="512" slack="0"/>
<pin id="75" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_1_loc_cha/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data0_load_2_loc_cha_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="512" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_2_loc_cha/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data0_load_3_loc_cha_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="512" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_3_loc_cha/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data0_load_4_loc_cha_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="512" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_4_loc_cha/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data0_load_5_loc_cha_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="512" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_5_loc_cha/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data0_load_6_loc_cha_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="512" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_6_loc_cha/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="data0_load_7_loc_cha_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="512" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_7_loc_cha/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data0_load_8_loc_cha_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_8_loc_cha/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="data0_load_9_loc_cha_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="512" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_9_loc_cha/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data0_load_10_loc_ch_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="512" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_10_loc_ch/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data0_load_11_loc_ch_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="512" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_11_loc_ch/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data0_load_12_loc_ch_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="512" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_12_loc_ch/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="data0_load_13_loc_ch_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="512" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_13_loc_ch/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data0_load_14_loc_ch_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="512" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_14_loc_ch/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="data0_load_15_loc_ch_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="512" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data0_load_15_loc_ch/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="data0_load_loc_chann_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_loc_chann "/>
</bind>
</comp>

<comp id="153" class="1005" name="data0_load_1_loc_cha_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_1_loc_cha "/>
</bind>
</comp>

<comp id="158" class="1005" name="data0_load_2_loc_cha_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_2_loc_cha "/>
</bind>
</comp>

<comp id="163" class="1005" name="data0_load_3_loc_cha_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_3_loc_cha "/>
</bind>
</comp>

<comp id="168" class="1005" name="data0_load_4_loc_cha_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_4_loc_cha "/>
</bind>
</comp>

<comp id="173" class="1005" name="data0_load_5_loc_cha_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_5_loc_cha "/>
</bind>
</comp>

<comp id="178" class="1005" name="data0_load_6_loc_cha_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_6_loc_cha "/>
</bind>
</comp>

<comp id="183" class="1005" name="data0_load_7_loc_cha_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_7_loc_cha "/>
</bind>
</comp>

<comp id="188" class="1005" name="data0_load_8_loc_cha_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_8_loc_cha "/>
</bind>
</comp>

<comp id="193" class="1005" name="data0_load_9_loc_cha_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_9_loc_cha "/>
</bind>
</comp>

<comp id="198" class="1005" name="data0_load_10_loc_ch_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_10_loc_ch "/>
</bind>
</comp>

<comp id="203" class="1005" name="data0_load_11_loc_ch_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_11_loc_ch "/>
</bind>
</comp>

<comp id="208" class="1005" name="data0_load_12_loc_ch_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_12_loc_ch "/>
</bind>
</comp>

<comp id="213" class="1005" name="data0_load_13_loc_ch_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_13_loc_ch "/>
</bind>
</comp>

<comp id="218" class="1005" name="data0_load_14_loc_ch_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_14_loc_ch "/>
</bind>
</comp>

<comp id="223" class="1005" name="data0_load_15_loc_ch_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_load_15_loc_ch "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="38" pin=18"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="76"><net_src comp="62" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="38" pin=3"/></net>

<net id="81"><net_src comp="62" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="38" pin=4"/></net>

<net id="86"><net_src comp="62" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="38" pin=5"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="38" pin=6"/></net>

<net id="96"><net_src comp="62" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="38" pin=7"/></net>

<net id="101"><net_src comp="62" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="38" pin=8"/></net>

<net id="106"><net_src comp="62" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="38" pin=9"/></net>

<net id="111"><net_src comp="62" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="38" pin=10"/></net>

<net id="116"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="38" pin=11"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="38" pin=12"/></net>

<net id="126"><net_src comp="62" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="38" pin=13"/></net>

<net id="131"><net_src comp="62" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="38" pin=14"/></net>

<net id="136"><net_src comp="62" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="38" pin=15"/></net>

<net id="141"><net_src comp="62" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="38" pin=16"/></net>

<net id="146"><net_src comp="62" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="38" pin=17"/></net>

<net id="151"><net_src comp="68" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="156"><net_src comp="73" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="38" pin=3"/></net>

<net id="161"><net_src comp="78" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="38" pin=4"/></net>

<net id="166"><net_src comp="83" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="38" pin=5"/></net>

<net id="171"><net_src comp="88" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="38" pin=6"/></net>

<net id="176"><net_src comp="93" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="38" pin=7"/></net>

<net id="181"><net_src comp="98" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="38" pin=8"/></net>

<net id="186"><net_src comp="103" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="38" pin=9"/></net>

<net id="191"><net_src comp="108" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="38" pin=10"/></net>

<net id="196"><net_src comp="113" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="38" pin=11"/></net>

<net id="201"><net_src comp="118" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="38" pin=12"/></net>

<net id="206"><net_src comp="123" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="38" pin=13"/></net>

<net id="211"><net_src comp="128" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="38" pin=14"/></net>

<net id="216"><net_src comp="133" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="38" pin=15"/></net>

<net id="221"><net_src comp="138" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="38" pin=16"/></net>

<net id="226"><net_src comp="143" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="38" pin=17"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {2 3 }
 - Input state : 
	Port: myFuncAccel : data0 | {1 2 }
	Port: myFuncAccel : data1 | {2 3 }
  - Chain level:
	State 1
	State 2
		data0_load_loc_chann : 1
		data0_load_1_loc_cha : 1
		data0_load_2_loc_cha : 1
		data0_load_3_loc_cha : 1
		data0_load_4_loc_cha : 1
		data0_load_5_loc_cha : 1
		data0_load_6_loc_cha : 1
		data0_load_7_loc_cha : 1
		data0_load_8_loc_cha : 1
		data0_load_9_loc_cha : 1
		data0_load_10_loc_ch : 1
		data0_load_11_loc_ch : 1
		data0_load_12_loc_ch : 1
		data0_load_13_loc_ch : 1
		data0_load_14_loc_ch : 1
		data0_load_15_loc_ch : 1
		StgValue_22 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   |  grp_Loop_sizeLoop_proc_fu_38  |    23   |  40.565 |   3430  |   4006  |
|          | grp_Block_codeRepl50_pro_fu_62 |    0    |    0    |   480   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |   data0_load_loc_chann_fu_68   |    0    |    0    |    0    |    0    |
|          |   data0_load_1_loc_cha_fu_73   |    0    |    0    |    0    |    0    |
|          |   data0_load_2_loc_cha_fu_78   |    0    |    0    |    0    |    0    |
|          |   data0_load_3_loc_cha_fu_83   |    0    |    0    |    0    |    0    |
|          |   data0_load_4_loc_cha_fu_88   |    0    |    0    |    0    |    0    |
|          |   data0_load_5_loc_cha_fu_93   |    0    |    0    |    0    |    0    |
|          |   data0_load_6_loc_cha_fu_98   |    0    |    0    |    0    |    0    |
|extractvalue|   data0_load_7_loc_cha_fu_103  |    0    |    0    |    0    |    0    |
|          |   data0_load_8_loc_cha_fu_108  |    0    |    0    |    0    |    0    |
|          |   data0_load_9_loc_cha_fu_113  |    0    |    0    |    0    |    0    |
|          |   data0_load_10_loc_ch_fu_118  |    0    |    0    |    0    |    0    |
|          |   data0_load_11_loc_ch_fu_123  |    0    |    0    |    0    |    0    |
|          |   data0_load_12_loc_ch_fu_128  |    0    |    0    |    0    |    0    |
|          |   data0_load_13_loc_ch_fu_133  |    0    |    0    |    0    |    0    |
|          |   data0_load_14_loc_ch_fu_138  |    0    |    0    |    0    |    0    |
|          |   data0_load_15_loc_ch_fu_143  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    23   |  40.565 |   3910  |   4006  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|data0_load_10_loc_ch_reg_198|   32   |
|data0_load_11_loc_ch_reg_203|   32   |
|data0_load_12_loc_ch_reg_208|   32   |
|data0_load_13_loc_ch_reg_213|   32   |
|data0_load_14_loc_ch_reg_218|   32   |
|data0_load_15_loc_ch_reg_223|   32   |
|data0_load_1_loc_cha_reg_153|   32   |
|data0_load_2_loc_cha_reg_158|   32   |
|data0_load_3_loc_cha_reg_163|   32   |
|data0_load_4_loc_cha_reg_168|   32   |
|data0_load_5_loc_cha_reg_173|   32   |
|data0_load_6_loc_cha_reg_178|   32   |
|data0_load_7_loc_cha_reg_183|   32   |
|data0_load_8_loc_cha_reg_188|   32   |
|data0_load_9_loc_cha_reg_193|   32   |
|data0_load_loc_chann_reg_148|   32   |
+----------------------------+--------+
|            Total           |   512  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_sizeLoop_proc_fu_38 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p3  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p5  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p6  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p7  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p8  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p9  |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p10 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p11 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p12 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p13 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p14 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p15 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p16 |   2  |  32  |   64   ||    9    |
| grp_Loop_sizeLoop_proc_fu_38 |  p17 |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1024  ||  28.304 ||   144   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |   40   |  3910  |  4006  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   68   |  4422  |  4150  |
+-----------+--------+--------+--------+--------+
