Fitter Status : Successful - Fri Apr 29 05:31:06 2011
Quartus II Version : 10.1 Build 197 01/19/2011 SP 1 SJ Full Version
Revision Name : pcie_top_example_chaining_top
Top-level Entity Name : pcie_top_example_chaining_top
Family : Stratix IV
Device : EP4S100G2F40I2
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 4,046 / 182,400 ( 2 % )
    Memory ALUTs : 61 / 91,200 ( < 1 % )
    Dedicated logic registers : 5,485 / 182,400 ( 3 % )
Total registers : 5485
Total pins : 54 / 798 ( 7 % )
Total virtual pins : 0
Total block memory bits : 714,888 / 14,625,792 ( 5 % )
DSP block 18-bit elements : 0 / 1,288 ( 0 % )
Total GXB Receiver Channel PCS : 8 / 24 ( 33 % )
Total GXB Receiver Channel PMA : 8 / 36 ( 22 % )
Total GXB Transmitter Channel PCS : 8 / 24 ( 33 % )
Total GXB Transmitter Channel PMA : 8 / 36 ( 22 % )
Total PLLs : 1 / 8 ( 13 % )
Total DLLs : 0 / 4 ( 0 % )
