---
layout: project
type: project
image: images/cpu32_banner.png
title:  Design and Synthesis of CPUs [WIP]
permalink: projects/cpu32
# All dates must be YYYY-MM-DD format!
date: "2018-03-25"
labels:
  - Verilog
  - Virtuoso
summary: A school project to design and synthesis of a simple 32 bit CPU
---

WIP