{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 09:29:08 2023 " "Info: Processing started: Mon Sep 11 09:29:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPBCD -c TPBCD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TPBCD -c TPBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TPBCD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TPBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-behaviour " "Info: Found design unit 1: segment-behaviour" {  } { { "TPBCD.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/TPBCD.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "TPBCD.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/TPBCD.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BCD_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_BCD-Behavioral " "Info: Found design unit 1: Counter_BCD-Behavioral" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter_BCD " "Info: Found entity 1: Counter_BCD" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segcounter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file segcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segcounter " "Info: Found entity 1: segcounter" {  } { { "segcounter.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/segcounter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div/div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Info: Found design unit 1: Clock_Divider-bhv" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Info: Found entity 1: Clock_Divider" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/div.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file div/div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "div " "Info: Elaborating entity \"div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:inst1 " "Info: Elaborating entity \"segment\" for hierarchy \"segment:inst1\"" {  } { { "div/div.bdf" "inst1" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 152 712 832 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_BCD Counter_BCD:inst " "Info: Elaborating entity \"Counter_BCD\" for hierarchy \"Counter_BCD:inst\"" {  } { { "div/div.bdf" "inst" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 152 480 640 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:inst5 " "Info: Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:inst5\"" {  } { { "div/div.bdf" "inst5" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 152 280 408 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp div.vhd(29) " "Warning (10492): VHDL Process Statement warning at div.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Info: Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 09:29:09 2023 " "Info: Processing ended: Mon Sep 11 09:29:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 09:29:13 2023 " "Info: Processing started: Mon Sep 11 09:29:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TPBCD EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"TPBCD\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:inst5\|tmp " "Info: Destination node Clock_Divider:inst5\|tmp" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|tmp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:inst5\|tmp  " "Info: Automatically promoted node Clock_Divider:inst5\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:inst5\|tmp~0 " "Info: Destination node Clock_Divider:inst5\|tmp~0" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|tmp~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|tmp } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[0\] " "Warning: Node \"D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[1\] " "Warning: Node \"D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[2\] " "Warning: Node \"D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[3\] " "Warning: Node \"D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Input " "Warning: Node \"Input\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Input" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDD " "Warning: Node \"LEDD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[0\] " "Warning: Node \"Output\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Output\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[1\] " "Warning: Node \"Output\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Output\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[2\] " "Warning: Node \"Output\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Output\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Output\[3\] " "Warning: Node \"Output\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Output\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_out " "Warning: Node \"clock_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.867 ns register register " "Info: Estimated most critical path is register to register delay of 3.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:inst5\|count\[6\] 1 REG LAB_X29_Y25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y25; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.414 ns) 1.345 ns Clock_Divider:inst5\|Add0~13 2 COMB LAB_X28_Y26 2 " "Info: 2: + IC(0.931 ns) + CELL(0.414 ns) = 1.345 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.416 ns Clock_Divider:inst5\|Add0~15 3 COMB LAB_X28_Y26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.416 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.487 ns Clock_Divider:inst5\|Add0~17 4 COMB LAB_X28_Y26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.487 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns Clock_Divider:inst5\|Add0~19 5 COMB LAB_X28_Y26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns Clock_Divider:inst5\|Add0~21 6 COMB LAB_X28_Y26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns Clock_Divider:inst5\|Add0~23 7 COMB LAB_X28_Y26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.771 ns Clock_Divider:inst5\|Add0~25 8 COMB LAB_X28_Y26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.771 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.842 ns Clock_Divider:inst5\|Add0~27 9 COMB LAB_X28_Y26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.842 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.913 ns Clock_Divider:inst5\|Add0~29 10 COMB LAB_X28_Y26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.913 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.984 ns Clock_Divider:inst5\|Add0~31 11 COMB LAB_X28_Y26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.984 ns; Loc. = LAB_X28_Y26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.145 ns Clock_Divider:inst5\|Add0~33 12 COMB LAB_X28_Y25 2 " "Info: 12: + IC(0.090 ns) + CELL(0.071 ns) = 2.145 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.216 ns Clock_Divider:inst5\|Add0~35 13 COMB LAB_X28_Y25 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.216 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.287 ns Clock_Divider:inst5\|Add0~37 14 COMB LAB_X28_Y25 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.287 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.358 ns Clock_Divider:inst5\|Add0~39 15 COMB LAB_X28_Y25 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.358 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.429 ns Clock_Divider:inst5\|Add0~41 16 COMB LAB_X28_Y25 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.429 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.500 ns Clock_Divider:inst5\|Add0~43 17 COMB LAB_X28_Y25 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.500 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.571 ns Clock_Divider:inst5\|Add0~45 18 COMB LAB_X28_Y25 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.571 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.642 ns Clock_Divider:inst5\|Add0~47 19 COMB LAB_X28_Y25 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.642 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.052 ns Clock_Divider:inst5\|Add0~48 20 COMB LAB_X28_Y25 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 3.052 ns; Loc. = LAB_X28_Y25; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.413 ns) 3.783 ns Clock_Divider:inst5\|count~32 21 COMB LAB_X27_Y25 1 " "Info: 21: + IC(0.318 ns) + CELL(0.413 ns) = 3.783 ns; Loc. = LAB_X27_Y25; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|count~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.867 ns Clock_Divider:inst5\|count\[24\] 22 REG LAB_X27_Y25 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.867 ns; Loc. = LAB_X27_Y25; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 65.37 % ) " "Info: Total cell delay = 2.528 ns ( 65.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 34.63 % ) " "Info: Total interconnect delay = 1.339 ns ( 34.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Info: Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Info: Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Info: Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 09:29:17 2023 " "Info: Processing ended: Mon Sep 11 09:29:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 09:29:20 2023 " "Info: Processing started: Mon Sep 11 09:29:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 09:29:22 2023 " "Info: Processing ended: Mon Sep 11 09:29:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 09:29:26 2023 " "Info: Processing started: Mon Sep 11 09:29:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TPBCD -c TPBCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Divider:inst5\|tmp " "Info: Detected ripple clock \"Clock_Divider:inst5\|tmp\" as buffer" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Divider:inst5\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Clock_Divider:inst5\|count\[6\] register Clock_Divider:inst5\|count\[24\] 246.73 MHz 4.053 ns Internal " "Info: Clock \"clk\" has Internal fmax of 246.73 MHz between source register \"Clock_Divider:inst5\|count\[6\]\" and destination register \"Clock_Divider:inst5\|count\[24\]\" (period= 4.053 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.838 ns + Longest register register " "Info: + Longest register to register delay is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clock_Divider:inst5\|count\[6\] 1 REG LCFF_X29_Y25_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.393 ns) 1.165 ns Clock_Divider:inst5\|Add0~13 2 COMB LCCOMB_X28_Y26_N12 2 " "Info: 2: + IC(0.772 ns) + CELL(0.393 ns) = 1.165 ns; Loc. = LCCOMB_X28_Y26_N12; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.324 ns Clock_Divider:inst5\|Add0~15 3 COMB LCCOMB_X28_Y26_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.324 ns; Loc. = LCCOMB_X28_Y26_N14; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.395 ns Clock_Divider:inst5\|Add0~17 4 COMB LCCOMB_X28_Y26_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.395 ns; Loc. = LCCOMB_X28_Y26_N16; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.466 ns Clock_Divider:inst5\|Add0~19 5 COMB LCCOMB_X28_Y26_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.466 ns; Loc. = LCCOMB_X28_Y26_N18; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.537 ns Clock_Divider:inst5\|Add0~21 6 COMB LCCOMB_X28_Y26_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X28_Y26_N20; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.608 ns Clock_Divider:inst5\|Add0~23 7 COMB LCCOMB_X28_Y26_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X28_Y26_N22; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.679 ns Clock_Divider:inst5\|Add0~25 8 COMB LCCOMB_X28_Y26_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.679 ns; Loc. = LCCOMB_X28_Y26_N24; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.750 ns Clock_Divider:inst5\|Add0~27 9 COMB LCCOMB_X28_Y26_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X28_Y26_N26; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.821 ns Clock_Divider:inst5\|Add0~29 10 COMB LCCOMB_X28_Y26_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X28_Y26_N28; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.967 ns Clock_Divider:inst5\|Add0~31 11 COMB LCCOMB_X28_Y26_N30 2 " "Info: 11: + IC(0.000 ns) + CELL(0.146 ns) = 1.967 ns; Loc. = LCCOMB_X28_Y26_N30; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.038 ns Clock_Divider:inst5\|Add0~33 12 COMB LCCOMB_X28_Y25_N0 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.038 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.109 ns Clock_Divider:inst5\|Add0~35 13 COMB LCCOMB_X28_Y25_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.109 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.180 ns Clock_Divider:inst5\|Add0~37 14 COMB LCCOMB_X28_Y25_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.251 ns Clock_Divider:inst5\|Add0~39 15 COMB LCCOMB_X28_Y25_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.322 ns Clock_Divider:inst5\|Add0~41 16 COMB LCCOMB_X28_Y25_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.322 ns; Loc. = LCCOMB_X28_Y25_N8; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.393 ns Clock_Divider:inst5\|Add0~43 17 COMB LCCOMB_X28_Y25_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.393 ns; Loc. = LCCOMB_X28_Y25_N10; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.464 ns Clock_Divider:inst5\|Add0~45 18 COMB LCCOMB_X28_Y25_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.464 ns; Loc. = LCCOMB_X28_Y25_N12; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.623 ns Clock_Divider:inst5\|Add0~47 19 COMB LCCOMB_X28_Y25_N14 2 " "Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 2.623 ns; Loc. = LCCOMB_X28_Y25_N14; Fanout = 2; COMB Node = 'Clock_Divider:inst5\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.033 ns Clock_Divider:inst5\|Add0~48 20 COMB LCCOMB_X28_Y25_N16 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 3.033 ns; Loc. = LCCOMB_X28_Y25_N16; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 3.754 ns Clock_Divider:inst5\|count~32 21 COMB LCCOMB_X27_Y25_N14 1 " "Info: 21: + IC(0.446 ns) + CELL(0.275 ns) = 3.754 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'Clock_Divider:inst5\|count~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.838 ns Clock_Divider:inst5\|count\[24\] 22 REG LCFF_X27_Y25_N15 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.838 ns; Loc. = LCFF_X27_Y25_N15; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.620 ns ( 68.26 % ) " "Info: Total cell delay = 2.620 ns ( 68.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 31.74 % ) " "Info: Total interconnect delay = 1.218 ns ( 31.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { Clock_Divider:inst5|count[6] {} Clock_Divider:inst5|Add0~13 {} Clock_Divider:inst5|Add0~15 {} Clock_Divider:inst5|Add0~17 {} Clock_Divider:inst5|Add0~19 {} Clock_Divider:inst5|Add0~21 {} Clock_Divider:inst5|Add0~23 {} Clock_Divider:inst5|Add0~25 {} Clock_Divider:inst5|Add0~27 {} Clock_Divider:inst5|Add0~29 {} Clock_Divider:inst5|Add0~31 {} Clock_Divider:inst5|Add0~33 {} Clock_Divider:inst5|Add0~35 {} Clock_Divider:inst5|Add0~37 {} Clock_Divider:inst5|Add0~39 {} Clock_Divider:inst5|Add0~41 {} Clock_Divider:inst5|Add0~43 {} Clock_Divider:inst5|Add0~45 {} Clock_Divider:inst5|Add0~47 {} Clock_Divider:inst5|Add0~48 {} Clock_Divider:inst5|count~32 {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns Clock_Divider:inst5\|count\[24\] 3 REG LCFF_X27_Y25_N15 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X27_Y25_N15; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.675 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns Clock_Divider:inst5\|count\[6\] 3 REG LCFF_X29_Y25_N3 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X29_Y25_N3; Fanout = 3; REG Node = 'Clock_Divider:inst5\|count\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { Clock_Divider:inst5|count[6] Clock_Divider:inst5|Add0~13 Clock_Divider:inst5|Add0~15 Clock_Divider:inst5|Add0~17 Clock_Divider:inst5|Add0~19 Clock_Divider:inst5|Add0~21 Clock_Divider:inst5|Add0~23 Clock_Divider:inst5|Add0~25 Clock_Divider:inst5|Add0~27 Clock_Divider:inst5|Add0~29 Clock_Divider:inst5|Add0~31 Clock_Divider:inst5|Add0~33 Clock_Divider:inst5|Add0~35 Clock_Divider:inst5|Add0~37 Clock_Divider:inst5|Add0~39 Clock_Divider:inst5|Add0~41 Clock_Divider:inst5|Add0~43 Clock_Divider:inst5|Add0~45 Clock_Divider:inst5|Add0~47 Clock_Divider:inst5|Add0~48 Clock_Divider:inst5|count~32 Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { Clock_Divider:inst5|count[6] {} Clock_Divider:inst5|Add0~13 {} Clock_Divider:inst5|Add0~15 {} Clock_Divider:inst5|Add0~17 {} Clock_Divider:inst5|Add0~19 {} Clock_Divider:inst5|Add0~21 {} Clock_Divider:inst5|Add0~23 {} Clock_Divider:inst5|Add0~25 {} Clock_Divider:inst5|Add0~27 {} Clock_Divider:inst5|Add0~29 {} Clock_Divider:inst5|Add0~31 {} Clock_Divider:inst5|Add0~33 {} Clock_Divider:inst5|Add0~35 {} Clock_Divider:inst5|Add0~37 {} Clock_Divider:inst5|Add0~39 {} Clock_Divider:inst5|Add0~41 {} Clock_Divider:inst5|Add0~43 {} Clock_Divider:inst5|Add0~45 {} Clock_Divider:inst5|Add0~47 {} Clock_Divider:inst5|Add0~48 {} Clock_Divider:inst5|count~32 {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.446ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk clk~clkctrl Clock_Divider:inst5|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl Clock_Divider:inst5|count[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} Clock_Divider:inst5|count[6] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_BCD:inst\|temp\[3\] Load clk 1.028 ns register " "Info: tsu for register \"Counter_BCD:inst\|temp\[3\]\" (data pin = \"Load\", clock pin = \"clk\") is 1.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.683 ns + Longest pin register " "Info: + Longest pin to register delay is 7.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Load 1 PIN PIN_P23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 4; PIN Node = 'Load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Load } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 312 128 296 328 "Load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.182 ns) + CELL(0.659 ns) 7.683 ns Counter_BCD:inst\|temp\[3\] 2 REG LCFF_X25_Y1_N1 9 " "Info: 2: + IC(6.182 ns) + CELL(0.659 ns) = 7.683 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.841 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 19.54 % ) " "Info: Total cell delay = 1.501 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.182 ns ( 80.46 % ) " "Info: Total interconnect delay = 6.182 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { Load {} Load~combout {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.842ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.619 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.787 ns) 3.415 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X27_Y25_N25 2 " "Info: 2: + IC(1.629 ns) + CELL(0.787 ns) = 3.415 ns; Loc. = LCFF_X27_Y25_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.000 ns) 5.039 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.624 ns) + CELL(0.000 ns) = 5.039 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 6.619 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X25_Y1_N1 9 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 6.619 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.10 % ) " "Info: Total cell delay = 2.323 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 64.90 % ) " "Info: Total interconnect delay = 4.296 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { Load Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.683 ns" { Load {} Load~combout {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 6.182ns } { 0.000ns 0.842ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[4\] Counter_BCD:inst\|temp\[3\] 11.738 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[4\]\" through register \"Counter_BCD:inst\|temp\[3\]\" is 11.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.787 ns) 3.415 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X27_Y25_N25 2 " "Info: 2: + IC(1.629 ns) + CELL(0.787 ns) = 3.415 ns; Loc. = LCFF_X27_Y25_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.000 ns) 5.039 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.624 ns) + CELL(0.000 ns) = 5.039 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 6.619 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X25_Y1_N1 9 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 6.619 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.10 % ) " "Info: Total cell delay = 2.323 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 64.90 % ) " "Info: Total interconnect delay = 4.296 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.869 ns + Longest register pin " "Info: + Longest register to pin delay is 4.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_BCD:inst\|temp\[3\] 1 REG LCFF_X25_Y1_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.438 ns) 1.253 ns segment:inst1\|Mux2~0 2 COMB LCCOMB_X25_Y1_N20 1 " "Info: 2: + IC(0.815 ns) + CELL(0.438 ns) = 1.253 ns; Loc. = LCCOMB_X25_Y1_N20; Fanout = 1; COMB Node = 'segment:inst1\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux2~0 } "NODE_NAME" } } { "TPBCD.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/TPBCD.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.798 ns) 4.869 ns S\[4\] 3 PIN PIN_AE11 0 " "Info: 3: + IC(0.818 ns) + CELL(2.798 ns) = 4.869 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'S\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { segment:inst1|Mux2~0 S[4] } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 184 880 1056 200 "S\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 66.46 % ) " "Info: Total cell delay = 3.236 ns ( 66.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.633 ns ( 33.54 % ) " "Info: Total interconnect delay = 1.633 ns ( 33.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux2~0 S[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { Counter_BCD:inst|temp[3] {} segment:inst1|Mux2~0 {} S[4] {} } { 0.000ns 0.815ns 0.818ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { Counter_BCD:inst|temp[3] segment:inst1|Mux2~0 S[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { Counter_BCD:inst|temp[3] {} segment:inst1|Mux2~0 {} S[4] {} } { 0.000ns 0.815ns 0.818ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_BCD:inst\|temp\[3\] C clk 3.439 ns register " "Info: th for register \"Counter_BCD:inst\|temp\[3\]\" (data pin = \"C\", clock pin = \"clk\") is 3.439 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.619 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 128 160 328 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.629 ns) + CELL(0.787 ns) 3.415 ns Clock_Divider:inst5\|tmp 2 REG LCFF_X27_Y25_N25 2 " "Info: 2: + IC(1.629 ns) + CELL(0.787 ns) = 3.415 ns; Loc. = LCFF_X27_Y25_N25; Fanout = 2; REG Node = 'Clock_Divider:inst5\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { clk Clock_Divider:inst5|tmp } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.000 ns) 5.039 ns Clock_Divider:inst5\|tmp~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(1.624 ns) + CELL(0.000 ns) = 5.039 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'Clock_Divider:inst5\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl } "NODE_NAME" } } { "div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 6.619 ns Counter_BCD:inst\|temp\[3\] 4 REG LCFF_X25_Y1_N1 9 " "Info: 4: + IC(1.043 ns) + CELL(0.537 ns) = 6.619 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.10 % ) " "Info: Total cell delay = 2.323 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.296 ns ( 64.90 % ) " "Info: Total interconnect delay = 4.296 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.446 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns C 1 PIN PIN_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 7; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "div/div.bdf" "" { Schematic "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/div/div.bdf" { { 112 376 544 128 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.410 ns) 3.362 ns Counter_BCD:inst\|temp\[3\]~16 2 COMB LCCOMB_X25_Y1_N0 1 " "Info: 2: + IC(1.953 ns) + CELL(0.410 ns) = 3.362 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 1; COMB Node = 'Counter_BCD:inst\|temp\[3\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { C Counter_BCD:inst|temp[3]~16 } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.446 ns Counter_BCD:inst\|temp\[3\] 3 REG LCFF_X25_Y1_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.446 ns; Loc. = LCFF_X25_Y1_N1; Fanout = 9; REG Node = 'Counter_BCD:inst\|temp\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "BCD_counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/TP VHDL/TPBCD/BCD_counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 43.33 % ) " "Info: Total cell delay = 1.493 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 56.67 % ) " "Info: Total interconnect delay = 1.953 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { C Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { C {} C~combout {} Counter_BCD:inst|temp[3]~16 {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.953ns 0.000ns } { 0.000ns 0.999ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { clk Clock_Divider:inst5|tmp Clock_Divider:inst5|tmp~clkctrl Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { clk {} clk~combout {} Clock_Divider:inst5|tmp {} Clock_Divider:inst5|tmp~clkctrl {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.629ns 1.624ns 1.043ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { C Counter_BCD:inst|temp[3]~16 Counter_BCD:inst|temp[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { C {} C~combout {} Counter_BCD:inst|temp[3]~16 {} Counter_BCD:inst|temp[3] {} } { 0.000ns 0.000ns 1.953ns 0.000ns } { 0.000ns 0.999ns 0.410ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 09:29:26 2023 " "Info: Processing ended: Mon Sep 11 09:29:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
