<profile>

<section name = "Vitis HLS Report for 'dense_4'" level="0">
<item name = "Date">Thu Aug 29 18:13:59 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">vitis_test</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.603 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15109, 15109, 0.151 ms, 0.151 ms, 15109, 15109, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_1_VITIS_LOOP_51_2">15107, 15107, 5, 1, 1, 15104, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 215, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">7, -, 8, 2, -</column>
<column name="Multiplexer">-, -, -, 95, -</column>
<column name="Register">-, -, 261, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_7s_24s_24_4_1_U32">mac_muladd_16s_7s_24s_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_biases_4_V_U">dense_4_dense_biases_4_V_ROM_AUTO_1R, 0, 8, 2, 0, 16, 8, 1, 128</column>
<column name="dense_weights_4_V_U">dense_4_dense_weights_4_V_ROM_AUTO_1R, 7, 0, 0, 0, 15104, 7, 1, 105728</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_1_fu_191_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln49_fu_165_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln51_fu_233_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln52_fu_222_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln7_fu_322_p2">+, 0, 0, 22, 15, 15</column>
<column name="x_V_fu_316_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_condition_178">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1649_fu_328_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln49_fu_159_p2">icmp, 0, 0, 12, 14, 12</column>
<column name="icmp_ln51_fu_177_p2">icmp, 0, 0, 11, 10, 8</column>
<column name="ifzero_fu_239_p2">icmp, 0, 0, 11, 10, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="output_r_d0">select, 0, 0, 15, 1, 15</column>
<column name="select_ln49_1_fu_197_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln49_2_fu_275_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln49_fu_183_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_lhs_load">14, 3, 16, 48</column>
<column name="i_fu_76">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_80">9, 2, 14, 28</column>
<column name="j_fu_72">9, 2, 10, 20</column>
<column name="lhs_fu_68">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_init_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_76">5, 0, 5, 0</column>
<column name="icmp_ln51_reg_390">1, 0, 1, 0</column>
<column name="ifzero_reg_410">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_80">14, 0, 14, 0</column>
<column name="j_fu_72">10, 0, 10, 0</column>
<column name="lhs_fu_68">16, 0, 16, 0</column>
<column name="select_ln49_1_reg_395">5, 0, 5, 0</column>
<column name="zext_ln49_reg_424">5, 0, 64, 59</column>
<column name="icmp_ln51_reg_390">64, 32, 1, 0</column>
<column name="ifzero_reg_410">64, 32, 1, 0</column>
<column name="select_ln49_1_reg_395">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_4, return value</column>
<column name="input_r_address0">out, 10, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 4, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 15, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
