// Seed: 144411293
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2
);
  assign id_2 = -1 ==? 1'b0 && 1;
  assign id_0 = 1;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  wire id_3;
  bufif1 primCall (id_1, id_0, id_3);
  assign id_1 = id_3 == id_0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input supply1 id_2[-1 : 1],
    input wor id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wire id_9,
    output tri1 id_10,
    input wor id_11,
    output wire id_12,
    input wire id_13,
    input tri0 id_14,
    output logic id_15,
    output wire id_16,
    output supply0 id_17,
    output supply0 id_18,
    output wor id_19,
    output uwire id_20,
    input wor id_21,
    output tri0 id_22,
    input tri id_23
);
  logic id_25;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_18
  );
  always id_15 <= id_3;
  assign id_1  = 1;
  assign id_17 = id_9;
  initial @(posedge "" or id_9) $signed(89);
  ;
  wire id_26;
endmodule
