#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 22 01:35:12 2019
# Process ID: 788
# Current directory: D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1
# Command line: vivado.exe -log super_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source super_wrapper.tcl -notrace
# Log file: D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper.vdi
# Journal file: D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1\vivado.jou
#-----------------------------------------------------------
source super_wrapper.tcl -notrace
Command: link_design -top super_wrapper -part xczu3eg-sbva484-1-i -reconfig_partitions BLACKBOX_WRAPPER
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/cnvW2A2_wrapper_synth_1/cnvW2A2_wrapper.dcp' for cell 'BLACKBOX_WRAPPER'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.srcs/sources_1/ip/BBJ_u96_cnvW2A2_0/BBJ_u96_cnvW2A2_0.dcp' for cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0'
INFO: [Netlist 29-17] Analyzing 3493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_board.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_board.xdc]
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_early.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_early.xdc]
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.srcs/constrs_1/imports/bnn_imports/ultra96.xdc:36]
WARNING: [Vivado 12-4775] These ranges will be aligned to a tile boundary: IOB_X0Y0:IOB_X1Y89 [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.srcs/constrs_1/imports/bnn_imports/ultra96.xdc:36]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper.xdc]
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_late.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1794.379 ; gain = 222.871
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_postroute_physopt_bb/super_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.094 ; gain = 11.398
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.094 ; gain = 11.398
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2245 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 1840 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 53 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 264 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:39 . Memory (MB): peak = 1809.570 ; gain = 924.648
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file procsys_zynq_ultra_ps_e_0_0.hwdef does not exist for instance PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file procsys_axi_smc_0.hwdef does not exist for instance PROCSYS_WRAPPER/procsys_i/axi_smc/inst
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1809.570 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3610 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13c09fde9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 21ac010bc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 190 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 21ac010bc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 173c3e66f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1a8adc0e1

Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 1a8adc0e1

Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 1a8adc0e1

Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: 217ad71f6

Time (s): cpu = 00:01:04 ; elapsed = 00:01:38 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Remap created 6897 cells and removed 6899 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1c73223db

Time (s): cpu = 00:01:06 ; elapsed = 00:01:42 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1851.012 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25f7cbbf8

Time (s): cpu = 00:01:11 ; elapsed = 00:01:54 . Memory (MB): peak = 1851.012 ; gain = 41.441

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25f7cbbf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.012 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:02:00 . Memory (MB): peak = 1851.012 ; gain = 41.441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1851.012 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1851.012 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
Command: report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:42 ; elapsed = 00:01:00 . Memory (MB): peak = 2653.160 ; gain = 802.148
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 2822.477 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15805632a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 2822.477 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2822.477 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bedaae1e

Time (s): cpu = 00:02:24 ; elapsed = 00:03:33 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f80f52d6

Time (s): cpu = 00:03:10 ; elapsed = 00:04:29 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f80f52d6

Time (s): cpu = 00:03:10 ; elapsed = 00:04:30 . Memory (MB): peak = 3712.160 ; gain = 889.684
Phase 1 Placer Initialization | Checksum: 1f80f52d6

Time (s): cpu = 00:03:11 ; elapsed = 00:04:31 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f0a5714d

Time (s): cpu = 00:03:23 ; elapsed = 00:04:48 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_U0/weights1_m_weights_V_address0[0]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_2_15_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_15_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_15_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_3[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_2[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights4_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_3_1[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_5 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_1__10 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_2[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_0[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_i_14 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights2_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_bram_0_i_1__21 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_1_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[7] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_11[10] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_5_0[10] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_3_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[8] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[5] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_2_0[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_2_i_13 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights7_m_weights_V_address0[13] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights5_m_weights_V_address0[7] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_0[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_i_12 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_i_15 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/weights7_m_weights_V_address0[14] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_5_0[3] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_0[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_0[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_8_i_13 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[9] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/addr0[6] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_5_0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ram_reg_0_i_15__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 3712.160 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            3  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            3  |              0  |                     1  |           0  |           3  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 24ca6afc1

Time (s): cpu = 00:05:34 ; elapsed = 00:08:01 . Memory (MB): peak = 3712.160 ; gain = 889.684
Phase 2 Global Placement | Checksum: e116d2b3

Time (s): cpu = 00:05:42 ; elapsed = 00:08:37 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e116d2b3

Time (s): cpu = 00:05:43 ; elapsed = 00:08:38 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ecf242b

Time (s): cpu = 00:06:02 ; elapsed = 00:09:10 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d786545

Time (s): cpu = 00:06:04 ; elapsed = 00:09:14 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d786545

Time (s): cpu = 00:06:05 ; elapsed = 00:09:14 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1be26a32c

Time (s): cpu = 00:06:08 ; elapsed = 00:09:21 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1be26a32c

Time (s): cpu = 00:06:08 ; elapsed = 00:09:21 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 15c5f1f7d

Time (s): cpu = 00:06:14 ; elapsed = 00:09:33 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 1687b996a

Time (s): cpu = 00:06:26 ; elapsed = 00:10:00 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: bbab6a81

Time (s): cpu = 00:07:01 ; elapsed = 00:10:55 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 11a0645d2

Time (s): cpu = 00:07:03 ; elapsed = 00:10:58 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 190c36b6b

Time (s): cpu = 00:07:21 ; elapsed = 00:11:29 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 1200eb277

Time (s): cpu = 00:08:02 ; elapsed = 00:12:15 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.13 Place Remaining
Phase 3.13 Place Remaining | Checksum: 1fe2c46b7

Time (s): cpu = 00:08:03 ; elapsed = 00:12:17 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.14 Re-assign LUT pins
Phase 3.14 Re-assign LUT pins | Checksum: 16c88b7be

Time (s): cpu = 00:08:12 ; elapsed = 00:12:34 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.15 Pipeline Register Optimization
Phase 3.15 Pipeline Register Optimization | Checksum: 16c88b7be

Time (s): cpu = 00:08:12 ; elapsed = 00:12:35 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 3.16 Fast Optimization
Phase 3.16 Fast Optimization | Checksum: 14eebc662

Time (s): cpu = 00:10:00 ; elapsed = 00:14:54 . Memory (MB): peak = 3712.160 ; gain = 889.684
Phase 3 Detail Placement | Checksum: 14eebc662

Time (s): cpu = 00:10:01 ; elapsed = 00:14:55 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1793cc7c5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1793cc7c5

Time (s): cpu = 00:11:14 ; elapsed = 00:16:33 . Memory (MB): peak = 3712.160 ; gain = 889.684
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.357. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 234bfa47e

Time (s): cpu = 00:16:23 ; elapsed = 00:25:41 . Memory (MB): peak = 3712.160 ; gain = 889.684
Phase 4.1 Post Commit Optimization | Checksum: 234bfa47e

Time (s): cpu = 00:16:24 ; elapsed = 00:25:42 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 234bfa47e

Time (s): cpu = 00:16:38 ; elapsed = 00:26:04 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d0f84e9e

Time (s): cpu = 00:16:55 ; elapsed = 00:26:31 . Memory (MB): peak = 3712.160 ; gain = 889.684

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20d0dfc0d

Time (s): cpu = 00:16:55 ; elapsed = 00:26:32 . Memory (MB): peak = 3712.160 ; gain = 889.684
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d0dfc0d

Time (s): cpu = 00:16:56 ; elapsed = 00:26:34 . Memory (MB): peak = 3712.160 ; gain = 889.684
Ending Placer Task | Checksum: 19fe38b6c

Time (s): cpu = 00:16:56 ; elapsed = 00:26:34 . Memory (MB): peak = 3712.160 ; gain = 889.684
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:18 ; elapsed = 00:27:02 . Memory (MB): peak = 3712.160 ; gain = 1059.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file super_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file super_wrapper_utilization_placed.rpt -pb super_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3712.160 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file super_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3712.160 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 3712.160 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-3.340 |
Phase 1 Physical Synthesis Initialization | Checksum: 23796586e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-3.340 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetThresh[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[31]_i_1_n_13. Replicated 2 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/count_simd_3_fu_120[0]_i_1_n_13. Net driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/count_simd_3_fu_120[0]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/k_y_3_fu_108[0]_i_2_n_13. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[0]_rep_n_13. Replicated 6 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetInd[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/ofm_y_1_i_fu_100[0]_i_2_n_13. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/inp_3_fu_112[0]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/ar_hs. Replicated 2 times.
INFO: [Physopt 32-601] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/k_x_3_fu_116[0]_i_1_n_13. Net driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/k_x_3_fu_116[0]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep_n_13. Replicated 6 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__2_n_13. Replicated 5 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/p_0_in0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[0]_rep__0_n_13. Replicated 6 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_in_V[31]_i_1_n_13. Replicated 2 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/ofm_x_3_fu_104[0]_i_2_n_13. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_out_V[63]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__14_n_13. Replicated 4 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__13_n_13. Replicated 6 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__5_n_13. Replicated 5 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_val_V[63]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[0]_rep__2_n_13. Replicated 6 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_V_246_fu_694[15]_i_2_n_13. Replicated 3 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__0_n_13. Replicated 7 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__12_n_13. Replicated 5 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__8_n_13. Replicated 5 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_6_U0/tmp_173_reg_7712_reg[1]_rep__7_n_13. Replicated 5 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_in_V[63]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_numReps[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_out_V[31]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 21 nets. Created 78 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 78 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.544 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 2 Fanout Optimization | Checksum: 247ab8192

Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[1]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem[3]_rep_i_1__1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem[3]_rep_i_1__1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem_reg[3]_rep__1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem_reg[3]_rep__1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[7].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[7]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[3].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[3]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[0].  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[0]
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.527 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 1d44712a8

Time (s): cpu = 00:01:47 ; elapsed = 00:02:02 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 21 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem[3]_rep_i_1__1_n_13.  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/int_targetMem[3]_rep_i_1__1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8/O
INFO: [Physopt 32-663] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_5.  Re-placed instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.537 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 4 MultiInst Placement Optimization | Checksum: 264ef2ec7

Time (s): cpu = 00:01:55 ; elapsed = 00:02:26 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 5 Rewire | Checksum: 264ef2ec7

Time (s): cpu = 00:01:55 ; elapsed = 00:02:27 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 Critical Cell Optimization | Checksum: 264ef2ec7

Time (s): cpu = 00:01:56 ; elapsed = 00:02:28 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/count_simd_3_fu_120[0]_i_1_n_13. Net driver BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/count_simd_3_fu_120[0]_i_1 was replaced.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/ofm_y_1_i_fu_100[0]_i_2_n_13_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/k_x_3_fu_116[0]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.537 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 7 Fanout Optimization | Checksum: 1a1c54fd1

Time (s): cpu = 00:01:57 ; elapsed = 00:02:33 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[1]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[0].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[0]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[3].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[3]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[7].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[7]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 8 Placement Based Optimization | Checksum: 1a546ac72

Time (s): cpu = 00:02:02 ; elapsed = 00:02:55 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 9 MultiInst Placement Optimization | Checksum: 21ea65a58

Time (s): cpu = 00:02:11 ; elapsed = 00:03:23 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 10 Rewire | Checksum: 21ea65a58

Time (s): cpu = 00:02:11 ; elapsed = 00:03:24 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Critical Cell Optimization | Checksum: 21ea65a58

Time (s): cpu = 00:02:12 ; elapsed = 00:03:24 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 21ea65a58

Time (s): cpu = 00:02:12 ; elapsed = 00:03:25 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/ConvolutionInputGene_3_U0/count_simd_3_fu_120[0]_i_1_n_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 13 Fanout Optimization | Checksum: 20be679bd

Time (s): cpu = 00:02:13 ; elapsed = 00:03:28 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[1]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[0].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[0]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[3].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[3]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[7].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[7]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.394 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 14 Placement Based Optimization | Checksum: 1916f3998

Time (s): cpu = 00:02:17 ; elapsed = 00:03:41 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 15 MultiInst Placement Optimization | Checksum: 21b0f8bb2

Time (s): cpu = 00:02:26 ; elapsed = 00:04:00 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.301 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 16 Rewire | Checksum: 21b0f8bb2

Time (s): cpu = 00:02:27 ; elapsed = 00:04:01 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Critical Cell Optimization | Checksum: 21b0f8bb2

Time (s): cpu = 00:02:27 ; elapsed = 00:04:01 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 21b0f8bb2

Time (s): cpu = 00:02:27 ; elapsed = 00:04:02 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs5_m_threshold_1_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs5_m_threshold_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs6_m_threshold_1_U/BBJ_u96_cnvW2A2_tgUb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs6_m_threshold_U/BBJ_u96_cnvW2A2_tgUb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs7_m_threshold_1_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs7_m_threshold_2_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs7_m_threshold_3_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/threshs7_m_threshold_U/BBJ_u96_cnvW2A2_tgSb_x_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_1_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_2_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_3_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_4_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_5_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_6_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_7_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights2_m_weights_V_U/BBJ_u96_cnvW2A2_we2W_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_4_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_4_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_5_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_5_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_6_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_6_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_7_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_7_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights3_m_weights_V_U/BBJ_u96_cnvW2A2_wfaY_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights5_m_weights_V_U/BBJ_u96_cnvW2A2_weCS_ram_U/ram_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-665] Processed cell BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_2_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_3_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_4. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/weights4_m_weights_V_1_U/BBJ_u96_cnvW2A2_wfiZ_ram_U/ram_reg_6. 2 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.419 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 19 BRAM Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:51 ; elapsed = 00:04:54 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:51 ; elapsed = 00:04:55 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:51 ; elapsed = 00:04:55 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:56 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:56 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:52 ; elapsed = 00:04:57 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:53 ; elapsed = 00:04:58 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 7 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 37 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.419 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 26 Critical Pin Optimization | Checksum: 1d9ee8db1

Time (s): cpu = 00:02:57 ; elapsed = 00:05:08 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 49 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_U0/weights1_m_weights_V_address0[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_U0/ap_block_pp0_stage0_subdone4_in. Replicated 3 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/mOutPtr_reg_n_13_[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/wa_in_m_target_V_V_4_U/mOutPtr_reg_n_13_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_U0/q0_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/Matrix_Vector_Activa_U0/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/StreamingDataWidthCo_20_U0/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/grp_DoCompute_fu_418/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/E[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.419 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.629 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 27 Very High Fanout Optimization | Checksum: 107527162

Time (s): cpu = 00:03:16 ; elapsed = 00:05:35 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[1]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[0].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[0]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[3].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[3]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[7].  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata_reg[7]
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 28 Placement Based Optimization | Checksum: 15620a7f8

Time (s): cpu = 00:03:21 ; elapsed = 00:05:46 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_8/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_7.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[3]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[3]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[0]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[0]_i_1_LOPT_REMAP_4/O
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[7]_i_1_n_13_2.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[7]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 3712.160 ; gain = 0.000
Phase 29 MultiInst Placement Optimization | Checksum: de80f5fe

Time (s): cpu = 00:03:30 ; elapsed = 00:06:06 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.357 | TNS=-2.419 |
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_5/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_3/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-735] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-2.418 |
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-2.418 |
Phase 30 Critical Path Optimization | Checksum: 1be926744

Time (s): cpu = 00:03:44 ; elapsed = 00:06:33 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 31 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-2.418 |
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/s_axi_control_RDATA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_2/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_1/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/xlnx_opt_rdata[1]_i_1_n_13_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13.  Did not re-place instance BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_LOPT_REMAP_7/O
INFO: [Physopt 32-702] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/rdata[1]_i_1_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.356 | TNS=-2.418 |
Phase 31 Critical Path Optimization | Checksum: 1be926744

Time (s): cpu = 00:03:55 ; elapsed = 00:06:55 . Memory (MB): peak = 3712.160 ; gain = 0.000

Phase 32 BRAM Enable Optimization
Phase 32 BRAM Enable Optimization | Checksum: 1be926744

Time (s): cpu = 00:03:57 ; elapsed = 00:06:59 . Memory (MB): peak = 3712.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.356 | TNS=-2.418 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.796  |           78  |              0  |                    22  |           0  |           3  |  00:00:57  |
|  Placement Based       |          0.000  |          0.017  |            0  |              0  |                     4  |           0  |           4  |  00:00:55  |
|  MultiInst Placement   |          0.000  |         -0.010  |            0  |              0  |                     2  |           0  |           4  |  00:01:28  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.237  |           10  |              0  |                     5  |           0  |           2  |  00:00:51  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:09  |
|  Very High Fanout      |          0.000  |          0.000  |            8  |              0  |                     4  |           0  |           1  |  00:00:27  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path         |          0.001  |          0.001  |            0  |              0  |                     1  |           0  |           2  |  00:00:49  |
|  Total                 |          0.001  |          1.041  |           96  |              0  |                    39  |           0  |          31  |  00:05:42  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 280339e04

Time (s): cpu = 00:04:08 ; elapsed = 00:07:16 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
574 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:11 ; elapsed = 00:08:16 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3712.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3712.160 ; gain = 0.000
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e299a40b ConstDB: 0 ShapeSum: 8e75fc90 RouteDB: dd7295cd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19d8bec72

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 3828.594 ; gain = 0.000
Post Restoration Checksum: NetGraph: 60279390 NumContArr: 4cc97f63 Constraints: abd19a02 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 158c2acf5

Time (s): cpu = 00:01:10 ; elapsed = 00:01:08 . Memory (MB): peak = 3828.594 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 158c2acf5

Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 3828.594 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 158c2acf5

Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 3828.594 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: fefc6ee7

Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 3830.855 ; gain = 2.262

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 14a915db1

Time (s): cpu = 00:02:19 ; elapsed = 00:02:08 . Memory (MB): peak = 3853.418 ; gain = 24.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.001 | TNS=-0.001 | WHS=-0.056 | THS=-6.557 |

Phase 2 Router Initialization | Checksum: 14eb68a59

Time (s): cpu = 00:02:54 ; elapsed = 00:02:40 . Memory (MB): peak = 3907.258 ; gain = 78.664

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b0261bbb

Time (s): cpu = 00:03:49 ; elapsed = 00:03:32 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19275
 Number of Nodes with overlaps = 2554
 Number of Nodes with overlaps = 593
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.297 | TNS=-63.010| WHS=-0.032 | THS=-0.874 |

Phase 4.1 Global Iteration 0 | Checksum: 269ec7e7b

Time (s): cpu = 00:10:09 ; elapsed = 00:15:56 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.119 | TNS=-5.419 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c8e5ca66

Time (s): cpu = 00:10:46 ; elapsed = 00:17:06 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.424 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15fdd41de

Time (s): cpu = 00:11:44 ; elapsed = 00:19:16 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 197
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.025 | TNS=-0.025 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 20d4b3484

Time (s): cpu = 00:12:34 ; elapsed = 00:21:49 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 683
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.042 | TNS=-0.042 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1cdbadbe0

Time (s): cpu = 00:13:37 ; elapsed = 00:24:23 . Memory (MB): peak = 3952.828 ; gain = 124.234
Phase 4 Rip-up And Reroute | Checksum: 1cdbadbe0

Time (s): cpu = 00:13:37 ; elapsed = 00:24:24 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 245a48f83

Time (s): cpu = 00:14:03 ; elapsed = 00:24:46 . Memory (MB): peak = 3952.828 ; gain = 124.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.025 | TNS=-0.025 | WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 195ceaa63

Time (s): cpu = 00:14:05 ; elapsed = 00:24:48 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195ceaa63

Time (s): cpu = 00:14:05 ; elapsed = 00:24:49 . Memory (MB): peak = 3952.828 ; gain = 124.234
Phase 5 Delay and Skew Optimization | Checksum: 195ceaa63

Time (s): cpu = 00:14:06 ; elapsed = 00:24:50 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20879eb3a

Time (s): cpu = 00:14:24 ; elapsed = 00:25:11 . Memory (MB): peak = 3952.828 ; gain = 124.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.025 | TNS=-0.025 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20a245f9b

Time (s): cpu = 00:14:25 ; elapsed = 00:25:12 . Memory (MB): peak = 3952.828 ; gain = 124.234
Phase 6 Post Hold Fix | Checksum: 20a245f9b

Time (s): cpu = 00:14:26 ; elapsed = 00:25:13 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.6198 %
  Global Horizontal Routing Utilization  = 16.2627 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.2222%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.7204%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.6667%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X29Y13 -> INT_X29Y13
West Dir 1x1 Area, Max Cong = 80.3571%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1af8e8660

Time (s): cpu = 00:14:27 ; elapsed = 00:25:15 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1af8e8660

Time (s): cpu = 00:14:28 ; elapsed = 00:25:16 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1af8e8660

Time (s): cpu = 00:14:41 ; elapsed = 00:25:37 . Memory (MB): peak = 3952.828 ; gain = 124.234

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 343afbe18

Time (s): cpu = 00:15:51 ; elapsed = 00:26:41 . Memory (MB): peak = 4160.480 ; gain = 331.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 10.1 Delay CleanUp | Checksum: 343afbe18

Time (s): cpu = 00:15:52 ; elapsed = 00:26:42 . Memory (MB): peak = 4160.480 ; gain = 331.887

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 31b99b18c

Time (s): cpu = 00:16:12 ; elapsed = 00:27:01 . Memory (MB): peak = 4160.480 ; gain = 331.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 355398735

Time (s): cpu = 00:16:12 ; elapsed = 00:27:03 . Memory (MB): peak = 4160.480 ; gain = 331.887
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 2ddfb44f6

Time (s): cpu = 00:16:52 ; elapsed = 00:27:41 . Memory (MB): peak = 4160.480 ; gain = 331.887

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2ddfb44f6

Time (s): cpu = 00:17:05 ; elapsed = 00:27:59 . Memory (MB): peak = 4160.480 ; gain = 331.887

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.010  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 12 Post Router Timing | Checksum: 281a9d013

Time (s): cpu = 00:17:59 ; elapsed = 00:28:40 . Memory (MB): peak = 4160.480 ; gain = 331.887
Skip PhysOpt in Router because non-negative WNS value: 9.89475e-12 .

Phase 13 Route finalize
Phase 13 Route finalize | Checksum: 281a9d013

Time (s): cpu = 00:18:00 ; elapsed = 00:28:41 . Memory (MB): peak = 4160.480 ; gain = 331.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:21 ; elapsed = 00:29:08 . Memory (MB): peak = 4160.480 ; gain = 331.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
599 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:59 ; elapsed = 00:29:50 . Memory (MB): peak = 4160.480 ; gain = 448.320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4160.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 4160.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
Command: report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 4484.383 ; gain = 323.902
INFO: [runtcl-4] Executing : report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 4497.840 ; gain = 13.457
INFO: [runtcl-4] Executing : report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
Command: report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
611 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 4577.816 ; gain = 79.977
INFO: [runtcl-4] Executing : report_route_status -file super_wrapper_route_status.rpt -pb super_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4623.832 ; gain = 35.988
INFO: [runtcl-4] Executing : report_incremental_reuse -file super_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 4623.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_routed.rpt -pb super_wrapper_bus_skew_routed.pb -rpx super_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:41 ; elapsed = 00:02:05 . Memory (MB): peak = 4635.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/BLACKBOX_WRAPPER_cnvW2A2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:45 ; elapsed = 00:02:10 . Memory (MB): peak = 4635.844 ; gain = 12.012
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
628 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4635.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 4635.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4635.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_postroute_physopted.rpt -pb super_wrapper_bus_skew_postroute_physopted.pb -rpx super_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:47 ; elapsed = 00:02:04 . Memory (MB): peak = 4637.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/BLACKBOX_WRAPPER_cnvW2A2_wrapper_post_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:51 ; elapsed = 00:02:09 . Memory (MB): peak = 4637.500 ; gain = 1.656
Command: pr_verify -full_check -initial D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_routed.dcp -additional D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_routed.dcp -file child_1_impl_1_pr_verify.log
INFO: [Netlist 29-17] Analyzing 4696 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 5008.172 ; gain = 80.461
Restored from archive | CPU: 13.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 5008.172 ; gain = 80.461
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Vivado 12-3501] pr_verify D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_routed.dcp D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 3493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 5628.539 ; gain = 83.867
Restored from archive | CPU: 10.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 5628.539 ; gain = 83.867
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 45
  Number of static tiles compared           = 53244
  Number of static sites compared           = 618
  Number of static cells compared           = 7379
  Number of static routed nodes compared    = 106997
  Number of static routed pips compared     = 100919

DCP2: D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_routed.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 45
  Number of static tiles compared           = 53244
  Number of static sites compared           = 618
  Number of static cells compared           = 7379
  Number of static routed nodes compared    = 106997
  Number of static routed pips compared     = 100919
INFO: [Vivado 12-3253] PR_VERIFY: check points D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/impl_1/super_wrapper_routed.dcp and D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/super_wrapper_routed.dcp are compatible
pr_verify: Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 5634.801 ; gain = 997.301
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force -no_partial_bitfile super_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y0:IOB_X1Y11 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y26:IOB_X1Y37 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y52:IOB_X0Y63 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y78:IOB_X0Y89 doesn't align with tile
WARNING: [DRC RTSTAT-10] No routable loads: 16 net(s) have no routable loads. The problem bus(es) and/or net(s) are PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/interrupt, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid... and (the first 15 of 16 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_BLACKBOX_WRAPPER" Reconfigurable Module "BLACKBOX_WRAPPER"
INFO: [Vivado 12-4752] Design contains reconfigurable partitions, but no partial bit files will be generated since -no_partial_bitfile option was specified.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./super_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 22 02:57:33 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
675 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:47 ; elapsed = 00:01:43 . Memory (MB): peak = 5634.801 ; gain = 0.000
Command: write_bitstream -force -cell BLACKBOX_WRAPPER BLACKBOX_WRAPPER_cnvW2A2_wrapper_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y0:IOB_X1Y11 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y26:IOB_X1Y37 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y52:IOB_X0Y63 doesn't align with tile
WARNING: [DRC FLBA-1] Area group tile alignment: pblock_BLACKBOX_WRAPPER area group IOB_X0Y78:IOB_X0Y89 doesn't align with tile
WARNING: [DRC RTSTAT-10] No routable loads: 16 net(s) have no routable loads. The problem bus(es) and/or net(s) are PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, BLACKBOX_WRAPPER/BBJ_U96_CNVW2A2_0/inst/BBJ_u96_cnvW2A2_control_s_axi_U/interrupt, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid... and (the first 15 of 16 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_BLACKBOX_WRAPPER" Reconfigurable Module "BLACKBOX_WRAPPER"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_BLACKBOX_WRAPPER"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 46045024 bits.
Writing bitstream ./BLACKBOX_WRAPPER_cnvW2A2_wrapper_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Adam/Documents/Vivado_Projects/IoT-Recon/IoT-Recon.runs/child_1_impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 22 03:00:01 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
685 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 5634.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 03:00:01 2019...
