$date
	Sat Jan 14 14:25:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module full_subtr_tb $end
$var wire 1 ! cout $end
$var wire 1 " brr $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " brr $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 1 & temp1 $end
$var wire 1 ' temp2 $end
$var wire 1 ( temp3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
1'
0&
0%
0$
1#
1"
1!
$end
#5
0!
1%
#10
0"
0'
0%
1$
#15
