
FirstTry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b74  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002084  08008c88  08008c88  00018c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad0c  0800ad0c  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ad0c  0800ad0c  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ad0c  0800ad0c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad0c  0800ad0c  0001ad0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad10  0800ad10  0001ad10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800ad14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e84  200001f8  0800af0c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000107c  0800af0c  0002107c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020221  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ea93  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002445  00000000  00000000  0002ecf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fb0  00000000  00000000  00031140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c33  00000000  00000000  000320f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019597  00000000  00000000  00032d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000120f8  00000000  00000000  0004c2ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092420  00000000  00000000  0005e3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005498  00000000  00000000  000f07d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f5c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008c6c 	.word	0x08008c6c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08008c6c 	.word	0x08008c6c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM4_Init(void);
static void MX_TIM3_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a11      	ldr	r2, [pc, #68]	; (8001124 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d11b      	bne.n	800111a <HAL_TIM_PeriodElapsedCallback+0x4a>
    counter++;
 80010e2:	4b11      	ldr	r3, [pc, #68]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	3301      	adds	r3, #1
 80010e8:	4a0f      	ldr	r2, [pc, #60]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010ea:	6013      	str	r3, [r2, #0]
    if (counter>65535)
 80010ec:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010f4:	d302      	bcc.n	80010fc <HAL_TIM_PeriodElapsedCallback+0x2c>
    {
    	counter=0;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
    }
    if (counter>30)
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b1e      	cmp	r3, #30
 8001102:	d902      	bls.n	800110a <HAL_TIM_PeriodElapsedCallback+0x3a>
    {
    	counterflagPWM=1;
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001106:	2201      	movs	r2, #1
 8001108:	701a      	strb	r2, [r3, #0]

    }
    if (counter>1000)
 800110a:	4b07      	ldr	r3, [pc, #28]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001112:	d902      	bls.n	800111a <HAL_TIM_PeriodElapsedCallback+0x4a>
    {
    	counterflagPWM2=1;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001116:	2201      	movs	r2, #1
 8001118:	701a      	strb	r2, [r3, #0]
    }

  }
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr
 8001124:	40000400 	.word	0x40000400
 8001128:	200003bc 	.word	0x200003bc
 800112c:	20000b1c 	.word	0x20000b1c
 8001130:	20000b1d 	.word	0x20000b1d

08001134 <PWM_COND>:


void PWM_COND() {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0

	counterflagPWM=0;
 8001138:	4b1a      	ldr	r3, [pc, #104]	; (80011a4 <PWM_COND+0x70>)
 800113a:	2200      	movs	r2, #0
 800113c:	701a      	strb	r2, [r3, #0]
	counter=0;
 800113e:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <PWM_COND+0x74>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
	do{
    delay2(delay_time);
 8001144:	4b19      	ldr	r3, [pc, #100]	; (80011ac <PWM_COND+0x78>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fab5 	bl	80016b8 <delay2>
    GPIOB->BSRR = GPIO_PIN_6; // Set Pin 7 (output high)
 800114e:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <PWM_COND+0x7c>)
 8001150:	2240      	movs	r2, #64	; 0x40
 8001152:	611a      	str	r2, [r3, #16]
    delay2(delay_time); // Adjust delay time as needed
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <PWM_COND+0x78>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f000 faad 	bl	80016b8 <delay2>
    GPIOB->BSRR = GPIO_PIN_6 << 16; // Reset Pin 7 (output low)
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <PWM_COND+0x7c>)
 8001160:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001164:	611a      	str	r2, [r3, #16]

    delay2(delay_band);
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <PWM_COND+0x80>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f000 faa4 	bl	80016b8 <delay2>

    // Toggle GPIOB Pin 6
//        delay2(delay_time);
    GPIOB->BSRR = GPIO_PIN_7; // Set Pin 6 (output high)
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <PWM_COND+0x7c>)
 8001172:	2280      	movs	r2, #128	; 0x80
 8001174:	611a      	str	r2, [r3, #16]
    delay2(delay_time); // Adjust delay time as needed
 8001176:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <PWM_COND+0x78>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 fa9c 	bl	80016b8 <delay2>
    GPIOB->BSRR = GPIO_PIN_7 << 16; // Reset Pin 6 (output low)
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <PWM_COND+0x7c>)
 8001182:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001186:	611a      	str	r2, [r3, #16]
    delay2(delay_time);
 8001188:	4b08      	ldr	r3, [pc, #32]	; (80011ac <PWM_COND+0x78>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fa93 	bl	80016b8 <delay2>
	}while(counterflagPWM==0);
 8001192:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <PWM_COND+0x70>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0d3      	beq.n	8001144 <PWM_COND+0x10>


}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000b1c 	.word	0x20000b1c
 80011a8:	200003bc 	.word	0x200003bc
 80011ac:	20000000 	.word	0x20000000
 80011b0:	40010c00 	.word	0x40010c00
 80011b4:	20000004 	.word	0x20000004

080011b8 <PWM_MOIST>:

void PWM_MOIST(){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

	  counterflagPWM2=0;
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <PWM_MOIST+0x54>)
 80011be:	2200      	movs	r2, #0
 80011c0:	701a      	strb	r2, [r3, #0]
	  counter=0;
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <PWM_MOIST+0x58>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
	    // Set PB3 as output
	    GPIOB->CRL &= ~(GPIO_CRL_CNF3 | GPIO_CRL_MODE3); // Clear bits
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <PWM_MOIST+0x5c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a11      	ldr	r2, [pc, #68]	; (8001214 <PWM_MOIST+0x5c>)
 80011ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80011d2:	6013      	str	r3, [r2, #0]
	    GPIOB->CRL |= GPIO_CRL_MODE3_0; // Set pin mode to general purpose output push-pull 10MHz
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <PWM_MOIST+0x5c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <PWM_MOIST+0x5c>)
 80011da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80011de:	6013      	str	r3, [r2, #0]
	    do{

			  GPIOB->ODR ^= GPIO_ODR_ODR3;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <PWM_MOIST+0x5c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <PWM_MOIST+0x5c>)
 80011e6:	f083 0308 	eor.w	r3, r3, #8
 80011ea:	60d3      	str	r3, [r2, #12]
			  delay2(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f000 fa63 	bl	80016b8 <delay2>


		}while(counterflagPWM2==0);
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <PWM_MOIST+0x54>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0f1      	beq.n	80011e0 <PWM_MOIST+0x28>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2108      	movs	r1, #8
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <PWM_MOIST+0x5c>)
 8001202:	f002 ff76 	bl	80040f2 <HAL_GPIO_WritePin>

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000b1d 	.word	0x20000b1d
 8001210:	200003bc 	.word	0x200003bc
 8001214:	40010c00 	.word	0x40010c00

08001218 <SSD1306_INITS>:
    return slope * (voltage - voltage_low) + conductivity_low;
}


void SSD1306_INITS()
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	  ssd1306_Init();
 800121c:	f001 fbb2 	bl	8002984 <ssd1306_Init>
	  ssd1306_UpdateScreen();
 8001220:	f001 fc32 	bl	8002a88 <ssd1306_UpdateScreen>
	  HAL_Delay(50);
 8001224:	2032      	movs	r0, #50	; 0x32
 8001226:	f002 f83f 	bl	80032a8 <HAL_Delay>
	  ssd1306_Fill(0);
 800122a:	2000      	movs	r0, #0
 800122c:	f001 fc14 	bl	8002a58 <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 8001230:	f001 fc2a 	bl	8002a88 <ssd1306_UpdateScreen>
	  ssd1306_WriteString("Telectronio",Font_11x18,1);
 8001234:	4a1f      	ldr	r2, [pc, #124]	; (80012b4 <SSD1306_INITS+0x9c>)
 8001236:	2301      	movs	r3, #1
 8001238:	ca06      	ldmia	r2, {r1, r2}
 800123a:	481f      	ldr	r0, [pc, #124]	; (80012b8 <SSD1306_INITS+0xa0>)
 800123c:	f001 fd26 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8001240:	f001 fc22 	bl	8002a88 <ssd1306_UpdateScreen>
	  HAL_Delay(1000);
 8001244:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001248:	f002 f82e 	bl	80032a8 <HAL_Delay>
	  ssd1306_Fill(0);
 800124c:	2000      	movs	r0, #0
 800124e:	f001 fc03 	bl	8002a58 <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 8001252:	f001 fc19 	bl	8002a88 <ssd1306_UpdateScreen>
	  HAL_Delay(50);
 8001256:	2032      	movs	r0, #50	; 0x32
 8001258:	f002 f826 	bl	80032a8 <HAL_Delay>
	  ssd1306_SetCursor(0, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2000      	movs	r0, #0
 8001260:	f001 fd3a 	bl	8002cd8 <ssd1306_SetCursor>
	  ssd1306_WriteString("Soil", Font_11x18,1);
 8001264:	4a13      	ldr	r2, [pc, #76]	; (80012b4 <SSD1306_INITS+0x9c>)
 8001266:	2301      	movs	r3, #1
 8001268:	ca06      	ldmia	r2, {r1, r2}
 800126a:	4814      	ldr	r0, [pc, #80]	; (80012bc <SSD1306_INITS+0xa4>)
 800126c:	f001 fd0e 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 19);
 8001270:	2113      	movs	r1, #19
 8001272:	2000      	movs	r0, #0
 8001274:	f001 fd30 	bl	8002cd8 <ssd1306_SetCursor>
	  ssd1306_WriteString("Meaurement", Font_11x18,1);
 8001278:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <SSD1306_INITS+0x9c>)
 800127a:	2301      	movs	r3, #1
 800127c:	ca06      	ldmia	r2, {r1, r2}
 800127e:	4810      	ldr	r0, [pc, #64]	; (80012c0 <SSD1306_INITS+0xa8>)
 8001280:	f001 fd04 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 38);
 8001284:	2126      	movs	r1, #38	; 0x26
 8001286:	2000      	movs	r0, #0
 8001288:	f001 fd26 	bl	8002cd8 <ssd1306_SetCursor>
	  ssd1306_WriteString("Version1", Font_11x18,1);
 800128c:	4a09      	ldr	r2, [pc, #36]	; (80012b4 <SSD1306_INITS+0x9c>)
 800128e:	2301      	movs	r3, #1
 8001290:	ca06      	ldmia	r2, {r1, r2}
 8001292:	480c      	ldr	r0, [pc, #48]	; (80012c4 <SSD1306_INITS+0xac>)
 8001294:	f001 fcfa 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8001298:	f001 fbf6 	bl	8002a88 <ssd1306_UpdateScreen>
	  HAL_Delay(1000);
 800129c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012a0:	f002 f802 	bl	80032a8 <HAL_Delay>
	  ssd1306_Fill(0);
 80012a4:	2000      	movs	r0, #0
 80012a6:	f001 fbd7 	bl	8002a58 <ssd1306_Fill>
	  ssd1306_UpdateScreen();
 80012aa:	f001 fbed 	bl	8002a88 <ssd1306_UpdateScreen>
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	2000001c 	.word	0x2000001c
 80012b8:	08008c88 	.word	0x08008c88
 80012bc:	08008c94 	.word	0x08008c94
 80012c0:	08008c9c 	.word	0x08008c9c
 80012c4:	08008ca8 	.word	0x08008ca8

080012c8 <delay>:

void delay(uint16_t delay){
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);
 80012d2:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <delay+0x2c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1)<delay);
 80012da:	bf00      	nop
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <delay+0x2c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d3f9      	bcc.n	80012dc <delay+0x14>
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	20000298 	.word	0x20000298

080012f8 <Set_Pin_Output>:


void Set_Pin_Output(GPIO_TypeDef *GPIOx,uint16_t GPIO_Pin)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct={0};
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 8001312:	887b      	ldrh	r3, [r7, #2]
 8001314:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_OUTPUT_PP;
 8001316:	2301      	movs	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed=GPIO_SPEED_FREQ_LOW;
 800131a:	2302      	movs	r3, #2
 800131c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 800131e:	f107 0308 	add.w	r3, r7, #8
 8001322:	4619      	mov	r1, r3
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f002 fd49 	bl	8003dbc <HAL_GPIO_Init>
}
 800132a:	bf00      	nop
 800132c:	3718      	adds	r7, #24
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIOx,uint16_t GPIO_Pin)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	460b      	mov	r3, r1
 800133c:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct={0};
 800133e:	f107 0308 	add.w	r3, r7, #8
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin=GPIO_Pin;
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull=GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	4619      	mov	r1, r3
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f002 fd2c 	bl	8003dbc <HAL_GPIO_Init>
}
 8001364:	bf00      	nop
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <DS18B20_Start>:
	GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull=GPIO_PULLDOWN;
	HAL_GPIO_Init(GPIOx,&GPIO_InitStruct);
}
uint8_t DS18B20_Start (void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
	uint8_t Response=0;
 8001372:	2300      	movs	r3, #0
 8001374:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 8001376:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800137a:	4815      	ldr	r0, [pc, #84]	; (80013d0 <DS18B20_Start+0x64>)
 800137c:	f7ff ffbc 	bl	80012f8 <Set_Pin_Output>
	HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001380:	2200      	movs	r2, #0
 8001382:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001386:	4812      	ldr	r0, [pc, #72]	; (80013d0 <DS18B20_Start+0x64>)
 8001388:	f002 feb3 	bl	80040f2 <HAL_GPIO_WritePin>
	delay(480);
 800138c:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8001390:	f7ff ff9a 	bl	80012c8 <delay>
	Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 8001394:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <DS18B20_Start+0x64>)
 800139a:	f7ff ffca 	bl	8001332 <Set_Pin_Input>
	delay(60);
 800139e:	203c      	movs	r0, #60	; 0x3c
 80013a0:	f7ff ff92 	bl	80012c8 <delay>

	if(!(HAL_GPIO_ReadPin (DS18B20_PORT,DS18B20_PIN))) Response =1;
 80013a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013a8:	4809      	ldr	r0, [pc, #36]	; (80013d0 <DS18B20_Start+0x64>)
 80013aa:	f002 fe8b 	bl	80040c4 <HAL_GPIO_ReadPin>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <DS18B20_Start+0x4e>
 80013b4:	2301      	movs	r3, #1
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	e001      	b.n	80013be <DS18B20_Start+0x52>
	else Response = -1;
 80013ba:	23ff      	movs	r3, #255	; 0xff
 80013bc:	71fb      	strb	r3, [r7, #7]
	delay(480);
 80013be:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80013c2:	f7ff ff81 	bl	80012c8 <delay>
	return Response;
 80013c6:	79fb      	ldrb	r3, [r7, #7]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40010c00 	.word	0x40010c00

080013d4 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 80013de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013e2:	4821      	ldr	r0, [pc, #132]	; (8001468 <DS18B20_Write+0x94>)
 80013e4:	f7ff ff88 	bl	80012f8 <Set_Pin_Output>

	for(int i=0; i<8; i++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	e034      	b.n	8001458 <DS18B20_Write+0x84>
	{
		if((data&(1<<i))!=0)
 80013ee:	79fa      	ldrb	r2, [r7, #7]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	fa42 f303 	asr.w	r3, r2, r3
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d016      	beq.n	800142c <DS18B20_Write+0x58>
		{
			//write 1
			Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 80013fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001402:	4819      	ldr	r0, [pc, #100]	; (8001468 <DS18B20_Write+0x94>)
 8001404:	f7ff ff78 	bl	80012f8 <Set_Pin_Output>
			HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001408:	2200      	movs	r2, #0
 800140a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800140e:	4816      	ldr	r0, [pc, #88]	; (8001468 <DS18B20_Write+0x94>)
 8001410:	f002 fe6f 	bl	80040f2 <HAL_GPIO_WritePin>
			delay(1);
 8001414:	2001      	movs	r0, #1
 8001416:	f7ff ff57 	bl	80012c8 <delay>
			Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 800141a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800141e:	4812      	ldr	r0, [pc, #72]	; (8001468 <DS18B20_Write+0x94>)
 8001420:	f7ff ff87 	bl	8001332 <Set_Pin_Input>
			delay(60);
 8001424:	203c      	movs	r0, #60	; 0x3c
 8001426:	f7ff ff4f 	bl	80012c8 <delay>
 800142a:	e012      	b.n	8001452 <DS18B20_Write+0x7e>
		}
		else
		{
			//write 0

			Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 800142c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001430:	480d      	ldr	r0, [pc, #52]	; (8001468 <DS18B20_Write+0x94>)
 8001432:	f7ff ff61 	bl	80012f8 <Set_Pin_Output>
			HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001436:	2200      	movs	r2, #0
 8001438:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800143c:	480a      	ldr	r0, [pc, #40]	; (8001468 <DS18B20_Write+0x94>)
 800143e:	f002 fe58 	bl	80040f2 <HAL_GPIO_WritePin>
			delay(60);
 8001442:	203c      	movs	r0, #60	; 0x3c
 8001444:	f7ff ff40 	bl	80012c8 <delay>
			Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 8001448:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800144c:	4806      	ldr	r0, [pc, #24]	; (8001468 <DS18B20_Write+0x94>)
 800144e:	f7ff ff70 	bl	8001332 <Set_Pin_Input>
	for(int i=0; i<8; i++)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	3301      	adds	r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2b07      	cmp	r3, #7
 800145c:	ddc7      	ble.n	80013ee <DS18B20_Write+0x1a>

		}
	}
}
 800145e:	bf00      	nop
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40010c00 	.word	0x40010c00

0800146c <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
	uint8_t value=0;
 8001472:	2300      	movs	r3, #0
 8001474:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 8001476:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800147a:	481c      	ldr	r0, [pc, #112]	; (80014ec <DS18B20_Read+0x80>)
 800147c:	f7ff ff59 	bl	8001332 <Set_Pin_Input>

	for(int i=0;i<8;i++)
 8001480:	2300      	movs	r3, #0
 8001482:	603b      	str	r3, [r7, #0]
 8001484:	e02a      	b.n	80014dc <DS18B20_Read+0x70>
	{
		Set_Pin_Output(DS18B20_PORT,DS18B20_PIN);
 8001486:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800148a:	4818      	ldr	r0, [pc, #96]	; (80014ec <DS18B20_Read+0x80>)
 800148c:	f7ff ff34 	bl	80012f8 <Set_Pin_Output>
		HAL_GPIO_WritePin(DS18B20_PORT,DS18B20_PIN,0);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001496:	4815      	ldr	r0, [pc, #84]	; (80014ec <DS18B20_Read+0x80>)
 8001498:	f002 fe2b 	bl	80040f2 <HAL_GPIO_WritePin>
		delay(1);
 800149c:	2001      	movs	r0, #1
 800149e:	f7ff ff13 	bl	80012c8 <delay>
		Set_Pin_Input(DS18B20_PORT,DS18B20_PIN);
 80014a2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014a6:	4811      	ldr	r0, [pc, #68]	; (80014ec <DS18B20_Read+0x80>)
 80014a8:	f7ff ff43 	bl	8001332 <Set_Pin_Input>
		if(HAL_GPIO_ReadPin(DS18B20_PORT,DS18B20_PIN))
 80014ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b0:	480e      	ldr	r0, [pc, #56]	; (80014ec <DS18B20_Read+0x80>)
 80014b2:	f002 fe07 	bl	80040c4 <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d009      	beq.n	80014d0 <DS18B20_Read+0x64>
		{
			value |= 1<<i; //read=1
 80014bc:	2201      	movs	r2, #1
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	b25a      	sxtb	r2, r3
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b25b      	sxtb	r3, r3
 80014ce:	71fb      	strb	r3, [r7, #7]
		}
		delay(60);
 80014d0:	203c      	movs	r0, #60	; 0x3c
 80014d2:	f7ff fef9 	bl	80012c8 <delay>
	for(int i=0;i<8;i++)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	2b07      	cmp	r3, #7
 80014e0:	ddd1      	ble.n	8001486 <DS18B20_Read+0x1a>
	}
	return value;
 80014e2:	79fb      	ldrb	r3, [r7, #7]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40010c00 	.word	0x40010c00

080014f0 <DS18B20_GetTemp>:



float DS18B20_GetTemp(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
    Presence = DS18B20_Start();
 80014f4:	f7ff ff3a 	bl	800136c <DS18B20_Start>
 80014f8:	4603      	mov	r3, r0
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b25      	ldr	r3, [pc, #148]	; (8001594 <DS18B20_GetTemp+0xa4>)
 80014fe:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f001 fed1 	bl	80032a8 <HAL_Delay>

    DS18B20_Write(0xCC); // SKIP ROM
 8001506:	20cc      	movs	r0, #204	; 0xcc
 8001508:	f7ff ff64 	bl	80013d4 <DS18B20_Write>
    DS18B20_Write(0x44); // Convert T
 800150c:	2044      	movs	r0, #68	; 0x44
 800150e:	f7ff ff61 	bl	80013d4 <DS18B20_Write>

    HAL_Delay(1);
 8001512:	2001      	movs	r0, #1
 8001514:	f001 fec8 	bl	80032a8 <HAL_Delay>

    Presence = DS18B20_Start();
 8001518:	f7ff ff28 	bl	800136c <DS18B20_Start>
 800151c:	4603      	mov	r3, r0
 800151e:	461a      	mov	r2, r3
 8001520:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <DS18B20_GetTemp+0xa4>)
 8001522:	701a      	strb	r2, [r3, #0]

    HAL_Delay(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f001 febf 	bl	80032a8 <HAL_Delay>

    DS18B20_Write(0xCC);
 800152a:	20cc      	movs	r0, #204	; 0xcc
 800152c:	f7ff ff52 	bl	80013d4 <DS18B20_Write>
    DS18B20_Write(0xBE); // Read scratch pad
 8001530:	20be      	movs	r0, #190	; 0xbe
 8001532:	f7ff ff4f 	bl	80013d4 <DS18B20_Write>

    Temp_byte1 = DS18B20_Read();
 8001536:	f7ff ff99 	bl	800146c <DS18B20_Read>
 800153a:	4603      	mov	r3, r0
 800153c:	461a      	mov	r2, r3
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <DS18B20_GetTemp+0xa8>)
 8001540:	701a      	strb	r2, [r3, #0]
    Temp_byte2 = DS18B20_Read();
 8001542:	f7ff ff93 	bl	800146c <DS18B20_Read>
 8001546:	4603      	mov	r3, r0
 8001548:	461a      	mov	r2, r3
 800154a:	4b14      	ldr	r3, [pc, #80]	; (800159c <DS18B20_GetTemp+0xac>)
 800154c:	701a      	strb	r2, [r3, #0]
    TEMP = (Temp_byte2 << 8) | Temp_byte1;
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <DS18B20_GetTemp+0xac>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	4b10      	ldr	r3, [pc, #64]	; (8001598 <DS18B20_GetTemp+0xa8>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	b21b      	sxth	r3, r3
 800155c:	4313      	orrs	r3, r2
 800155e:	b21b      	sxth	r3, r3
 8001560:	b29a      	uxth	r2, r3
 8001562:	4b0f      	ldr	r3, [pc, #60]	; (80015a0 <DS18B20_GetTemp+0xb0>)
 8001564:	801a      	strh	r2, [r3, #0]
    Temperature = (float)TEMP / 16;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <DS18B20_GetTemp+0xb0>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff fb92 	bl	8000c94 <__aeabi_ui2f>
 8001570:	4603      	mov	r3, r0
 8001572:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fc98 	bl	8000eac <__aeabi_fdiv>
 800157c:	4603      	mov	r3, r0
 800157e:	461a      	mov	r2, r3
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <DS18B20_GetTemp+0xb4>)
 8001582:	601a      	str	r2, [r3, #0]



    HAL_Delay(10);
 8001584:	200a      	movs	r0, #10
 8001586:	f001 fe8f 	bl	80032a8 <HAL_Delay>

    return Temperature;
 800158a:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <DS18B20_GetTemp+0xb4>)
 800158c:	681b      	ldr	r3, [r3, #0]
}
 800158e:	4618      	mov	r0, r3
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200003e8 	.word	0x200003e8
 8001598:	200003e9 	.word	0x200003e9
 800159c:	200003ea 	.word	0x200003ea
 80015a0:	200003ec 	.word	0x200003ec
 80015a4:	200003e4 	.word	0x200003e4

080015a8 <ADC_CH1>:

void ADC_CH1(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80015ae:	1d3b      	adds	r3, r7, #4
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_1;
 80015b8:	2301      	movs	r3, #1
 80015ba:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80015bc:	2301      	movs	r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80015c0:	2304      	movs	r3, #4
 80015c2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	; (80015e0 <ADC_CH1+0x38>)
 80015ca:	f002 f955 	bl	8003878 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <ADC_CH1+0x30>
	{
	Error_Handler();
 80015d4:	f001 f998 	bl	8002908 <Error_Handler>
	}
}
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	20000214 	.word	0x20000214

080015e4 <ADC_CH2>:
void ADC_CH2(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80015f8:	2301      	movs	r3, #1
 80015fa:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80015fc:	2304      	movs	r3, #4
 80015fe:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <ADC_CH2+0x38>)
 8001606:	f002 f937 	bl	8003878 <HAL_ADC_ConfigChannel>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <ADC_CH2+0x30>
	{
	Error_Handler();
 8001610:	f001 f97a 	bl	8002908 <Error_Handler>
	}
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20000214 	.word	0x20000214

08001620 <ADC_CH3>:
void ADC_CH3(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
	sConfig.Channel = ADC_CHANNEL_3;
 8001630:	2303      	movs	r3, #3
 8001632:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001634:	2301      	movs	r3, #1
 8001636:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001638:	2304      	movs	r3, #4
 800163a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	4619      	mov	r1, r3
 8001640:	4805      	ldr	r0, [pc, #20]	; (8001658 <ADC_CH3+0x38>)
 8001642:	f002 f919 	bl	8003878 <HAL_ADC_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <ADC_CH3+0x30>
	{
	Error_Handler();
 800164c:	f001 f95c 	bl	8002908 <Error_Handler>
	}
}
 8001650:	bf00      	nop
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000214 	.word	0x20000214
 800165c:	00000000 	.word	0x00000000

08001660 <adc_value_to_voltage>:
float adc_value_to_voltage(uint16_t adc_value) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	80fb      	strh	r3, [r7, #6]
    return (adc_value / 4095.0) * VREF; // 4095 for 12-bit resolution
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe fec9 	bl	8000404 <__aeabi_i2d>
 8001672:	a30d      	add	r3, pc, #52	; (adr r3, 80016a8 <adc_value_to_voltage+0x48>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7ff f858 	bl	800072c <__aeabi_ddiv>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	a30a      	add	r3, pc, #40	; (adr r3, 80016b0 <adc_value_to_voltage+0x50>)
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	f7fe ff25 	bl	80004d8 <__aeabi_dmul>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f7ff f9f7 	bl	8000a88 <__aeabi_d2f>
 800169a:	4603      	mov	r3, r0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	f3af 8000 	nop.w
 80016a8:	00000000 	.word	0x00000000
 80016ac:	40affe00 	.word	0x40affe00
 80016b0:	00000000 	.word	0x00000000
 80016b4:	40a9dc00 	.word	0x40a9dc00

080016b8 <delay2>:

void delay2(uint32_t delay_time) {
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < delay_time; ++i) {
 80016c0:	2300      	movs	r3, #0
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	e003      	b.n	80016ce <delay2+0x16>
        __NOP(); // Use NOP instruction for delay
 80016c6:	bf00      	nop
    for (uint32_t i = 0; i < delay_time; ++i) {
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	3301      	adds	r3, #1
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d3f7      	bcc.n	80016c6 <delay2+0xe>
    }
}
 80016d6:	bf00      	nop
 80016d8:	bf00      	nop
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr
	...

080016e4 <EC_out_of_range>:

void EC_out_of_range()
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
	  if((final_average_cond>=3100)&& (SET1==1))
 80016ea:	4ba1      	ldr	r3, [pc, #644]	; (8001970 <EC_out_of_range+0x28c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	49a1      	ldr	r1, [pc, #644]	; (8001974 <EC_out_of_range+0x290>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fcd9 	bl	80010a8 <__aeabi_fcmpge>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d02b      	beq.n	8001754 <EC_out_of_range+0x70>
 80016fc:	4b9e      	ldr	r3, [pc, #632]	; (8001978 <EC_out_of_range+0x294>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d127      	bne.n	8001754 <EC_out_of_range+0x70>
	  {
		  for(int i=0;i<5;i++){
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	e021      	b.n	800174e <EC_out_of_range+0x6a>
		  ssd1306_Fill(0);
 800170a:	2000      	movs	r0, #0
 800170c:	f001 f9a4 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001710:	f001 f9ba 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001714:	2100      	movs	r1, #0
 8001716:	2000      	movs	r0, #0
 8001718:	f001 fade 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 800171c:	4a97      	ldr	r2, [pc, #604]	; (800197c <EC_out_of_range+0x298>)
 800171e:	2301      	movs	r3, #1
 8001720:	ca06      	ldmia	r2, {r1, r2}
 8001722:	4897      	ldr	r0, [pc, #604]	; (8001980 <EC_out_of_range+0x29c>)
 8001724:	f001 fab2 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 8001728:	210a      	movs	r1, #10
 800172a:	2000      	movs	r0, #0
 800172c:	f001 fad4 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("DECREASE SENSE",Font_7x10,1);
 8001730:	4a92      	ldr	r2, [pc, #584]	; (800197c <EC_out_of_range+0x298>)
 8001732:	2301      	movs	r3, #1
 8001734:	ca06      	ldmia	r2, {r1, r2}
 8001736:	4893      	ldr	r0, [pc, #588]	; (8001984 <EC_out_of_range+0x2a0>)
 8001738:	f001 faa8 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 800173c:	f001 f9a4 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 8001740:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001744:	f001 fdb0 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	3301      	adds	r3, #1
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b04      	cmp	r3, #4
 8001752:	ddda      	ble.n	800170a <EC_out_of_range+0x26>
		  }
		  //out of range
		  //decrease sensitivity
	  }
	  if((final_average_cond>=3100)&& (SET10==1))
 8001754:	4b86      	ldr	r3, [pc, #536]	; (8001970 <EC_out_of_range+0x28c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4986      	ldr	r1, [pc, #536]	; (8001974 <EC_out_of_range+0x290>)
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fca4 	bl	80010a8 <__aeabi_fcmpge>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d02b      	beq.n	80017be <EC_out_of_range+0xda>
 8001766:	4b88      	ldr	r3, [pc, #544]	; (8001988 <EC_out_of_range+0x2a4>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d127      	bne.n	80017be <EC_out_of_range+0xda>
	  {
		  for(int i=0;i<5;i++){
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	e021      	b.n	80017b8 <EC_out_of_range+0xd4>
		  ssd1306_Fill(0);
 8001774:	2000      	movs	r0, #0
 8001776:	f001 f96f 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 800177a:	f001 f985 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 800177e:	2100      	movs	r1, #0
 8001780:	2000      	movs	r0, #0
 8001782:	f001 faa9 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 8001786:	4a7d      	ldr	r2, [pc, #500]	; (800197c <EC_out_of_range+0x298>)
 8001788:	2301      	movs	r3, #1
 800178a:	ca06      	ldmia	r2, {r1, r2}
 800178c:	487c      	ldr	r0, [pc, #496]	; (8001980 <EC_out_of_range+0x29c>)
 800178e:	f001 fa7d 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 8001792:	210a      	movs	r1, #10
 8001794:	2000      	movs	r0, #0
 8001796:	f001 fa9f 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("DECREASE SENSE",Font_7x10,1);
 800179a:	4a78      	ldr	r2, [pc, #480]	; (800197c <EC_out_of_range+0x298>)
 800179c:	2301      	movs	r3, #1
 800179e:	ca06      	ldmia	r2, {r1, r2}
 80017a0:	4878      	ldr	r0, [pc, #480]	; (8001984 <EC_out_of_range+0x2a0>)
 80017a2:	f001 fa73 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 80017a6:	f001 f96f 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 80017aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ae:	f001 fd7b 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	3301      	adds	r3, #1
 80017b6:	613b      	str	r3, [r7, #16]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	ddda      	ble.n	8001774 <EC_out_of_range+0x90>
		  }
		  //out of range
		  //decrease sensitivity
	  }
	  if((final_average_cond>=3100)&& (SET100==1))
 80017be:	4b6c      	ldr	r3, [pc, #432]	; (8001970 <EC_out_of_range+0x28c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	496c      	ldr	r1, [pc, #432]	; (8001974 <EC_out_of_range+0x290>)
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fc6f 	bl	80010a8 <__aeabi_fcmpge>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d02b      	beq.n	8001828 <EC_out_of_range+0x144>
 80017d0:	4b6e      	ldr	r3, [pc, #440]	; (800198c <EC_out_of_range+0x2a8>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d127      	bne.n	8001828 <EC_out_of_range+0x144>
	  {
		  for(int i=0;i<5;i++){
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	e021      	b.n	8001822 <EC_out_of_range+0x13e>
		  ssd1306_Fill(0);
 80017de:	2000      	movs	r0, #0
 80017e0:	f001 f93a 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 80017e4:	f001 f950 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 80017e8:	2100      	movs	r1, #0
 80017ea:	2000      	movs	r0, #0
 80017ec:	f001 fa74 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 80017f0:	4a62      	ldr	r2, [pc, #392]	; (800197c <EC_out_of_range+0x298>)
 80017f2:	2301      	movs	r3, #1
 80017f4:	ca06      	ldmia	r2, {r1, r2}
 80017f6:	4862      	ldr	r0, [pc, #392]	; (8001980 <EC_out_of_range+0x29c>)
 80017f8:	f001 fa48 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 80017fc:	210a      	movs	r1, #10
 80017fe:	2000      	movs	r0, #0
 8001800:	f001 fa6a 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("DECREASE SENSE",Font_7x10,1);
 8001804:	4a5d      	ldr	r2, [pc, #372]	; (800197c <EC_out_of_range+0x298>)
 8001806:	2301      	movs	r3, #1
 8001808:	ca06      	ldmia	r2, {r1, r2}
 800180a:	485e      	ldr	r0, [pc, #376]	; (8001984 <EC_out_of_range+0x2a0>)
 800180c:	f001 fa3e 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001810:	f001 f93a 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 8001814:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001818:	f001 fd46 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	3301      	adds	r3, #1
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	2b04      	cmp	r3, #4
 8001826:	ddda      	ble.n	80017de <EC_out_of_range+0xfa>
		  }
		  //out of range
		  //decrease sensitivity
	  }
	  if((final_average_cond<=550) && (SET1000==1))
 8001828:	4b51      	ldr	r3, [pc, #324]	; (8001970 <EC_out_of_range+0x28c>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4958      	ldr	r1, [pc, #352]	; (8001990 <EC_out_of_range+0x2ac>)
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fc30 	bl	8001094 <__aeabi_fcmple>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d02b      	beq.n	8001892 <EC_out_of_range+0x1ae>
 800183a:	4b56      	ldr	r3, [pc, #344]	; (8001994 <EC_out_of_range+0x2b0>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d127      	bne.n	8001892 <EC_out_of_range+0x1ae>
	  {
		  for(int i=0;i<5;i++){
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	e021      	b.n	800188c <EC_out_of_range+0x1a8>
		  ssd1306_Fill(0);
 8001848:	2000      	movs	r0, #0
 800184a:	f001 f905 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 800184e:	f001 f91b 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001852:	2100      	movs	r1, #0
 8001854:	2000      	movs	r0, #0
 8001856:	f001 fa3f 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 800185a:	4a48      	ldr	r2, [pc, #288]	; (800197c <EC_out_of_range+0x298>)
 800185c:	2301      	movs	r3, #1
 800185e:	ca06      	ldmia	r2, {r1, r2}
 8001860:	4847      	ldr	r0, [pc, #284]	; (8001980 <EC_out_of_range+0x29c>)
 8001862:	f001 fa13 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 8001866:	210a      	movs	r1, #10
 8001868:	2000      	movs	r0, #0
 800186a:	f001 fa35 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("INCREASE SENSE",Font_7x10,1);
 800186e:	4a43      	ldr	r2, [pc, #268]	; (800197c <EC_out_of_range+0x298>)
 8001870:	2301      	movs	r3, #1
 8001872:	ca06      	ldmia	r2, {r1, r2}
 8001874:	4848      	ldr	r0, [pc, #288]	; (8001998 <EC_out_of_range+0x2b4>)
 8001876:	f001 fa09 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 800187a:	f001 f905 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 800187e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001882:	f001 fd11 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	3301      	adds	r3, #1
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b04      	cmp	r3, #4
 8001890:	ddda      	ble.n	8001848 <EC_out_of_range+0x164>
		  }
		  //out of range
		  //increase sensitivity
	  }
	  if((final_average_cond<=550) && (SET100==1))
 8001892:	4b37      	ldr	r3, [pc, #220]	; (8001970 <EC_out_of_range+0x28c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	493e      	ldr	r1, [pc, #248]	; (8001990 <EC_out_of_range+0x2ac>)
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fbfb 	bl	8001094 <__aeabi_fcmple>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d02b      	beq.n	80018fc <EC_out_of_range+0x218>
 80018a4:	4b39      	ldr	r3, [pc, #228]	; (800198c <EC_out_of_range+0x2a8>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d127      	bne.n	80018fc <EC_out_of_range+0x218>
	  {
		  for(int i=0;i<5;i++){
 80018ac:	2300      	movs	r3, #0
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	e021      	b.n	80018f6 <EC_out_of_range+0x212>
		  ssd1306_Fill(0);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f001 f8d0 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 80018b8:	f001 f8e6 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 80018bc:	2100      	movs	r1, #0
 80018be:	2000      	movs	r0, #0
 80018c0:	f001 fa0a 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 80018c4:	4a2d      	ldr	r2, [pc, #180]	; (800197c <EC_out_of_range+0x298>)
 80018c6:	2301      	movs	r3, #1
 80018c8:	ca06      	ldmia	r2, {r1, r2}
 80018ca:	482d      	ldr	r0, [pc, #180]	; (8001980 <EC_out_of_range+0x29c>)
 80018cc:	f001 f9de 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 80018d0:	210a      	movs	r1, #10
 80018d2:	2000      	movs	r0, #0
 80018d4:	f001 fa00 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("INCREASE SENSE",Font_7x10,1);
 80018d8:	4a28      	ldr	r2, [pc, #160]	; (800197c <EC_out_of_range+0x298>)
 80018da:	2301      	movs	r3, #1
 80018dc:	ca06      	ldmia	r2, {r1, r2}
 80018de:	482e      	ldr	r0, [pc, #184]	; (8001998 <EC_out_of_range+0x2b4>)
 80018e0:	f001 f9d4 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 80018e4:	f001 f8d0 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 80018e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018ec:	f001 fcdc 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3301      	adds	r3, #1
 80018f4:	607b      	str	r3, [r7, #4]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2b04      	cmp	r3, #4
 80018fa:	ddda      	ble.n	80018b2 <EC_out_of_range+0x1ce>
		  }
		  //out of range
		  //increase sensitivity
	  }
	  if((final_average_cond<=550) && (SET10==1))
 80018fc:	4b1c      	ldr	r3, [pc, #112]	; (8001970 <EC_out_of_range+0x28c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4923      	ldr	r1, [pc, #140]	; (8001990 <EC_out_of_range+0x2ac>)
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fbc6 	bl	8001094 <__aeabi_fcmple>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d100      	bne.n	8001910 <EC_out_of_range+0x22c>
		  HAL_Delay(1000);
		  }
		  //out of range
		  //increase sensitivity
	  }
}
 800190e:	e02b      	b.n	8001968 <EC_out_of_range+0x284>
	  if((final_average_cond<=550) && (SET10==1))
 8001910:	4b1d      	ldr	r3, [pc, #116]	; (8001988 <EC_out_of_range+0x2a4>)
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d127      	bne.n	8001968 <EC_out_of_range+0x284>
		  for(int i=0;i<5;i++){
 8001918:	2300      	movs	r3, #0
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	e021      	b.n	8001962 <EC_out_of_range+0x27e>
		  ssd1306_Fill(0);
 800191e:	2000      	movs	r0, #0
 8001920:	f001 f89a 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001924:	f001 f8b0 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001928:	2100      	movs	r1, #0
 800192a:	2000      	movs	r0, #0
 800192c:	f001 f9d4 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("EC OUT OF RANGE ",Font_7x10,1);
 8001930:	4a12      	ldr	r2, [pc, #72]	; (800197c <EC_out_of_range+0x298>)
 8001932:	2301      	movs	r3, #1
 8001934:	ca06      	ldmia	r2, {r1, r2}
 8001936:	4812      	ldr	r0, [pc, #72]	; (8001980 <EC_out_of_range+0x29c>)
 8001938:	f001 f9a8 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 800193c:	210a      	movs	r1, #10
 800193e:	2000      	movs	r0, #0
 8001940:	f001 f9ca 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("INCREASE SENSE",Font_7x10,1);
 8001944:	4a0d      	ldr	r2, [pc, #52]	; (800197c <EC_out_of_range+0x298>)
 8001946:	2301      	movs	r3, #1
 8001948:	ca06      	ldmia	r2, {r1, r2}
 800194a:	4813      	ldr	r0, [pc, #76]	; (8001998 <EC_out_of_range+0x2b4>)
 800194c:	f001 f99e 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001950:	f001 f89a 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(1000);
 8001954:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001958:	f001 fca6 	bl	80032a8 <HAL_Delay>
		  for(int i=0;i<5;i++){
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	603b      	str	r3, [r7, #0]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	2b04      	cmp	r3, #4
 8001966:	ddda      	ble.n	800191e <EC_out_of_range+0x23a>
}
 8001968:	bf00      	nop
 800196a:	3718      	adds	r7, #24
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200003c8 	.word	0x200003c8
 8001974:	4541c000 	.word	0x4541c000
 8001978:	20000af8 	.word	0x20000af8
 800197c:	20000014 	.word	0x20000014
 8001980:	08008cb4 	.word	0x08008cb4
 8001984:	08008cc8 	.word	0x08008cc8
 8001988:	20000af9 	.word	0x20000af9
 800198c:	20000afa 	.word	0x20000afa
 8001990:	44098000 	.word	0x44098000
 8001994:	20000afb 	.word	0x20000afb
 8001998:	08008cd8 	.word	0x08008cd8

0800199c <Set_counterFREQ>:

void Set_counterFREQ(){
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)==1)
 80019a0:	2104      	movs	r1, #4
 80019a2:	482f      	ldr	r0, [pc, #188]	; (8001a60 <Set_counterFREQ+0xc4>)
 80019a4:	f002 fb8e 	bl	80040c4 <HAL_GPIO_ReadPin>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d108      	bne.n	80019c0 <Set_counterFREQ+0x24>
	  {
		  HAL_Delay(100);
 80019ae:	2064      	movs	r0, #100	; 0x64
 80019b0:	f001 fc7a 	bl	80032a8 <HAL_Delay>
		  counterFREQ++;
 80019b4:	4b2b      	ldr	r3, [pc, #172]	; (8001a64 <Set_counterFREQ+0xc8>)
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	3301      	adds	r3, #1
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <Set_counterFREQ+0xc8>)
 80019be:	801a      	strh	r2, [r3, #0]
	  }
	  if(counterFREQ==1){
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <Set_counterFREQ+0xc8>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d106      	bne.n	80019d6 <Set_counterFREQ+0x3a>
		    delay_time = 2000; // Initial delay time in microseconds
 80019c8:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <Set_counterFREQ+0xcc>)
 80019ca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80019ce:	601a      	str	r2, [r3, #0]
		    delay_band = 100; // Initial delay band in microseconds
 80019d0:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <Set_counterFREQ+0xd0>)
 80019d2:	2264      	movs	r2, #100	; 0x64
 80019d4:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==2){
 80019d6:	4b23      	ldr	r3, [pc, #140]	; (8001a64 <Set_counterFREQ+0xc8>)
 80019d8:	881b      	ldrh	r3, [r3, #0]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d105      	bne.n	80019ea <Set_counterFREQ+0x4e>
		    delay_time = 200; // Initial delay time in microseconds
 80019de:	4b22      	ldr	r3, [pc, #136]	; (8001a68 <Set_counterFREQ+0xcc>)
 80019e0:	22c8      	movs	r2, #200	; 0xc8
 80019e2:	601a      	str	r2, [r3, #0]
		    delay_band = 10; // Initial delay band in microseconds
 80019e4:	4b21      	ldr	r3, [pc, #132]	; (8001a6c <Set_counterFREQ+0xd0>)
 80019e6:	220a      	movs	r2, #10
 80019e8:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==3){
 80019ea:	4b1e      	ldr	r3, [pc, #120]	; (8001a64 <Set_counterFREQ+0xc8>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	d105      	bne.n	80019fe <Set_counterFREQ+0x62>
		    delay_time = 100; // Initial delay time in microseconds
 80019f2:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <Set_counterFREQ+0xcc>)
 80019f4:	2264      	movs	r2, #100	; 0x64
 80019f6:	601a      	str	r2, [r3, #0]
		    delay_band = 5; // Initial delay band in microseconds
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <Set_counterFREQ+0xd0>)
 80019fa:	2205      	movs	r2, #5
 80019fc:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==4){
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d105      	bne.n	8001a12 <Set_counterFREQ+0x76>
		    delay_time = 50; // Initial delay time in microseconds
 8001a06:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <Set_counterFREQ+0xcc>)
 8001a08:	2232      	movs	r2, #50	; 0x32
 8001a0a:	601a      	str	r2, [r3, #0]
		    delay_band = 2; // Initial delay band in microseconds
 8001a0c:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <Set_counterFREQ+0xd0>)
 8001a0e:	2202      	movs	r2, #2
 8001a10:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==5){
 8001a12:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	2b05      	cmp	r3, #5
 8001a18:	d105      	bne.n	8001a26 <Set_counterFREQ+0x8a>
		    delay_time = 25; // Initial delay time in microseconds
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <Set_counterFREQ+0xcc>)
 8001a1c:	2219      	movs	r2, #25
 8001a1e:	601a      	str	r2, [r3, #0]
		    delay_band = 1; // Initial delay band in microseconds
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <Set_counterFREQ+0xd0>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==6){
 8001a26:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d105      	bne.n	8001a3a <Set_counterFREQ+0x9e>
		    delay_time = 12; // Initial delay time in microseconds
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <Set_counterFREQ+0xcc>)
 8001a30:	220c      	movs	r2, #12
 8001a32:	601a      	str	r2, [r3, #0]
		    delay_band = 1; // Initial delay band in microseconds
 8001a34:	4b0d      	ldr	r3, [pc, #52]	; (8001a6c <Set_counterFREQ+0xd0>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ==7){
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	2b07      	cmp	r3, #7
 8001a40:	d105      	bne.n	8001a4e <Set_counterFREQ+0xb2>
		    delay_time = 6; // Initial delay time in microseconds
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <Set_counterFREQ+0xcc>)
 8001a44:	2206      	movs	r2, #6
 8001a46:	601a      	str	r2, [r3, #0]
		    delay_band = 1; // Initial delay band in microseconds
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <Set_counterFREQ+0xd0>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]
	  }
	  if(counterFREQ>7){
 8001a4e:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	2b07      	cmp	r3, #7
 8001a54:	d902      	bls.n	8001a5c <Set_counterFREQ+0xc0>
		  counterFREQ=0;
 8001a56:	4b03      	ldr	r3, [pc, #12]	; (8001a64 <Set_counterFREQ+0xc8>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	801a      	strh	r2, [r3, #0]
	  }
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40011000 	.word	0x40011000
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	20000004 	.word	0x20000004

08001a70 <Set_SENSE>:

void Set_SENSE(){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	  if (HAL_GPIO_ReadPin(SET_1_GPIO_Port, SET_1_Pin) == 1) {
 8001a74:	2140      	movs	r1, #64	; 0x40
 8001a76:	484a      	ldr	r0, [pc, #296]	; (8001ba0 <Set_SENSE+0x130>)
 8001a78:	f002 fb24 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d11c      	bne.n	8001abc <Set_SENSE+0x4c>
		  SET1=1;
 8001a82:	4b48      	ldr	r3, [pc, #288]	; (8001ba4 <Set_SENSE+0x134>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
		  SET10=0;
 8001a88:	4b47      	ldr	r3, [pc, #284]	; (8001ba8 <Set_SENSE+0x138>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
		  SET100=0;
 8001a8e:	4b47      	ldr	r3, [pc, #284]	; (8001bac <Set_SENSE+0x13c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
		  SET1000=0;
 8001a94:	4b46      	ldr	r3, [pc, #280]	; (8001bb0 <Set_SENSE+0x140>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
		  moist_offset=300;
 8001a9a:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <Set_SENSE+0x144>)
 8001a9c:	4a46      	ldr	r2, [pc, #280]	; (8001bb8 <Set_SENSE+0x148>)
 8001a9e:	601a      	str	r2, [r3, #0]
		  ssd1306_SetCursor(0, 41);
 8001aa0:	2129      	movs	r1, #41	; 0x29
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f001 f918 	bl	8002cd8 <ssd1306_SetCursor>
	      sprintf(bufferSET1, "SENSE = x1     ");
 8001aa8:	4944      	ldr	r1, [pc, #272]	; (8001bbc <Set_SENSE+0x14c>)
 8001aaa:	4845      	ldr	r0, [pc, #276]	; (8001bc0 <Set_SENSE+0x150>)
 8001aac:	f004 ff90 	bl	80069d0 <siprintf>
	      ssd1306_WriteString(bufferSET1, Font_6x8, 1);
 8001ab0:	4a44      	ldr	r2, [pc, #272]	; (8001bc4 <Set_SENSE+0x154>)
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	ca06      	ldmia	r2, {r1, r2}
 8001ab6:	4842      	ldr	r0, [pc, #264]	; (8001bc0 <Set_SENSE+0x150>)
 8001ab8:	f001 f8e8 	bl	8002c8c <ssd1306_WriteString>

	  }

	  if (HAL_GPIO_ReadPin(SET_10_GPIO_Port, SET_10_Pin) == 1) {
 8001abc:	2104      	movs	r1, #4
 8001abe:	4842      	ldr	r0, [pc, #264]	; (8001bc8 <Set_SENSE+0x158>)
 8001ac0:	f002 fb00 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d11d      	bne.n	8001b06 <Set_SENSE+0x96>
		  SET1=0;
 8001aca:	4b36      	ldr	r3, [pc, #216]	; (8001ba4 <Set_SENSE+0x134>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
		  SET10=1;
 8001ad0:	4b35      	ldr	r3, [pc, #212]	; (8001ba8 <Set_SENSE+0x138>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	701a      	strb	r2, [r3, #0]
		  SET100=0;
 8001ad6:	4b35      	ldr	r3, [pc, #212]	; (8001bac <Set_SENSE+0x13c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	701a      	strb	r2, [r3, #0]
		  SET1000=0;
 8001adc:	4b34      	ldr	r3, [pc, #208]	; (8001bb0 <Set_SENSE+0x140>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
		  moist_offset=0;
 8001ae2:	4b34      	ldr	r3, [pc, #208]	; (8001bb4 <Set_SENSE+0x144>)
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
		  ssd1306_SetCursor(0, 41);
 8001aea:	2129      	movs	r1, #41	; 0x29
 8001aec:	2000      	movs	r0, #0
 8001aee:	f001 f8f3 	bl	8002cd8 <ssd1306_SetCursor>
	      sprintf(bufferSET10, "SENSE = x10     ");
 8001af2:	4936      	ldr	r1, [pc, #216]	; (8001bcc <Set_SENSE+0x15c>)
 8001af4:	4836      	ldr	r0, [pc, #216]	; (8001bd0 <Set_SENSE+0x160>)
 8001af6:	f004 ff6b 	bl	80069d0 <siprintf>
	      ssd1306_WriteString(bufferSET10, Font_6x8, 1);
 8001afa:	4a32      	ldr	r2, [pc, #200]	; (8001bc4 <Set_SENSE+0x154>)
 8001afc:	2301      	movs	r3, #1
 8001afe:	ca06      	ldmia	r2, {r1, r2}
 8001b00:	4833      	ldr	r0, [pc, #204]	; (8001bd0 <Set_SENSE+0x160>)
 8001b02:	f001 f8c3 	bl	8002c8c <ssd1306_WriteString>

	  }

	  if (HAL_GPIO_ReadPin(SET_100_GPIO_Port, SET_100_Pin) == 1) {
 8001b06:	2102      	movs	r1, #2
 8001b08:	482f      	ldr	r0, [pc, #188]	; (8001bc8 <Set_SENSE+0x158>)
 8001b0a:	f002 fadb 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d11d      	bne.n	8001b50 <Set_SENSE+0xe0>
		  SET1=0;
 8001b14:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <Set_SENSE+0x134>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	701a      	strb	r2, [r3, #0]
		  SET10=0;
 8001b1a:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <Set_SENSE+0x138>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
		  SET100=1;
 8001b20:	4b22      	ldr	r3, [pc, #136]	; (8001bac <Set_SENSE+0x13c>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
		  SET1000=0;
 8001b26:	4b22      	ldr	r3, [pc, #136]	; (8001bb0 <Set_SENSE+0x140>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
		  moist_offset=0;
 8001b2c:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <Set_SENSE+0x144>)
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
		  ssd1306_SetCursor(0, 41);
 8001b34:	2129      	movs	r1, #41	; 0x29
 8001b36:	2000      	movs	r0, #0
 8001b38:	f001 f8ce 	bl	8002cd8 <ssd1306_SetCursor>
	      sprintf(bufferSET100, "SENSE = x100     ");
 8001b3c:	4925      	ldr	r1, [pc, #148]	; (8001bd4 <Set_SENSE+0x164>)
 8001b3e:	4826      	ldr	r0, [pc, #152]	; (8001bd8 <Set_SENSE+0x168>)
 8001b40:	f004 ff46 	bl	80069d0 <siprintf>
	      ssd1306_WriteString(bufferSET100, Font_6x8, 1);
 8001b44:	4a1f      	ldr	r2, [pc, #124]	; (8001bc4 <Set_SENSE+0x154>)
 8001b46:	2301      	movs	r3, #1
 8001b48:	ca06      	ldmia	r2, {r1, r2}
 8001b4a:	4823      	ldr	r0, [pc, #140]	; (8001bd8 <Set_SENSE+0x168>)
 8001b4c:	f001 f89e 	bl	8002c8c <ssd1306_WriteString>

	  }

	  if (HAL_GPIO_ReadPin(SET_1000_GPIO_Port, SET_1000_Pin) == 1) {
 8001b50:	2101      	movs	r1, #1
 8001b52:	481d      	ldr	r0, [pc, #116]	; (8001bc8 <Set_SENSE+0x158>)
 8001b54:	f002 fab6 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d11d      	bne.n	8001b9a <Set_SENSE+0x12a>
		  SET1=0;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <Set_SENSE+0x134>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
		  SET10=0;
 8001b64:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <Set_SENSE+0x138>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
		  SET100=0;
 8001b6a:	4b10      	ldr	r3, [pc, #64]	; (8001bac <Set_SENSE+0x13c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
		  SET1000=1;
 8001b70:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <Set_SENSE+0x140>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
		  moist_offset=0;
 8001b76:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <Set_SENSE+0x144>)
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	601a      	str	r2, [r3, #0]
		  ssd1306_SetCursor(0, 41);
 8001b7e:	2129      	movs	r1, #41	; 0x29
 8001b80:	2000      	movs	r0, #0
 8001b82:	f001 f8a9 	bl	8002cd8 <ssd1306_SetCursor>
	      sprintf(bufferSET1000, "SENSE = x1000     ");
 8001b86:	4915      	ldr	r1, [pc, #84]	; (8001bdc <Set_SENSE+0x16c>)
 8001b88:	4815      	ldr	r0, [pc, #84]	; (8001be0 <Set_SENSE+0x170>)
 8001b8a:	f004 ff21 	bl	80069d0 <siprintf>
	      ssd1306_WriteString(bufferSET1000, Font_6x8, 1);
 8001b8e:	4a0d      	ldr	r2, [pc, #52]	; (8001bc4 <Set_SENSE+0x154>)
 8001b90:	2301      	movs	r3, #1
 8001b92:	ca06      	ldmia	r2, {r1, r2}
 8001b94:	4812      	ldr	r0, [pc, #72]	; (8001be0 <Set_SENSE+0x170>)
 8001b96:	f001 f879 	bl	8002c8c <ssd1306_WriteString>

	  }
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40011000 	.word	0x40011000
 8001ba4:	20000af8 	.word	0x20000af8
 8001ba8:	20000af9 	.word	0x20000af9
 8001bac:	20000afa 	.word	0x20000afa
 8001bb0:	20000afb 	.word	0x20000afb
 8001bb4:	200003c0 	.word	0x200003c0
 8001bb8:	43960000 	.word	0x43960000
 8001bbc:	08008ce8 	.word	0x08008ce8
 8001bc0:	20000710 	.word	0x20000710
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	40010c00 	.word	0x40010c00
 8001bcc:	08008cf8 	.word	0x08008cf8
 8001bd0:	200007d8 	.word	0x200007d8
 8001bd4:	08008d0c 	.word	0x08008d0c
 8001bd8:	200008a0 	.word	0x200008a0
 8001bdc:	08008d20 	.word	0x08008d20
 8001be0:	20000968 	.word	0x20000968

08001be4 <Set_counterFREQ_ssd1306>:

void Set_counterFREQ_ssd1306(){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
	  if (counterFREQ==0){
 8001be8:	4b48      	ldr	r3, [pc, #288]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d10d      	bne.n	8001c0c <Set_counterFREQ_ssd1306+0x28>
	  ssd1306_SetCursor(0,51);
 8001bf0:	2133      	movs	r1, #51	; 0x33
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	f001 f870 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:0 100Hz   ");
 8001bf8:	4945      	ldr	r1, [pc, #276]	; (8001d10 <Set_counterFREQ_ssd1306+0x12c>)
 8001bfa:	4846      	ldr	r0, [pc, #280]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001bfc:	f004 fee8 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001c00:	4a45      	ldr	r2, [pc, #276]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001c02:	2301      	movs	r3, #1
 8001c04:	ca06      	ldmia	r2, {r1, r2}
 8001c06:	4843      	ldr	r0, [pc, #268]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c08:	f001 f840 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==1){
 8001c0c:	4b3f      	ldr	r3, [pc, #252]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001c0e:	881b      	ldrh	r3, [r3, #0]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d10d      	bne.n	8001c30 <Set_counterFREQ_ssd1306+0x4c>
	  ssd1306_SetCursor(0,51);
 8001c14:	2133      	movs	r1, #51	; 0x33
 8001c16:	2000      	movs	r0, #0
 8001c18:	f001 f85e 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:1 1KHz  ");
 8001c1c:	493f      	ldr	r1, [pc, #252]	; (8001d1c <Set_counterFREQ_ssd1306+0x138>)
 8001c1e:	483d      	ldr	r0, [pc, #244]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c20:	f004 fed6 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001c24:	4a3c      	ldr	r2, [pc, #240]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001c26:	2301      	movs	r3, #1
 8001c28:	ca06      	ldmia	r2, {r1, r2}
 8001c2a:	483a      	ldr	r0, [pc, #232]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c2c:	f001 f82e 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==2){
 8001c30:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d10d      	bne.n	8001c54 <Set_counterFREQ_ssd1306+0x70>
	  ssd1306_SetCursor(0,51);
 8001c38:	2133      	movs	r1, #51	; 0x33
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f001 f84c 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:2 6KHz  ");
 8001c40:	4937      	ldr	r1, [pc, #220]	; (8001d20 <Set_counterFREQ_ssd1306+0x13c>)
 8001c42:	4834      	ldr	r0, [pc, #208]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c44:	f004 fec4 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001c48:	4a33      	ldr	r2, [pc, #204]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	ca06      	ldmia	r2, {r1, r2}
 8001c4e:	4831      	ldr	r0, [pc, #196]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c50:	f001 f81c 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==3){
 8001c54:	4b2d      	ldr	r3, [pc, #180]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d10d      	bne.n	8001c78 <Set_counterFREQ_ssd1306+0x94>
	  ssd1306_SetCursor(0,51);
 8001c5c:	2133      	movs	r1, #51	; 0x33
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f001 f83a 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:3 20KHz  ");
 8001c64:	492f      	ldr	r1, [pc, #188]	; (8001d24 <Set_counterFREQ_ssd1306+0x140>)
 8001c66:	482b      	ldr	r0, [pc, #172]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c68:	f004 feb2 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001c6c:	4a2a      	ldr	r2, [pc, #168]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001c6e:	2301      	movs	r3, #1
 8001c70:	ca06      	ldmia	r2, {r1, r2}
 8001c72:	4828      	ldr	r0, [pc, #160]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c74:	f001 f80a 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==4){
 8001c78:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	2b04      	cmp	r3, #4
 8001c7e:	d10d      	bne.n	8001c9c <Set_counterFREQ_ssd1306+0xb8>
	  ssd1306_SetCursor(0,51);
 8001c80:	2133      	movs	r1, #51	; 0x33
 8001c82:	2000      	movs	r0, #0
 8001c84:	f001 f828 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:4 40KHz  ");
 8001c88:	4927      	ldr	r1, [pc, #156]	; (8001d28 <Set_counterFREQ_ssd1306+0x144>)
 8001c8a:	4822      	ldr	r0, [pc, #136]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c8c:	f004 fea0 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001c90:	4a21      	ldr	r2, [pc, #132]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001c92:	2301      	movs	r3, #1
 8001c94:	ca06      	ldmia	r2, {r1, r2}
 8001c96:	481f      	ldr	r0, [pc, #124]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001c98:	f000 fff8 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==5){
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001c9e:	881b      	ldrh	r3, [r3, #0]
 8001ca0:	2b05      	cmp	r3, #5
 8001ca2:	d10d      	bne.n	8001cc0 <Set_counterFREQ_ssd1306+0xdc>
	  ssd1306_SetCursor(0,51);
 8001ca4:	2133      	movs	r1, #51	; 0x33
 8001ca6:	2000      	movs	r0, #0
 8001ca8:	f001 f816 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:5 75KHz  ");
 8001cac:	491f      	ldr	r1, [pc, #124]	; (8001d2c <Set_counterFREQ_ssd1306+0x148>)
 8001cae:	4819      	ldr	r0, [pc, #100]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001cb0:	f004 fe8e 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001cb4:	4a18      	ldr	r2, [pc, #96]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	ca06      	ldmia	r2, {r1, r2}
 8001cba:	4816      	ldr	r0, [pc, #88]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001cbc:	f000 ffe6 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==6){
 8001cc0:	4b12      	ldr	r3, [pc, #72]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	2b06      	cmp	r3, #6
 8001cc6:	d10d      	bne.n	8001ce4 <Set_counterFREQ_ssd1306+0x100>
	  ssd1306_SetCursor(0,51);
 8001cc8:	2133      	movs	r1, #51	; 0x33
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f001 f804 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:6 133KHz  ");
 8001cd0:	4917      	ldr	r1, [pc, #92]	; (8001d30 <Set_counterFREQ_ssd1306+0x14c>)
 8001cd2:	4810      	ldr	r0, [pc, #64]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001cd4:	f004 fe7c 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001cd8:	4a0f      	ldr	r2, [pc, #60]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001cda:	2301      	movs	r3, #1
 8001cdc:	ca06      	ldmia	r2, {r1, r2}
 8001cde:	480d      	ldr	r0, [pc, #52]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001ce0:	f000 ffd4 	bl	8002c8c <ssd1306_WriteString>
	  }
	  if (counterFREQ==7){
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <Set_counterFREQ_ssd1306+0x128>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	2b07      	cmp	r3, #7
 8001cea:	d10d      	bne.n	8001d08 <Set_counterFREQ_ssd1306+0x124>
	  ssd1306_SetCursor(0,51);
 8001cec:	2133      	movs	r1, #51	; 0x33
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f000 fff2 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferFREQ,"Frequency:7 200KHz  ");
 8001cf4:	490f      	ldr	r1, [pc, #60]	; (8001d34 <Set_counterFREQ_ssd1306+0x150>)
 8001cf6:	4807      	ldr	r0, [pc, #28]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001cf8:	f004 fe6a 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferFREQ, Font_6x8, 1);
 8001cfc:	4a06      	ldr	r2, [pc, #24]	; (8001d18 <Set_counterFREQ_ssd1306+0x134>)
 8001cfe:	2301      	movs	r3, #1
 8001d00:	ca06      	ldmia	r2, {r1, r2}
 8001d02:	4804      	ldr	r0, [pc, #16]	; (8001d14 <Set_counterFREQ_ssd1306+0x130>)
 8001d04:	f000 ffc2 	bl	8002c8c <ssd1306_WriteString>
	  }
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000008 	.word	0x20000008
 8001d10:	08008d34 	.word	0x08008d34
 8001d14:	20000a30 	.word	0x20000a30
 8001d18:	2000000c 	.word	0x2000000c
 8001d1c:	08008d4c 	.word	0x08008d4c
 8001d20:	08008d60 	.word	0x08008d60
 8001d24:	08008d74 	.word	0x08008d74
 8001d28:	08008d88 	.word	0x08008d88
 8001d2c:	08008d9c 	.word	0x08008d9c
 8001d30:	08008db0 	.word	0x08008db0
 8001d34:	08008dc8 	.word	0x08008dc8

08001d38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d38:	b5b0      	push	{r4, r5, r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d3e:	f001 fa51 	bl	80031e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d42:	f000 fb5b 	bl	80023fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d46:	f000 fd55 	bl	80027f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001d4a:	f000 fbe3 	bl	8002514 <MX_I2C1_Init>
  MX_ADC2_Init();
 8001d4e:	f000 fbb1 	bl	80024b4 <MX_ADC2_Init>
  MX_TIM1_Init();
 8001d52:	f000 fc0d 	bl	8002570 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001d56:	f000 fcf5 	bl	8002744 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001d5a:	f000 fca5 	bl	80026a8 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001d5e:	f000 fc57 	bl	8002610 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_INITS();
 8001d62:	f7ff fa59 	bl	8001218 <SSD1306_INITS>
  HAL_ADC_Init(&hadc2);
 8001d66:	48b2      	ldr	r0, [pc, #712]	; (8002030 <main+0x2f8>)
 8001d68:	f001 fac2 	bl	80032f0 <HAL_ADC_Init>
  HAL_TIM_Base_Start(&htim1);
 8001d6c:	48b1      	ldr	r0, [pc, #708]	; (8002034 <main+0x2fc>)
 8001d6e:	f003 fc51 	bl	8005614 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8001d72:	48b1      	ldr	r0, [pc, #708]	; (8002038 <main+0x300>)
 8001d74:	f003 fc4e 	bl	8005614 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8001d78:	48b0      	ldr	r0, [pc, #704]	; (800203c <main+0x304>)
 8001d7a:	f003 fc4b 	bl	8005614 <HAL_TIM_Base_Start>

//  PWM_BEGIN_MOIST();
  HAL_TIM_Base_Start_IT(&htim3);
 8001d7e:	48b0      	ldr	r0, [pc, #704]	; (8002040 <main+0x308>)
 8001d80:	f003 fc92 	bl	80056a8 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // Set priority and subpriority as needed
 8001d84:	2200      	movs	r2, #0
 8001d86:	2100      	movs	r1, #0
 8001d88:	201d      	movs	r0, #29
 8001d8a:	f001 ffe0 	bl	8003d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d8e:	201d      	movs	r0, #29
 8001d90:	f001 fff9 	bl	8003d86 <HAL_NVIC_EnableIRQ>
  GPIOB->CRL &= ~(GPIO_CRL_CNF3 | GPIO_CRL_MODE3);
 8001d94:	4bab      	ldr	r3, [pc, #684]	; (8002044 <main+0x30c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4aaa      	ldr	r2, [pc, #680]	; (8002044 <main+0x30c>)
 8001d9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d9e:	6013      	str	r3, [r2, #0]
  GPIOB->CRL |= GPIO_CRL_MODE3;  // Output mode, max speed 50 MHz
 8001da0:	4ba8      	ldr	r3, [pc, #672]	; (8002044 <main+0x30c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4aa7      	ldr	r2, [pc, #668]	; (8002044 <main+0x30c>)
 8001da6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001daa:	6013      	str	r3, [r2, #0]
  GPIOB->CRL &= ~(GPIO_CRL_MODE7 | GPIO_CRL_CNF7); // Pin 7
 8001dac:	4ba5      	ldr	r3, [pc, #660]	; (8002044 <main+0x30c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4aa4      	ldr	r2, [pc, #656]	; (8002044 <main+0x30c>)
 8001db2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001db6:	6013      	str	r3, [r2, #0]
  GPIOB->CRL |= GPIO_CRL_MODE7_0; // Output mode, max speed 10 MHz
 8001db8:	4ba2      	ldr	r3, [pc, #648]	; (8002044 <main+0x30c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4aa1      	ldr	r2, [pc, #644]	; (8002044 <main+0x30c>)
 8001dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	6013      	str	r3, [r2, #0]
  GPIOB->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_CNF6); // Pin 6
 8001dc4:	4b9f      	ldr	r3, [pc, #636]	; (8002044 <main+0x30c>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a9e      	ldr	r2, [pc, #632]	; (8002044 <main+0x30c>)
 8001dca:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001dce:	6013      	str	r3, [r2, #0]
  GPIOB->CRL |= GPIO_CRL_MODE6_0; // Output mode, max speed 10 MHz
 8001dd0:	4b9c      	ldr	r3, [pc, #624]	; (8002044 <main+0x30c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a9b      	ldr	r2, [pc, #620]	; (8002044 <main+0x30c>)
 8001dd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dda:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Set_counterFREQ();
 8001ddc:	f7ff fdde 	bl	800199c <Set_counterFREQ>
	  //MEASURE SEQUENTIAL
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)==1)
 8001de0:	2108      	movs	r1, #8
 8001de2:	4899      	ldr	r0, [pc, #612]	; (8002048 <main+0x310>)
 8001de4:	f002 f96e 	bl	80040c4 <HAL_GPIO_ReadPin>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	f040 824c 	bne.w	8002288 <main+0x550>
	  {	  av_cond=0;
 8001df0:	4b96      	ldr	r3, [pc, #600]	; (800204c <main+0x314>)
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
	  	  av_moist=0;
 8001df8:	4b95      	ldr	r3, [pc, #596]	; (8002050 <main+0x318>)
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
	  	  final_average_cond=0;
 8001e00:	4b94      	ldr	r3, [pc, #592]	; (8002054 <main+0x31c>)
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
		  ssd1306_Fill(0);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f000 fe25 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001e0e:	f000 fe3b 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001e12:	2100      	movs	r1, #0
 8001e14:	2000      	movs	r0, #0
 8001e16:	f000 ff5f 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Measuring",Font_7x10,1);
 8001e1a:	4a8f      	ldr	r2, [pc, #572]	; (8002058 <main+0x320>)
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	ca06      	ldmia	r2, {r1, r2}
 8001e20:	488e      	ldr	r0, [pc, #568]	; (800205c <main+0x324>)
 8001e22:	f000 ff33 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0, 10);
 8001e26:	210a      	movs	r1, #10
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f000 ff55 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Conductivity...",Font_7x10,1);
 8001e2e:	4a8a      	ldr	r2, [pc, #552]	; (8002058 <main+0x320>)
 8001e30:	2301      	movs	r3, #1
 8001e32:	ca06      	ldmia	r2, {r1, r2}
 8001e34:	488a      	ldr	r0, [pc, #552]	; (8002060 <main+0x328>)
 8001e36:	f000 ff29 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001e3a:	f000 fe25 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_Fill(0);
 8001e3e:	2000      	movs	r0, #0
 8001e40:	f000 fe0a 	bl	8002a58 <ssd1306_Fill>


		  ADC_CH1();
 8001e44:	f7ff fbb0 	bl	80015a8 <ADC_CH1>
		  for(int i=0;i<50;i++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	e004      	b.n	8001e58 <main+0x120>
		  {
			  PWM_COND();
 8001e4e:	f7ff f971 	bl	8001134 <PWM_COND>
		  for(int i=0;i<50;i++)
 8001e52:	697b      	ldr	r3, [r7, #20]
 8001e54:	3301      	adds	r3, #1
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	2b31      	cmp	r3, #49	; 0x31
 8001e5c:	ddf7      	ble.n	8001e4e <main+0x116>
		  }



		  float av_cond_sum = 0;
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	613b      	str	r3, [r7, #16]

		  for(int j = 0; j < 15; j++) {
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	e041      	b.n	8001eee <main+0x1b6>

		      HAL_ADC_Start(&hadc2);
 8001e6a:	4871      	ldr	r0, [pc, #452]	; (8002030 <main+0x2f8>)
 8001e6c:	f001 fb18 	bl	80034a0 <HAL_ADC_Start>
		      PWM_COND();
 8001e70:	f7ff f960 	bl	8001134 <PWM_COND>
		      float av_cond = 0; // Initialize av_cond for each iteration
 8001e74:	f04f 0300 	mov.w	r3, #0
 8001e78:	60bb      	str	r3, [r7, #8]

		      for(int i = 0; i < 30; i++) {
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	e024      	b.n	8001eca <main+0x192>

		    	  PWM_COND();
 8001e80:	f7ff f958 	bl	8001134 <PWM_COND>
		          HAL_ADC_PollForConversion(&hadc2, 1);
 8001e84:	2101      	movs	r1, #1
 8001e86:	486a      	ldr	r0, [pc, #424]	; (8002030 <main+0x2f8>)
 8001e88:	f001 fbe4 	bl	8003654 <HAL_ADC_PollForConversion>
		          adc_buffer[0] = HAL_ADC_GetValue(&hadc2);
 8001e8c:	4868      	ldr	r0, [pc, #416]	; (8002030 <main+0x2f8>)
 8001e8e:	f001 fce7 	bl	8003860 <HAL_ADC_GetValue>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a73      	ldr	r2, [pc, #460]	; (8002064 <main+0x32c>)
 8001e96:	6013      	str	r3, [r2, #0]
		          voltage_buffer[0] = adc_value_to_voltage(adc_buffer[0]);
 8001e98:	4b72      	ldr	r3, [pc, #456]	; (8002064 <main+0x32c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fbde 	bl	8001660 <adc_value_to_voltage>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4a70      	ldr	r2, [pc, #448]	; (8002068 <main+0x330>)
 8001ea8:	6013      	str	r3, [r2, #0]
		          av_cond += voltage_buffer[0] / 30; // Accumulate the value
 8001eaa:	4b6f      	ldr	r3, [pc, #444]	; (8002068 <main+0x330>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	496f      	ldr	r1, [pc, #444]	; (800206c <main+0x334>)
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe fffb 	bl	8000eac <__aeabi_fdiv>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	4619      	mov	r1, r3
 8001eba:	68b8      	ldr	r0, [r7, #8]
 8001ebc:	f7fe fe3a 	bl	8000b34 <__addsf3>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	60bb      	str	r3, [r7, #8]
		      for(int i = 0; i < 30; i++) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2b1d      	cmp	r3, #29
 8001ece:	ddd7      	ble.n	8001e80 <main+0x148>

		      }

		      HAL_ADC_Stop(&hadc2);
 8001ed0:	4857      	ldr	r0, [pc, #348]	; (8002030 <main+0x2f8>)
 8001ed2:	f001 fb93 	bl	80035fc <HAL_ADC_Stop>
		      HAL_Delay(100);
 8001ed6:	2064      	movs	r0, #100	; 0x64
 8001ed8:	f001 f9e6 	bl	80032a8 <HAL_Delay>



		      // Add the average of this iteration to av_cond_sum
		      av_cond_sum += av_cond;
 8001edc:	68b9      	ldr	r1, [r7, #8]
 8001ede:	6938      	ldr	r0, [r7, #16]
 8001ee0:	f7fe fe28 	bl	8000b34 <__addsf3>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	613b      	str	r3, [r7, #16]
		  for(int j = 0; j < 15; j++) {
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3301      	adds	r3, #1
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b0e      	cmp	r3, #14
 8001ef2:	ddba      	ble.n	8001e6a <main+0x132>
		  }

		  // Calculate the final average
		  final_average_cond = av_cond_sum / 15;
 8001ef4:	495e      	ldr	r1, [pc, #376]	; (8002070 <main+0x338>)
 8001ef6:	6938      	ldr	r0, [r7, #16]
 8001ef8:	f7fe ffd8 	bl	8000eac <__aeabi_fdiv>
 8001efc:	4603      	mov	r3, r0
 8001efe:	461a      	mov	r2, r3
 8001f00:	4b54      	ldr	r3, [pc, #336]	; (8002054 <main+0x31c>)
 8001f02:	601a      	str	r2, [r3, #0]

		  EC_out_of_range();
 8001f04:	f7ff fbee 	bl	80016e4 <EC_out_of_range>

		  ssd1306_Fill(0);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f000 fda5 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001f0e:	f000 fdbb 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001f12:	2100      	movs	r1, #0
 8001f14:	2000      	movs	r0, #0
 8001f16:	f000 fedf 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Conductivity ",Font_7x10,1);
 8001f1a:	4a4f      	ldr	r2, [pc, #316]	; (8002058 <main+0x320>)
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	ca06      	ldmia	r2, {r1, r2}
 8001f20:	4854      	ldr	r0, [pc, #336]	; (8002074 <main+0x33c>)
 8001f22:	f000 feb3 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,10);
 8001f26:	210a      	movs	r1, #10
 8001f28:	2000      	movs	r0, #0
 8001f2a:	f000 fed5 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("measurement",Font_7x10,1);
 8001f2e:	4a4a      	ldr	r2, [pc, #296]	; (8002058 <main+0x320>)
 8001f30:	2301      	movs	r3, #1
 8001f32:	ca06      	ldmia	r2, {r1, r2}
 8001f34:	4850      	ldr	r0, [pc, #320]	; (8002078 <main+0x340>)
 8001f36:	f000 fea9 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,20);
 8001f3a:	2114      	movs	r1, #20
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f000 fecb 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("finished",Font_7x10,1);
 8001f42:	4a45      	ldr	r2, [pc, #276]	; (8002058 <main+0x320>)
 8001f44:	2301      	movs	r3, #1
 8001f46:	ca06      	ldmia	r2, {r1, r2}
 8001f48:	484c      	ldr	r0, [pc, #304]	; (800207c <main+0x344>)
 8001f4a:	f000 fe9f 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001f4e:	f000 fd9b 	bl	8002a88 <ssd1306_UpdateScreen>
		  HAL_Delay(4000);
 8001f52:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001f56:	f001 f9a7 	bl	80032a8 <HAL_Delay>

		  ssd1306_Fill(0);
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	f000 fd7c 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001f60:	f000 fd92 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001f64:	2100      	movs	r1, #0
 8001f66:	2000      	movs	r0, #0
 8001f68:	f000 feb6 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Preparing ",Font_7x10,1);
 8001f6c:	4a3a      	ldr	r2, [pc, #232]	; (8002058 <main+0x320>)
 8001f6e:	2301      	movs	r3, #1
 8001f70:	ca06      	ldmia	r2, {r1, r2}
 8001f72:	4843      	ldr	r0, [pc, #268]	; (8002080 <main+0x348>)
 8001f74:	f000 fe8a 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0, 10);
 8001f78:	210a      	movs	r1, #10
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f000 feac 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("device for ",Font_7x10,1);
 8001f80:	4a35      	ldr	r2, [pc, #212]	; (8002058 <main+0x320>)
 8001f82:	2301      	movs	r3, #1
 8001f84:	ca06      	ldmia	r2, {r1, r2}
 8001f86:	483f      	ldr	r0, [pc, #252]	; (8002084 <main+0x34c>)
 8001f88:	f000 fe80 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,20);
 8001f8c:	2114      	movs	r1, #20
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f000 fea2 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("moisture ",Font_7x10,1);
 8001f94:	4a30      	ldr	r2, [pc, #192]	; (8002058 <main+0x320>)
 8001f96:	2301      	movs	r3, #1
 8001f98:	ca06      	ldmia	r2, {r1, r2}
 8001f9a:	483b      	ldr	r0, [pc, #236]	; (8002088 <main+0x350>)
 8001f9c:	f000 fe76 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0,30);
 8001fa0:	211e      	movs	r1, #30
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f000 fe98 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("measurement...",Font_7x10,1);
 8001fa8:	4a2b      	ldr	r2, [pc, #172]	; (8002058 <main+0x320>)
 8001faa:	2301      	movs	r3, #1
 8001fac:	ca06      	ldmia	r2, {r1, r2}
 8001fae:	4837      	ldr	r0, [pc, #220]	; (800208c <main+0x354>)
 8001fb0:	f000 fe6c 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001fb4:	f000 fd68 	bl	8002a88 <ssd1306_UpdateScreen>
		  for(i=0;i<5;i++)
 8001fb8:	4b35      	ldr	r3, [pc, #212]	; (8002090 <main+0x358>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	e007      	b.n	8001fd0 <main+0x298>
		  {
			  PWM_MOIST();
 8001fc0:	f7ff f8fa 	bl	80011b8 <PWM_MOIST>
		  for(i=0;i<5;i++)
 8001fc4:	4b32      	ldr	r3, [pc, #200]	; (8002090 <main+0x358>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	b2da      	uxtb	r2, r3
 8001fcc:	4b30      	ldr	r3, [pc, #192]	; (8002090 <main+0x358>)
 8001fce:	701a      	strb	r2, [r3, #0]
 8001fd0:	4b2f      	ldr	r3, [pc, #188]	; (8002090 <main+0x358>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d9f3      	bls.n	8001fc0 <main+0x288>
		  }

		  ssd1306_Fill(0);
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f000 fd3d 	bl	8002a58 <ssd1306_Fill>
		  ssd1306_UpdateScreen();
 8001fde:	f000 fd53 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_SetCursor(0, 0);
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f000 fe77 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Measuring",Font_7x10,1);
 8001fea:	4a1b      	ldr	r2, [pc, #108]	; (8002058 <main+0x320>)
 8001fec:	2301      	movs	r3, #1
 8001fee:	ca06      	ldmia	r2, {r1, r2}
 8001ff0:	481a      	ldr	r0, [pc, #104]	; (800205c <main+0x324>)
 8001ff2:	f000 fe4b 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_SetCursor(0, 10);
 8001ff6:	210a      	movs	r1, #10
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f000 fe6d 	bl	8002cd8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Moisture...",Font_7x10,1);
 8001ffe:	4a16      	ldr	r2, [pc, #88]	; (8002058 <main+0x320>)
 8002000:	2301      	movs	r3, #1
 8002002:	ca06      	ldmia	r2, {r1, r2}
 8002004:	4823      	ldr	r0, [pc, #140]	; (8002094 <main+0x35c>)
 8002006:	f000 fe41 	bl	8002c8c <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 800200a:	f000 fd3d 	bl	8002a88 <ssd1306_UpdateScreen>
		  ssd1306_Fill(0);
 800200e:	2000      	movs	r0, #0
 8002010:	f000 fd22 	bl	8002a58 <ssd1306_Fill>

		  ADC_CH2();
 8002014:	f7ff fae6 	bl	80015e4 <ADC_CH2>

		  // Inside your loop
		  percentage_moist2 = 0; // Initialize averaged percentage variable
 8002018:	4b1f      	ldr	r3, [pc, #124]	; (8002098 <main+0x360>)
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

		  av_moist_sum=0;
 8002020:	4b1e      	ldr	r3, [pc, #120]	; (800209c <main+0x364>)
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	601a      	str	r2, [r3, #0]

		  for (j = 0; j < 4; j++) {
 8002028:	4b1d      	ldr	r3, [pc, #116]	; (80020a0 <main+0x368>)
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
 800202e:	e0d7      	b.n	80021e0 <main+0x4a8>
 8002030:	20000214 	.word	0x20000214
 8002034:	20000298 	.word	0x20000298
 8002038:	200002e0 	.word	0x200002e0
 800203c:	20000370 	.word	0x20000370
 8002040:	20000328 	.word	0x20000328
 8002044:	40010c00 	.word	0x40010c00
 8002048:	40011000 	.word	0x40011000
 800204c:	200003cc 	.word	0x200003cc
 8002050:	200003d4 	.word	0x200003d4
 8002054:	200003c8 	.word	0x200003c8
 8002058:	20000014 	.word	0x20000014
 800205c:	08008de0 	.word	0x08008de0
 8002060:	08008dec 	.word	0x08008dec
 8002064:	20000afc 	.word	0x20000afc
 8002068:	20000b0c 	.word	0x20000b0c
 800206c:	41f00000 	.word	0x41f00000
 8002070:	41700000 	.word	0x41700000
 8002074:	08008dfc 	.word	0x08008dfc
 8002078:	08008e0c 	.word	0x08008e0c
 800207c:	08008e18 	.word	0x08008e18
 8002080:	08008e24 	.word	0x08008e24
 8002084:	08008e30 	.word	0x08008e30
 8002088:	08008e3c 	.word	0x08008e3c
 800208c:	08008e48 	.word	0x08008e48
 8002090:	200003b8 	.word	0x200003b8
 8002094:	08008e58 	.word	0x08008e58
 8002098:	200003dc 	.word	0x200003dc
 800209c:	200003c4 	.word	0x200003c4
 80020a0:	200003b9 	.word	0x200003b9
			  percentage_moist=0;
 80020a4:	4b62      	ldr	r3, [pc, #392]	; (8002230 <main+0x4f8>)
 80020a6:	f04f 0200 	mov.w	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
		      av_moist = 0; // Reset av_moist for each iteration
 80020ac:	4b61      	ldr	r3, [pc, #388]	; (8002234 <main+0x4fc>)
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
		      PWM_MOIST();
 80020b4:	f7ff f880 	bl	80011b8 <PWM_MOIST>
		      HAL_ADC_Start(&hadc2);
 80020b8:	485f      	ldr	r0, [pc, #380]	; (8002238 <main+0x500>)
 80020ba:	f001 f9f1 	bl	80034a0 <HAL_ADC_Start>
		      for (i = 0; i < 5; i++) {
 80020be:	4b5f      	ldr	r3, [pc, #380]	; (800223c <main+0x504>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	701a      	strb	r2, [r3, #0]
 80020c4:	e05f      	b.n	8002186 <main+0x44e>
		          HAL_ADC_PollForConversion(&hadc2, 1);
 80020c6:	2101      	movs	r1, #1
 80020c8:	485b      	ldr	r0, [pc, #364]	; (8002238 <main+0x500>)
 80020ca:	f001 fac3 	bl	8003654 <HAL_ADC_PollForConversion>
		          adc_buffer[1] = HAL_ADC_GetValue(&hadc2);
 80020ce:	485a      	ldr	r0, [pc, #360]	; (8002238 <main+0x500>)
 80020d0:	f001 fbc6 	bl	8003860 <HAL_ADC_GetValue>
 80020d4:	4603      	mov	r3, r0
 80020d6:	4a5a      	ldr	r2, [pc, #360]	; (8002240 <main+0x508>)
 80020d8:	6053      	str	r3, [r2, #4]
		          voltage_buffer[1] = adc_value_to_voltage(adc_buffer[1]);
 80020da:	4b59      	ldr	r3, [pc, #356]	; (8002240 <main+0x508>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	b29b      	uxth	r3, r3
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff fabd 	bl	8001660 <adc_value_to_voltage>
 80020e6:	4603      	mov	r3, r0
 80020e8:	4a56      	ldr	r2, [pc, #344]	; (8002244 <main+0x50c>)
 80020ea:	6053      	str	r3, [r2, #4]
		          av_moist += voltage_buffer[1] / 5;
 80020ec:	4b55      	ldr	r3, [pc, #340]	; (8002244 <main+0x50c>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	4955      	ldr	r1, [pc, #340]	; (8002248 <main+0x510>)
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe feda 	bl	8000eac <__aeabi_fdiv>
 80020f8:	4603      	mov	r3, r0
 80020fa:	461a      	mov	r2, r3
 80020fc:	4b4d      	ldr	r3, [pc, #308]	; (8002234 <main+0x4fc>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f7fe fd16 	bl	8000b34 <__addsf3>
 8002108:	4603      	mov	r3, r0
 800210a:	461a      	mov	r2, r3
 800210c:	4b49      	ldr	r3, [pc, #292]	; (8002234 <main+0x4fc>)
 800210e:	601a      	str	r2, [r3, #0]
		          percentage_moist = 100.0-(((((av_moist+moist_offset) - MIN_VOLTAGE)) / (MAX_VOLTAGE - MIN_VOLTAGE)) * 100.0);
 8002110:	4b48      	ldr	r3, [pc, #288]	; (8002234 <main+0x4fc>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a4d      	ldr	r2, [pc, #308]	; (800224c <main+0x514>)
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	4611      	mov	r1, r2
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe fd0a 	bl	8000b34 <__addsf3>
 8002120:	4603      	mov	r3, r0
 8002122:	461a      	mov	r2, r3
 8002124:	4b4a      	ldr	r3, [pc, #296]	; (8002250 <main+0x518>)
 8002126:	4619      	mov	r1, r3
 8002128:	4610      	mov	r0, r2
 800212a:	f7fe fd01 	bl	8000b30 <__aeabi_fsub>
 800212e:	4603      	mov	r3, r0
 8002130:	461c      	mov	r4, r3
 8002132:	4b48      	ldr	r3, [pc, #288]	; (8002254 <main+0x51c>)
 8002134:	4a46      	ldr	r2, [pc, #280]	; (8002250 <main+0x518>)
 8002136:	4611      	mov	r1, r2
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fcf9 	bl	8000b30 <__aeabi_fsub>
 800213e:	4603      	mov	r3, r0
 8002140:	4619      	mov	r1, r3
 8002142:	4620      	mov	r0, r4
 8002144:	f7fe feb2 	bl	8000eac <__aeabi_fdiv>
 8002148:	4603      	mov	r3, r0
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe f96c 	bl	8000428 <__aeabi_f2d>
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	4b40      	ldr	r3, [pc, #256]	; (8002258 <main+0x520>)
 8002156:	f7fe f9bf 	bl	80004d8 <__aeabi_dmul>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	f04f 0000 	mov.w	r0, #0
 8002162:	493d      	ldr	r1, [pc, #244]	; (8002258 <main+0x520>)
 8002164:	f7fe f800 	bl	8000168 <__aeabi_dsub>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	f7fe fc8a 	bl	8000a88 <__aeabi_d2f>
 8002174:	4603      	mov	r3, r0
 8002176:	4a2e      	ldr	r2, [pc, #184]	; (8002230 <main+0x4f8>)
 8002178:	6013      	str	r3, [r2, #0]
		      for (i = 0; i < 5; i++) {
 800217a:	4b30      	ldr	r3, [pc, #192]	; (800223c <main+0x504>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	3301      	adds	r3, #1
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4b2e      	ldr	r3, [pc, #184]	; (800223c <main+0x504>)
 8002184:	701a      	strb	r2, [r3, #0]
 8002186:	4b2d      	ldr	r3, [pc, #180]	; (800223c <main+0x504>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	2b04      	cmp	r3, #4
 800218c:	d99b      	bls.n	80020c6 <main+0x38e>
		      }
		      HAL_ADC_Stop(&hadc2);
 800218e:	482a      	ldr	r0, [pc, #168]	; (8002238 <main+0x500>)
 8002190:	f001 fa34 	bl	80035fc <HAL_ADC_Stop>

		      // Calculate percentage_moist for this iteration
		      av_moist_sum+=(av_moist+moist_offset);
 8002194:	4b27      	ldr	r3, [pc, #156]	; (8002234 <main+0x4fc>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a2c      	ldr	r2, [pc, #176]	; (800224c <main+0x514>)
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	4611      	mov	r1, r2
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe fcc8 	bl	8000b34 <__addsf3>
 80021a4:	4603      	mov	r3, r0
 80021a6:	461a      	mov	r2, r3
 80021a8:	4b2c      	ldr	r3, [pc, #176]	; (800225c <main+0x524>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	4610      	mov	r0, r2
 80021b0:	f7fe fcc0 	bl	8000b34 <__addsf3>
 80021b4:	4603      	mov	r3, r0
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b28      	ldr	r3, [pc, #160]	; (800225c <main+0x524>)
 80021ba:	601a      	str	r2, [r3, #0]

		      // Accumulate the calculated percentage
		      percentage_moist2 += percentage_moist;
 80021bc:	4b28      	ldr	r3, [pc, #160]	; (8002260 <main+0x528>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a1b      	ldr	r2, [pc, #108]	; (8002230 <main+0x4f8>)
 80021c2:	6812      	ldr	r2, [r2, #0]
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe fcb4 	bl	8000b34 <__addsf3>
 80021cc:	4603      	mov	r3, r0
 80021ce:	461a      	mov	r2, r3
 80021d0:	4b23      	ldr	r3, [pc, #140]	; (8002260 <main+0x528>)
 80021d2:	601a      	str	r2, [r3, #0]
		  for (j = 0; j < 4; j++) {
 80021d4:	4b23      	ldr	r3, [pc, #140]	; (8002264 <main+0x52c>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	3301      	adds	r3, #1
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	4b21      	ldr	r3, [pc, #132]	; (8002264 <main+0x52c>)
 80021de:	701a      	strb	r2, [r3, #0]
 80021e0:	4b20      	ldr	r3, [pc, #128]	; (8002264 <main+0x52c>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	f67f af5d 	bls.w	80020a4 <main+0x36c>

		  }

		  // Calculate the average of percentage_moist over 15 measurements
		  av_moist_sum/=4;
 80021ea:	4b1c      	ldr	r3, [pc, #112]	; (800225c <main+0x524>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7fe fe5a 	bl	8000eac <__aeabi_fdiv>
 80021f8:	4603      	mov	r3, r0
 80021fa:	461a      	mov	r2, r3
 80021fc:	4b17      	ldr	r3, [pc, #92]	; (800225c <main+0x524>)
 80021fe:	601a      	str	r2, [r3, #0]
		  percentage_moist2 /= 4;
 8002200:	4b17      	ldr	r3, [pc, #92]	; (8002260 <main+0x528>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fe4f 	bl	8000eac <__aeabi_fdiv>
 800220e:	4603      	mov	r3, r0
 8002210:	461a      	mov	r2, r3
 8002212:	4b13      	ldr	r3, [pc, #76]	; (8002260 <main+0x528>)
 8002214:	601a      	str	r2, [r3, #0]
		  // Manipulate the last value of percentage_moist2
		  if (percentage_moist2 > 100) {
 8002216:	4b12      	ldr	r3, [pc, #72]	; (8002260 <main+0x528>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4913      	ldr	r1, [pc, #76]	; (8002268 <main+0x530>)
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe ff4d 	bl	80010bc <__aeabi_fcmpgt>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d021      	beq.n	800226c <main+0x534>
		      percentage_moist2 = 100;
 8002228:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <main+0x528>)
 800222a:	4a0f      	ldr	r2, [pc, #60]	; (8002268 <main+0x530>)
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	e02b      	b.n	8002288 <main+0x550>
 8002230:	200003d8 	.word	0x200003d8
 8002234:	200003d4 	.word	0x200003d4
 8002238:	20000214 	.word	0x20000214
 800223c:	200003b8 	.word	0x200003b8
 8002240:	20000afc 	.word	0x20000afc
 8002244:	20000b0c 	.word	0x20000b0c
 8002248:	40a00000 	.word	0x40a00000
 800224c:	200003c0 	.word	0x200003c0
 8002250:	44160000 	.word	0x44160000
 8002254:	45052000 	.word	0x45052000
 8002258:	40590000 	.word	0x40590000
 800225c:	200003c4 	.word	0x200003c4
 8002260:	200003dc 	.word	0x200003dc
 8002264:	200003b9 	.word	0x200003b9
 8002268:	42c80000 	.word	0x42c80000
		  } else if (percentage_moist2 < 0) {
 800226c:	4b52      	ldr	r3, [pc, #328]	; (80023b8 <main+0x680>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f04f 0100 	mov.w	r1, #0
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe ff03 	bl	8001080 <__aeabi_fcmplt>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <main+0x550>
		      percentage_moist2 = 0;
 8002280:	4b4d      	ldr	r3, [pc, #308]	; (80023b8 <main+0x680>)
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
	  }



	  //DS18B20
	  Temp=DS18B20_GetTemp();
 8002288:	f7ff f932 	bl	80014f0 <DS18B20_GetTemp>
 800228c:	4603      	mov	r3, r0
 800228e:	4a4b      	ldr	r2, [pc, #300]	; (80023bc <main+0x684>)
 8002290:	6013      	str	r3, [r2, #0]


	  //NTC BOARD TEMP
	  ADC_CH3();
 8002292:	f7ff f9c5 	bl	8001620 <ADC_CH3>
	  HAL_ADC_Start(&hadc2);
 8002296:	484a      	ldr	r0, [pc, #296]	; (80023c0 <main+0x688>)
 8002298:	f001 f902 	bl	80034a0 <HAL_ADC_Start>
	  HAL_Delay(2);
 800229c:	2002      	movs	r0, #2
 800229e:	f001 f803 	bl	80032a8 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 80022a2:	2164      	movs	r1, #100	; 0x64
 80022a4:	4846      	ldr	r0, [pc, #280]	; (80023c0 <main+0x688>)
 80022a6:	f001 f9d5 	bl	8003654 <HAL_ADC_PollForConversion>
	  adc_buffer[2]=HAL_ADC_GetValue(&hadc2);
 80022aa:	4845      	ldr	r0, [pc, #276]	; (80023c0 <main+0x688>)
 80022ac:	f001 fad8 	bl	8003860 <HAL_ADC_GetValue>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4a44      	ldr	r2, [pc, #272]	; (80023c4 <main+0x68c>)
 80022b4:	6093      	str	r3, [r2, #8]
	  voltage_buffer[2]=adc_value_to_voltage(adc_buffer[2]);
 80022b6:	4b43      	ldr	r3, [pc, #268]	; (80023c4 <main+0x68c>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff f9cf 	bl	8001660 <adc_value_to_voltage>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4a40      	ldr	r2, [pc, #256]	; (80023c8 <main+0x690>)
 80022c6:	6093      	str	r3, [r2, #8]
	  HAL_ADC_Stop(&hadc2);
 80022c8:	483d      	ldr	r0, [pc, #244]	; (80023c0 <main+0x688>)
 80022ca:	f001 f997 	bl	80035fc <HAL_ADC_Stop>
	  HAL_Delay(2);
 80022ce:	2002      	movs	r0, #2
 80022d0:	f000 ffea 	bl	80032a8 <HAL_Delay>





	  ssd1306_SetCursor(0, 0);
 80022d4:	2100      	movs	r1, #0
 80022d6:	2000      	movs	r0, #0
 80022d8:	f000 fcfe 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferConduct,"Cond %.2fV %.f",final_average_cond,conductivity);
 80022dc:	4b3b      	ldr	r3, [pc, #236]	; (80023cc <main+0x694>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe f8a1 	bl	8000428 <__aeabi_f2d>
 80022e6:	4604      	mov	r4, r0
 80022e8:	460d      	mov	r5, r1
 80022ea:	4b39      	ldr	r3, [pc, #228]	; (80023d0 <main+0x698>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe f89a 	bl	8000428 <__aeabi_f2d>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	e9cd 2300 	strd	r2, r3, [sp]
 80022fc:	4622      	mov	r2, r4
 80022fe:	462b      	mov	r3, r5
 8002300:	4934      	ldr	r1, [pc, #208]	; (80023d4 <main+0x69c>)
 8002302:	4835      	ldr	r0, [pc, #212]	; (80023d8 <main+0x6a0>)
 8002304:	f004 fb64 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferConduct,Font_6x8,1);
 8002308:	4a34      	ldr	r2, [pc, #208]	; (80023dc <main+0x6a4>)
 800230a:	2301      	movs	r3, #1
 800230c:	ca06      	ldmia	r2, {r1, r2}
 800230e:	4832      	ldr	r0, [pc, #200]	; (80023d8 <main+0x6a0>)
 8002310:	f000 fcbc 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 11);
 8002314:	210b      	movs	r1, #11
 8002316:	2000      	movs	r0, #0
 8002318:	f000 fcde 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferMoist,"Moist %.1fV %.1f%%",av_moist_sum,percentage_moist2);
 800231c:	4b30      	ldr	r3, [pc, #192]	; (80023e0 <main+0x6a8>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe f881 	bl	8000428 <__aeabi_f2d>
 8002326:	4604      	mov	r4, r0
 8002328:	460d      	mov	r5, r1
 800232a:	4b23      	ldr	r3, [pc, #140]	; (80023b8 <main+0x680>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f87a 	bl	8000428 <__aeabi_f2d>
 8002334:	4602      	mov	r2, r0
 8002336:	460b      	mov	r3, r1
 8002338:	e9cd 2300 	strd	r2, r3, [sp]
 800233c:	4622      	mov	r2, r4
 800233e:	462b      	mov	r3, r5
 8002340:	4928      	ldr	r1, [pc, #160]	; (80023e4 <main+0x6ac>)
 8002342:	4829      	ldr	r0, [pc, #164]	; (80023e8 <main+0x6b0>)
 8002344:	f004 fb44 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferMoist,Font_6x8,1);
 8002348:	4a24      	ldr	r2, [pc, #144]	; (80023dc <main+0x6a4>)
 800234a:	2301      	movs	r3, #1
 800234c:	ca06      	ldmia	r2, {r1, r2}
 800234e:	4826      	ldr	r0, [pc, #152]	; (80023e8 <main+0x6b0>)
 8002350:	f000 fc9c 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 21);
 8002354:	2115      	movs	r1, #21
 8002356:	2000      	movs	r0, #0
 8002358:	f000 fcbe 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferTemp,"Temp MCU %.2fV",voltage_buffer[2]);
 800235c:	4b1a      	ldr	r3, [pc, #104]	; (80023c8 <main+0x690>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe f861 	bl	8000428 <__aeabi_f2d>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4920      	ldr	r1, [pc, #128]	; (80023ec <main+0x6b4>)
 800236c:	4820      	ldr	r0, [pc, #128]	; (80023f0 <main+0x6b8>)
 800236e:	f004 fb2f 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferTemp,Font_6x8,1);
 8002372:	4a1a      	ldr	r2, [pc, #104]	; (80023dc <main+0x6a4>)
 8002374:	2301      	movs	r3, #1
 8002376:	ca06      	ldmia	r2, {r1, r2}
 8002378:	481d      	ldr	r0, [pc, #116]	; (80023f0 <main+0x6b8>)
 800237a:	f000 fc87 	bl	8002c8c <ssd1306_WriteString>
	  ssd1306_SetCursor(0, 31);
 800237e:	211f      	movs	r1, #31
 8002380:	2000      	movs	r0, #0
 8002382:	f000 fca9 	bl	8002cd8 <ssd1306_SetCursor>
	  sprintf(bufferDs18b20,"ds18b20 %.2fC",Temp);
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <main+0x684>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f84c 	bl	8000428 <__aeabi_f2d>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4917      	ldr	r1, [pc, #92]	; (80023f4 <main+0x6bc>)
 8002396:	4818      	ldr	r0, [pc, #96]	; (80023f8 <main+0x6c0>)
 8002398:	f004 fb1a 	bl	80069d0 <siprintf>
	  ssd1306_WriteString(bufferDs18b20,Font_6x8,1);
 800239c:	4a0f      	ldr	r2, [pc, #60]	; (80023dc <main+0x6a4>)
 800239e:	2301      	movs	r3, #1
 80023a0:	ca06      	ldmia	r2, {r1, r2}
 80023a2:	4815      	ldr	r0, [pc, #84]	; (80023f8 <main+0x6c0>)
 80023a4:	f000 fc72 	bl	8002c8c <ssd1306_WriteString>

	  Set_SENSE();
 80023a8:	f7ff fb62 	bl	8001a70 <Set_SENSE>
	  Set_counterFREQ_ssd1306();
 80023ac:	f7ff fc1a 	bl	8001be4 <Set_counterFREQ_ssd1306>
	  ssd1306_UpdateScreen();
 80023b0:	f000 fb6a 	bl	8002a88 <ssd1306_UpdateScreen>
  {
 80023b4:	e512      	b.n	8001ddc <main+0xa4>
 80023b6:	bf00      	nop
 80023b8:	200003dc 	.word	0x200003dc
 80023bc:	200003e0 	.word	0x200003e0
 80023c0:	20000214 	.word	0x20000214
 80023c4:	20000afc 	.word	0x20000afc
 80023c8:	20000b0c 	.word	0x20000b0c
 80023cc:	200003c8 	.word	0x200003c8
 80023d0:	200003d0 	.word	0x200003d0
 80023d4:	08008e64 	.word	0x08008e64
 80023d8:	200003f0 	.word	0x200003f0
 80023dc:	2000000c 	.word	0x2000000c
 80023e0:	200003c4 	.word	0x200003c4
 80023e4:	08008e74 	.word	0x08008e74
 80023e8:	200004b8 	.word	0x200004b8
 80023ec:	08008e88 	.word	0x08008e88
 80023f0:	20000580 	.word	0x20000580
 80023f4:	08008e98 	.word	0x08008e98
 80023f8:	20000648 	.word	0x20000648

080023fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b094      	sub	sp, #80	; 0x50
 8002400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002406:	2228      	movs	r2, #40	; 0x28
 8002408:	2100      	movs	r1, #0
 800240a:	4618      	mov	r0, r3
 800240c:	f004 fb5d 	bl	8006aca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800242c:	2301      	movs	r3, #1
 800242e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002436:	2300      	movs	r3, #0
 8002438:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800243a:	2301      	movs	r3, #1
 800243c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800243e:	2302      	movs	r3, #2
 8002440:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002442:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002446:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002448:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800244c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800244e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002452:	4618      	mov	r0, r3
 8002454:	f002 fb12 	bl	8004a7c <HAL_RCC_OscConfig>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800245e:	f000 fa53 	bl	8002908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002462:	230f      	movs	r3, #15
 8002464:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002466:	2302      	movs	r3, #2
 8002468:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800246a:	2300      	movs	r3, #0
 800246c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800246e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002472:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	2102      	movs	r1, #2
 800247e:	4618      	mov	r0, r3
 8002480:	f002 fd7e 	bl	8004f80 <HAL_RCC_ClockConfig>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800248a:	f000 fa3d 	bl	8002908 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800248e:	2302      	movs	r3, #2
 8002490:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002496:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002498:	1d3b      	adds	r3, r7, #4
 800249a:	4618      	mov	r0, r3
 800249c:	f002 fefe 	bl	800529c <HAL_RCCEx_PeriphCLKConfig>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80024a6:	f000 fa2f 	bl	8002908 <Error_Handler>
  }
}
 80024aa:	bf00      	nop
 80024ac:	3750      	adds	r7, #80	; 0x50
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024ba:	1d3b      	adds	r3, r7, #4
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <MX_ADC2_Init+0x58>)
 80024c6:	4a12      	ldr	r2, [pc, #72]	; (8002510 <MX_ADC2_Init+0x5c>)
 80024c8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80024ca:	4b10      	ldr	r3, [pc, #64]	; (800250c <MX_ADC2_Init+0x58>)
 80024cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024d0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <MX_ADC2_Init+0x58>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80024d8:	4b0c      	ldr	r3, [pc, #48]	; (800250c <MX_ADC2_Init+0x58>)
 80024da:	2200      	movs	r2, #0
 80024dc:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80024de:	4b0b      	ldr	r3, [pc, #44]	; (800250c <MX_ADC2_Init+0x58>)
 80024e0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80024e4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <MX_ADC2_Init+0x58>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80024ec:	4b07      	ldr	r3, [pc, #28]	; (800250c <MX_ADC2_Init+0x58>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80024f2:	4806      	ldr	r0, [pc, #24]	; (800250c <MX_ADC2_Init+0x58>)
 80024f4:	f000 fefc 	bl	80032f0 <HAL_ADC_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_ADC2_Init+0x4e>
  {
    Error_Handler();
 80024fe:	f000 fa03 	bl	8002908 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000214 	.word	0x20000214
 8002510:	40012800 	.word	0x40012800

08002514 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002518:	4b12      	ldr	r3, [pc, #72]	; (8002564 <MX_I2C1_Init+0x50>)
 800251a:	4a13      	ldr	r2, [pc, #76]	; (8002568 <MX_I2C1_Init+0x54>)
 800251c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_I2C1_Init+0x50>)
 8002520:	4a12      	ldr	r2, [pc, #72]	; (800256c <MX_I2C1_Init+0x58>)
 8002522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002524:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <MX_I2C1_Init+0x50>)
 8002526:	2200      	movs	r2, #0
 8002528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_I2C1_Init+0x50>)
 800252c:	2200      	movs	r2, #0
 800252e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_I2C1_Init+0x50>)
 8002532:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002538:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <MX_I2C1_Init+0x50>)
 800253a:	2200      	movs	r2, #0
 800253c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_I2C1_Init+0x50>)
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <MX_I2C1_Init+0x50>)
 8002546:	2200      	movs	r2, #0
 8002548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800254a:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_I2C1_Init+0x50>)
 800254c:	2200      	movs	r2, #0
 800254e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002550:	4804      	ldr	r0, [pc, #16]	; (8002564 <MX_I2C1_Init+0x50>)
 8002552:	f001 fde7 	bl	8004124 <HAL_I2C_Init>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800255c:	f000 f9d4 	bl	8002908 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000244 	.word	0x20000244
 8002568:	40005400 	.word	0x40005400
 800256c:	000186a0 	.word	0x000186a0

08002570 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002576:	f107 0308 	add.w	r3, r7, #8
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	605a      	str	r2, [r3, #4]
 8002580:	609a      	str	r2, [r3, #8]
 8002582:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002584:	463b      	mov	r3, r7
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800258c:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <MX_TIM1_Init+0x98>)
 800258e:	4a1f      	ldr	r2, [pc, #124]	; (800260c <MX_TIM1_Init+0x9c>)
 8002590:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002592:	4b1d      	ldr	r3, [pc, #116]	; (8002608 <MX_TIM1_Init+0x98>)
 8002594:	2247      	movs	r2, #71	; 0x47
 8002596:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002598:	4b1b      	ldr	r3, [pc, #108]	; (8002608 <MX_TIM1_Init+0x98>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800259e:	4b1a      	ldr	r3, [pc, #104]	; (8002608 <MX_TIM1_Init+0x98>)
 80025a0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80025a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a6:	4b18      	ldr	r3, [pc, #96]	; (8002608 <MX_TIM1_Init+0x98>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025ac:	4b16      	ldr	r3, [pc, #88]	; (8002608 <MX_TIM1_Init+0x98>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025b2:	4b15      	ldr	r3, [pc, #84]	; (8002608 <MX_TIM1_Init+0x98>)
 80025b4:	2280      	movs	r2, #128	; 0x80
 80025b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025b8:	4813      	ldr	r0, [pc, #76]	; (8002608 <MX_TIM1_Init+0x98>)
 80025ba:	f002 ffdb 	bl	8005574 <HAL_TIM_Base_Init>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80025c4:	f000 f9a0 	bl	8002908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025ce:	f107 0308 	add.w	r3, r7, #8
 80025d2:	4619      	mov	r1, r3
 80025d4:	480c      	ldr	r0, [pc, #48]	; (8002608 <MX_TIM1_Init+0x98>)
 80025d6:	f003 fa63 	bl	8005aa0 <HAL_TIM_ConfigClockSource>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80025e0:	f000 f992 	bl	8002908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e4:	2300      	movs	r3, #0
 80025e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e8:	2300      	movs	r3, #0
 80025ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025ec:	463b      	mov	r3, r7
 80025ee:	4619      	mov	r1, r3
 80025f0:	4805      	ldr	r0, [pc, #20]	; (8002608 <MX_TIM1_Init+0x98>)
 80025f2:	f003 fc5d 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80025fc:	f000 f984 	bl	8002908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002600:	bf00      	nop
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	20000298 	.word	0x20000298
 800260c:	40012c00 	.word	0x40012c00

08002610 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002616:	f107 0308 	add.w	r3, r7, #8
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	605a      	str	r2, [r3, #4]
 8002620:	609a      	str	r2, [r3, #8]
 8002622:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002624:	463b      	mov	r3, r7
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800262c:	4b1d      	ldr	r3, [pc, #116]	; (80026a4 <MX_TIM2_Init+0x94>)
 800262e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002632:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002634:	4b1b      	ldr	r3, [pc, #108]	; (80026a4 <MX_TIM2_Init+0x94>)
 8002636:	2247      	movs	r2, #71	; 0x47
 8002638:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800263a:	4b1a      	ldr	r3, [pc, #104]	; (80026a4 <MX_TIM2_Init+0x94>)
 800263c:	2200      	movs	r2, #0
 800263e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535-1;
 8002640:	4b18      	ldr	r3, [pc, #96]	; (80026a4 <MX_TIM2_Init+0x94>)
 8002642:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002646:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002648:	4b16      	ldr	r3, [pc, #88]	; (80026a4 <MX_TIM2_Init+0x94>)
 800264a:	2200      	movs	r2, #0
 800264c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800264e:	4b15      	ldr	r3, [pc, #84]	; (80026a4 <MX_TIM2_Init+0x94>)
 8002650:	2280      	movs	r2, #128	; 0x80
 8002652:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002654:	4813      	ldr	r0, [pc, #76]	; (80026a4 <MX_TIM2_Init+0x94>)
 8002656:	f002 ff8d 	bl	8005574 <HAL_TIM_Base_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002660:	f000 f952 	bl	8002908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002668:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800266a:	f107 0308 	add.w	r3, r7, #8
 800266e:	4619      	mov	r1, r3
 8002670:	480c      	ldr	r0, [pc, #48]	; (80026a4 <MX_TIM2_Init+0x94>)
 8002672:	f003 fa15 	bl	8005aa0 <HAL_TIM_ConfigClockSource>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800267c:	f000 f944 	bl	8002908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002680:	2300      	movs	r3, #0
 8002682:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002688:	463b      	mov	r3, r7
 800268a:	4619      	mov	r1, r3
 800268c:	4805      	ldr	r0, [pc, #20]	; (80026a4 <MX_TIM2_Init+0x94>)
 800268e:	f003 fc0f 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002698:	f000 f936 	bl	8002908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800269c:	bf00      	nop
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	200002e0 	.word	0x200002e0

080026a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ae:	f107 0308 	add.w	r3, r7, #8
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026bc:	463b      	mov	r3, r7
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026c4:	4b1d      	ldr	r3, [pc, #116]	; (800273c <MX_TIM3_Init+0x94>)
 80026c6:	4a1e      	ldr	r2, [pc, #120]	; (8002740 <MX_TIM3_Init+0x98>)
 80026c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80026ca:	4b1c      	ldr	r3, [pc, #112]	; (800273c <MX_TIM3_Init+0x94>)
 80026cc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80026d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d2:	4b1a      	ldr	r3, [pc, #104]	; (800273c <MX_TIM3_Init+0x94>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 80026d8:	4b18      	ldr	r3, [pc, #96]	; (800273c <MX_TIM3_Init+0x94>)
 80026da:	220a      	movs	r2, #10
 80026dc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026de:	4b17      	ldr	r3, [pc, #92]	; (800273c <MX_TIM3_Init+0x94>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026e4:	4b15      	ldr	r3, [pc, #84]	; (800273c <MX_TIM3_Init+0x94>)
 80026e6:	2280      	movs	r2, #128	; 0x80
 80026e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80026ea:	4814      	ldr	r0, [pc, #80]	; (800273c <MX_TIM3_Init+0x94>)
 80026ec:	f002 ff42 	bl	8005574 <HAL_TIM_Base_Init>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80026f6:	f000 f907 	bl	8002908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	4619      	mov	r1, r3
 8002706:	480d      	ldr	r0, [pc, #52]	; (800273c <MX_TIM3_Init+0x94>)
 8002708:	f003 f9ca 	bl	8005aa0 <HAL_TIM_ConfigClockSource>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002712:	f000 f8f9 	bl	8002908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002716:	2300      	movs	r3, #0
 8002718:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800271e:	463b      	mov	r3, r7
 8002720:	4619      	mov	r1, r3
 8002722:	4806      	ldr	r0, [pc, #24]	; (800273c <MX_TIM3_Init+0x94>)
 8002724:	f003 fbc4 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800272e:	f000 f8eb 	bl	8002908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002732:	bf00      	nop
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000328 	.word	0x20000328
 8002740:	40000400 	.word	0x40000400

08002744 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800274a:	f107 0308 	add.w	r3, r7, #8
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	605a      	str	r2, [r3, #4]
 8002754:	609a      	str	r2, [r3, #8]
 8002756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002758:	463b      	mov	r3, r7
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002760:	4b22      	ldr	r3, [pc, #136]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002762:	4a23      	ldr	r2, [pc, #140]	; (80027f0 <MX_TIM4_Init+0xac>)
 8002764:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 47999;
 8002766:	4b21      	ldr	r3, [pc, #132]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002768:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 800276c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800276e:	4b1f      	ldr	r3, [pc, #124]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 255;
 8002774:	4b1d      	ldr	r3, [pc, #116]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002776:	22ff      	movs	r2, #255	; 0xff
 8002778:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <MX_TIM4_Init+0xa8>)
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002780:	4b1a      	ldr	r3, [pc, #104]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002782:	2280      	movs	r2, #128	; 0x80
 8002784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002786:	4819      	ldr	r0, [pc, #100]	; (80027ec <MX_TIM4_Init+0xa8>)
 8002788:	f002 fef4 	bl	8005574 <HAL_TIM_Base_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002792:	f000 f8b9 	bl	8002908 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800279a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800279c:	f107 0308 	add.w	r3, r7, #8
 80027a0:	4619      	mov	r1, r3
 80027a2:	4812      	ldr	r0, [pc, #72]	; (80027ec <MX_TIM4_Init+0xa8>)
 80027a4:	f003 f97c 	bl	8005aa0 <HAL_TIM_ConfigClockSource>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80027ae:	f000 f8ab 	bl	8002908 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027ba:	463b      	mov	r3, r7
 80027bc:	4619      	mov	r1, r3
 80027be:	480b      	ldr	r0, [pc, #44]	; (80027ec <MX_TIM4_Init+0xa8>)
 80027c0:	f003 fb76 	bl	8005eb0 <HAL_TIMEx_MasterConfigSynchronization>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80027ca:	f000 f89d 	bl	8002908 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80027ce:	2100      	movs	r1, #0
 80027d0:	4806      	ldr	r0, [pc, #24]	; (80027ec <MX_TIM4_Init+0xa8>)
 80027d2:	f002 ffbb 	bl	800574c <HAL_TIM_PWM_Start>
  HAL_Delay(100); // Introduce a delay (adjust as needed)
 80027d6:	2064      	movs	r0, #100	; 0x64
 80027d8:	f000 fd66 	bl	80032a8 <HAL_Delay>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80027dc:	2104      	movs	r1, #4
 80027de:	4803      	ldr	r0, [pc, #12]	; (80027ec <MX_TIM4_Init+0xa8>)
 80027e0:	f002 ffb4 	bl	800574c <HAL_TIM_PWM_Start>
  /* USER CODE END TIM4_Init 2 */

}
 80027e4:	bf00      	nop
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000370 	.word	0x20000370
 80027f0:	40000800 	.word	0x40000800

080027f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b088      	sub	sp, #32
 80027f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002808:	4b3c      	ldr	r3, [pc, #240]	; (80028fc <MX_GPIO_Init+0x108>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a3b      	ldr	r2, [pc, #236]	; (80028fc <MX_GPIO_Init+0x108>)
 800280e:	f043 0320 	orr.w	r3, r3, #32
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b39      	ldr	r3, [pc, #228]	; (80028fc <MX_GPIO_Init+0x108>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002820:	4b36      	ldr	r3, [pc, #216]	; (80028fc <MX_GPIO_Init+0x108>)
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	4a35      	ldr	r2, [pc, #212]	; (80028fc <MX_GPIO_Init+0x108>)
 8002826:	f043 0310 	orr.w	r3, r3, #16
 800282a:	6193      	str	r3, [r2, #24]
 800282c:	4b33      	ldr	r3, [pc, #204]	; (80028fc <MX_GPIO_Init+0x108>)
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002838:	4b30      	ldr	r3, [pc, #192]	; (80028fc <MX_GPIO_Init+0x108>)
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	4a2f      	ldr	r2, [pc, #188]	; (80028fc <MX_GPIO_Init+0x108>)
 800283e:	f043 0304 	orr.w	r3, r3, #4
 8002842:	6193      	str	r3, [r2, #24]
 8002844:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <MX_GPIO_Init+0x108>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	607b      	str	r3, [r7, #4]
 800284e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002850:	4b2a      	ldr	r3, [pc, #168]	; (80028fc <MX_GPIO_Init+0x108>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4a29      	ldr	r2, [pc, #164]	; (80028fc <MX_GPIO_Init+0x108>)
 8002856:	f043 0308 	orr.w	r3, r3, #8
 800285a:	6193      	str	r3, [r2, #24]
 800285c:	4b27      	ldr	r3, [pc, #156]	; (80028fc <MX_GPIO_Init+0x108>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	603b      	str	r3, [r7, #0]
 8002866:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8002868:	2200      	movs	r2, #0
 800286a:	21c8      	movs	r1, #200	; 0xc8
 800286c:	4824      	ldr	r0, [pc, #144]	; (8002900 <MX_GPIO_Init+0x10c>)
 800286e:	f001 fc40 	bl	80040f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 SET_1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|SET_1_Pin;
 8002872:	234c      	movs	r3, #76	; 0x4c
 8002874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800287a:	2302      	movs	r3, #2
 800287c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800287e:	f107 0310 	add.w	r3, r7, #16
 8002882:	4619      	mov	r1, r3
 8002884:	481f      	ldr	r0, [pc, #124]	; (8002904 <MX_GPIO_Init+0x110>)
 8002886:	f001 fa99 	bl	8003dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_1000_Pin SET_100_Pin SET_10_Pin */
  GPIO_InitStruct.Pin = SET_1000_Pin|SET_100_Pin|SET_10_Pin;
 800288a:	2307      	movs	r3, #7
 800288c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002892:	2302      	movs	r3, #2
 8002894:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002896:	f107 0310 	add.w	r3, r7, #16
 800289a:	4619      	mov	r1, r3
 800289c:	4818      	ldr	r0, [pc, #96]	; (8002900 <MX_GPIO_Init+0x10c>)
 800289e:	f001 fa8d 	bl	8003dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028a2:	2308      	movs	r3, #8
 80028a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a6:	2301      	movs	r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ae:	2303      	movs	r3, #3
 80028b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b2:	f107 0310 	add.w	r3, r7, #16
 80028b6:	4619      	mov	r1, r3
 80028b8:	4811      	ldr	r0, [pc, #68]	; (8002900 <MX_GPIO_Init+0x10c>)
 80028ba:	f001 fa7f 	bl	8003dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028be:	23c0      	movs	r3, #192	; 0xc0
 80028c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c2:	2301      	movs	r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ce:	f107 0310 	add.w	r3, r7, #16
 80028d2:	4619      	mov	r1, r3
 80028d4:	480a      	ldr	r0, [pc, #40]	; (8002900 <MX_GPIO_Init+0x10c>)
 80028d6:	f001 fa71 	bl	8003dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028da:	2308      	movs	r3, #8
 80028dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; // Alternate function push-pull
 80028de:	2302      	movs	r3, #2
 80028e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028e2:	2303      	movs	r3, #3
 80028e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e6:	f107 0310 	add.w	r3, r7, #16
 80028ea:	4619      	mov	r1, r3
 80028ec:	4804      	ldr	r0, [pc, #16]	; (8002900 <MX_GPIO_Init+0x10c>)
 80028ee:	f001 fa65 	bl	8003dbc <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 80028f2:	bf00      	nop
 80028f4:	3720      	adds	r7, #32
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	40010c00 	.word	0x40010c00
 8002904:	40011000 	.word	0x40011000

08002908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800290c:	b672      	cpsid	i
}
 800290e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002910:	e7fe      	b.n	8002910 <Error_Handler+0x8>

08002912 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002912:	b480      	push	{r7}
 8002914:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002916:	bf00      	nop
 8002918:	46bd      	mov	sp, r7
 800291a:	bc80      	pop	{r7}
 800291c:	4770      	bx	lr
	...

08002920 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af04      	add	r7, sp, #16
 8002926:	4603      	mov	r3, r0
 8002928:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800292a:	f04f 33ff 	mov.w	r3, #4294967295
 800292e:	9302      	str	r3, [sp, #8]
 8002930:	2301      	movs	r3, #1
 8002932:	9301      	str	r3, [sp, #4]
 8002934:	1dfb      	adds	r3, r7, #7
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	2301      	movs	r3, #1
 800293a:	2200      	movs	r2, #0
 800293c:	2178      	movs	r1, #120	; 0x78
 800293e:	4803      	ldr	r0, [pc, #12]	; (800294c <ssd1306_WriteCommand+0x2c>)
 8002940:	f001 fd34 	bl	80043ac <HAL_I2C_Mem_Write>
}
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000244 	.word	0x20000244

08002950 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af04      	add	r7, sp, #16
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	b29b      	uxth	r3, r3
 800295e:	f04f 32ff 	mov.w	r2, #4294967295
 8002962:	9202      	str	r2, [sp, #8]
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	2301      	movs	r3, #1
 800296c:	2240      	movs	r2, #64	; 0x40
 800296e:	2178      	movs	r1, #120	; 0x78
 8002970:	4803      	ldr	r0, [pc, #12]	; (8002980 <ssd1306_WriteData+0x30>)
 8002972:	f001 fd1b 	bl	80043ac <HAL_I2C_Mem_Write>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000244 	.word	0x20000244

08002984 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002988:	f7ff ffc3 	bl	8002912 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800298c:	2064      	movs	r0, #100	; 0x64
 800298e:	f000 fc8b 	bl	80032a8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002992:	2000      	movs	r0, #0
 8002994:	f000 f9cc 	bl	8002d30 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002998:	2020      	movs	r0, #32
 800299a:	f7ff ffc1 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800299e:	2000      	movs	r0, #0
 80029a0:	f7ff ffbe 	bl	8002920 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80029a4:	20b0      	movs	r0, #176	; 0xb0
 80029a6:	f7ff ffbb 	bl	8002920 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80029aa:	20c8      	movs	r0, #200	; 0xc8
 80029ac:	f7ff ffb8 	bl	8002920 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80029b0:	2000      	movs	r0, #0
 80029b2:	f7ff ffb5 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80029b6:	2010      	movs	r0, #16
 80029b8:	f7ff ffb2 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80029bc:	2040      	movs	r0, #64	; 0x40
 80029be:	f7ff ffaf 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80029c2:	20ff      	movs	r0, #255	; 0xff
 80029c4:	f000 f9a0 	bl	8002d08 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80029c8:	20a1      	movs	r0, #161	; 0xa1
 80029ca:	f7ff ffa9 	bl	8002920 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80029ce:	20a6      	movs	r0, #166	; 0xa6
 80029d0:	f7ff ffa6 	bl	8002920 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80029d4:	20a8      	movs	r0, #168	; 0xa8
 80029d6:	f7ff ffa3 	bl	8002920 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80029da:	203f      	movs	r0, #63	; 0x3f
 80029dc:	f7ff ffa0 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80029e0:	20a4      	movs	r0, #164	; 0xa4
 80029e2:	f7ff ff9d 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80029e6:	20d3      	movs	r0, #211	; 0xd3
 80029e8:	f7ff ff9a 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80029ec:	2000      	movs	r0, #0
 80029ee:	f7ff ff97 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80029f2:	20d5      	movs	r0, #213	; 0xd5
 80029f4:	f7ff ff94 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80029f8:	20f0      	movs	r0, #240	; 0xf0
 80029fa:	f7ff ff91 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80029fe:	20d9      	movs	r0, #217	; 0xd9
 8002a00:	f7ff ff8e 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002a04:	2022      	movs	r0, #34	; 0x22
 8002a06:	f7ff ff8b 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002a0a:	20da      	movs	r0, #218	; 0xda
 8002a0c:	f7ff ff88 	bl	8002920 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002a10:	2012      	movs	r0, #18
 8002a12:	f7ff ff85 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002a16:	20db      	movs	r0, #219	; 0xdb
 8002a18:	f7ff ff82 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002a1c:	2020      	movs	r0, #32
 8002a1e:	f7ff ff7f 	bl	8002920 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002a22:	208d      	movs	r0, #141	; 0x8d
 8002a24:	f7ff ff7c 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002a28:	2014      	movs	r0, #20
 8002a2a:	f7ff ff79 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002a2e:	2001      	movs	r0, #1
 8002a30:	f000 f97e 	bl	8002d30 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002a34:	2000      	movs	r0, #0
 8002a36:	f000 f80f 	bl	8002a58 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002a3a:	f000 f825 	bl	8002a88 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002a3e:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <ssd1306_Init+0xd0>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <ssd1306_Init+0xd0>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002a4a:	4b02      	ldr	r3, [pc, #8]	; (8002a54 <ssd1306_Init+0xd0>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	711a      	strb	r2, [r3, #4]
}
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000f20 	.word	0x20000f20

08002a58 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d101      	bne.n	8002a6c <ssd1306_Fill+0x14>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	e000      	b.n	8002a6e <ssd1306_Fill+0x16>
 8002a6c:	23ff      	movs	r3, #255	; 0xff
 8002a6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a72:	4619      	mov	r1, r3
 8002a74:	4803      	ldr	r0, [pc, #12]	; (8002a84 <ssd1306_Fill+0x2c>)
 8002a76:	f004 f828 	bl	8006aca <memset>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000b20 	.word	0x20000b20

08002a88 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002a8e:	2300      	movs	r3, #0
 8002a90:	71fb      	strb	r3, [r7, #7]
 8002a92:	e016      	b.n	8002ac2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	3b50      	subs	r3, #80	; 0x50
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff40 	bl	8002920 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	f7ff ff3d 	bl	8002920 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002aa6:	2010      	movs	r0, #16
 8002aa8:	f7ff ff3a 	bl	8002920 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	01db      	lsls	r3, r3, #7
 8002ab0:	4a08      	ldr	r2, [pc, #32]	; (8002ad4 <ssd1306_UpdateScreen+0x4c>)
 8002ab2:	4413      	add	r3, r2
 8002ab4:	2180      	movs	r1, #128	; 0x80
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff ff4a 	bl	8002950 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	71fb      	strb	r3, [r7, #7]
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	2b07      	cmp	r3, #7
 8002ac6:	d9e5      	bls.n	8002a94 <ssd1306_UpdateScreen+0xc>
    }
}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	20000b20 	.word	0x20000b20

08002ad8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	71bb      	strb	r3, [r7, #6]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	db3d      	blt.n	8002b6e <ssd1306_DrawPixel+0x96>
 8002af2:	79bb      	ldrb	r3, [r7, #6]
 8002af4:	2b3f      	cmp	r3, #63	; 0x3f
 8002af6:	d83a      	bhi.n	8002b6e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002af8:	797b      	ldrb	r3, [r7, #5]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d11a      	bne.n	8002b34 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002afe:	79fa      	ldrb	r2, [r7, #7]
 8002b00:	79bb      	ldrb	r3, [r7, #6]
 8002b02:	08db      	lsrs	r3, r3, #3
 8002b04:	b2d8      	uxtb	r0, r3
 8002b06:	4603      	mov	r3, r0
 8002b08:	01db      	lsls	r3, r3, #7
 8002b0a:	4413      	add	r3, r2
 8002b0c:	4a1a      	ldr	r2, [pc, #104]	; (8002b78 <ssd1306_DrawPixel+0xa0>)
 8002b0e:	5cd3      	ldrb	r3, [r2, r3]
 8002b10:	b25a      	sxtb	r2, r3
 8002b12:	79bb      	ldrb	r3, [r7, #6]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	2101      	movs	r1, #1
 8002b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b1e:	b25b      	sxtb	r3, r3
 8002b20:	4313      	orrs	r3, r2
 8002b22:	b259      	sxtb	r1, r3
 8002b24:	79fa      	ldrb	r2, [r7, #7]
 8002b26:	4603      	mov	r3, r0
 8002b28:	01db      	lsls	r3, r3, #7
 8002b2a:	4413      	add	r3, r2
 8002b2c:	b2c9      	uxtb	r1, r1
 8002b2e:	4a12      	ldr	r2, [pc, #72]	; (8002b78 <ssd1306_DrawPixel+0xa0>)
 8002b30:	54d1      	strb	r1, [r2, r3]
 8002b32:	e01d      	b.n	8002b70 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002b34:	79fa      	ldrb	r2, [r7, #7]
 8002b36:	79bb      	ldrb	r3, [r7, #6]
 8002b38:	08db      	lsrs	r3, r3, #3
 8002b3a:	b2d8      	uxtb	r0, r3
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	01db      	lsls	r3, r3, #7
 8002b40:	4413      	add	r3, r2
 8002b42:	4a0d      	ldr	r2, [pc, #52]	; (8002b78 <ssd1306_DrawPixel+0xa0>)
 8002b44:	5cd3      	ldrb	r3, [r2, r3]
 8002b46:	b25a      	sxtb	r2, r3
 8002b48:	79bb      	ldrb	r3, [r7, #6]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	2101      	movs	r1, #1
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	b25b      	sxtb	r3, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	b25b      	sxtb	r3, r3
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	b259      	sxtb	r1, r3
 8002b5e:	79fa      	ldrb	r2, [r7, #7]
 8002b60:	4603      	mov	r3, r0
 8002b62:	01db      	lsls	r3, r3, #7
 8002b64:	4413      	add	r3, r2
 8002b66:	b2c9      	uxtb	r1, r1
 8002b68:	4a03      	ldr	r2, [pc, #12]	; (8002b78 <ssd1306_DrawPixel+0xa0>)
 8002b6a:	54d1      	strb	r1, [r2, r3]
 8002b6c:	e000      	b.n	8002b70 <ssd1306_DrawPixel+0x98>
        return;
 8002b6e:	bf00      	nop
    }
}
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr
 8002b78:	20000b20 	.word	0x20000b20

08002b7c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002b7c:	b590      	push	{r4, r7, lr}
 8002b7e:	b089      	sub	sp, #36	; 0x24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	4604      	mov	r4, r0
 8002b84:	1d38      	adds	r0, r7, #4
 8002b86:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	4623      	mov	r3, r4
 8002b8e:	73fb      	strb	r3, [r7, #15]
 8002b90:	4613      	mov	r3, r2
 8002b92:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002b94:	7bfb      	ldrb	r3, [r7, #15]
 8002b96:	2b1f      	cmp	r3, #31
 8002b98:	d902      	bls.n	8002ba0 <ssd1306_WriteChar+0x24>
 8002b9a:	7bfb      	ldrb	r3, [r7, #15]
 8002b9c:	2b7e      	cmp	r3, #126	; 0x7e
 8002b9e:	d901      	bls.n	8002ba4 <ssd1306_WriteChar+0x28>
        return 0;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	e06d      	b.n	8002c80 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002ba4:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	793b      	ldrb	r3, [r7, #4]
 8002bac:	4413      	add	r3, r2
 8002bae:	2b80      	cmp	r3, #128	; 0x80
 8002bb0:	dc06      	bgt.n	8002bc0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002bb2:	4b35      	ldr	r3, [pc, #212]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002bb4:	885b      	ldrh	r3, [r3, #2]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	797b      	ldrb	r3, [r7, #5]
 8002bba:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002bbc:	2b40      	cmp	r3, #64	; 0x40
 8002bbe:	dd01      	ble.n	8002bc4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e05d      	b.n	8002c80 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	61fb      	str	r3, [r7, #28]
 8002bc8:	e04c      	b.n	8002c64 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	3b20      	subs	r3, #32
 8002bd0:	7979      	ldrb	r1, [r7, #5]
 8002bd2:	fb01 f303 	mul.w	r3, r1, r3
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	440b      	add	r3, r1
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	4413      	add	r3, r2
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002be4:	2300      	movs	r3, #0
 8002be6:	61bb      	str	r3, [r7, #24]
 8002be8:	e034      	b.n	8002c54 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d012      	beq.n	8002c20 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002bfa:	4b23      	ldr	r3, [pc, #140]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	4413      	add	r3, r2
 8002c06:	b2d8      	uxtb	r0, r3
 8002c08:	4b1f      	ldr	r3, [pc, #124]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002c0a:	885b      	ldrh	r3, [r3, #2]
 8002c0c:	b2da      	uxtb	r2, r3
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	4413      	add	r3, r2
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	7bba      	ldrb	r2, [r7, #14]
 8002c18:	4619      	mov	r1, r3
 8002c1a:	f7ff ff5d 	bl	8002ad8 <ssd1306_DrawPixel>
 8002c1e:	e016      	b.n	8002c4e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002c20:	4b19      	ldr	r3, [pc, #100]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	4413      	add	r3, r2
 8002c2c:	b2d8      	uxtb	r0, r3
 8002c2e:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002c30:	885b      	ldrh	r3, [r3, #2]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	4413      	add	r3, r2
 8002c3a:	b2d9      	uxtb	r1, r3
 8002c3c:	7bbb      	ldrb	r3, [r7, #14]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	bf0c      	ite	eq
 8002c42:	2301      	moveq	r3, #1
 8002c44:	2300      	movne	r3, #0
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	461a      	mov	r2, r3
 8002c4a:	f7ff ff45 	bl	8002ad8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	3301      	adds	r3, #1
 8002c52:	61bb      	str	r3, [r7, #24]
 8002c54:	793b      	ldrb	r3, [r7, #4]
 8002c56:	461a      	mov	r2, r3
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d3c5      	bcc.n	8002bea <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3301      	adds	r3, #1
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	797b      	ldrb	r3, [r7, #5]
 8002c66:	461a      	mov	r2, r3
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d3ad      	bcc.n	8002bca <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002c70:	881a      	ldrh	r2, [r3, #0]
 8002c72:	793b      	ldrb	r3, [r7, #4]
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	4413      	add	r3, r2
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <ssd1306_WriteChar+0x10c>)
 8002c7c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3724      	adds	r7, #36	; 0x24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd90      	pop	{r4, r7, pc}
 8002c88:	20000f20 	.word	0x20000f20

08002c8c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	1d38      	adds	r0, r7, #4
 8002c96:	e880 0006 	stmia.w	r0, {r1, r2}
 8002c9a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002c9c:	e012      	b.n	8002cc4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	7818      	ldrb	r0, [r3, #0]
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	1d3a      	adds	r2, r7, #4
 8002ca6:	ca06      	ldmia	r2, {r1, r2}
 8002ca8:	f7ff ff68 	bl	8002b7c <ssd1306_WriteChar>
 8002cac:	4603      	mov	r3, r0
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d002      	beq.n	8002cbe <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	e008      	b.n	8002cd0 <ssd1306_WriteString+0x44>
        }
        str++;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d1e8      	bne.n	8002c9e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	781b      	ldrb	r3, [r3, #0]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3710      	adds	r7, #16
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	460a      	mov	r2, r1
 8002ce2:	71fb      	strb	r3, [r7, #7]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	4b05      	ldr	r3, [pc, #20]	; (8002d04 <ssd1306_SetCursor+0x2c>)
 8002cee:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002cf0:	79bb      	ldrb	r3, [r7, #6]
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <ssd1306_SetCursor+0x2c>)
 8002cf6:	805a      	strh	r2, [r3, #2]
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	20000f20 	.word	0x20000f20

08002d08 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002d12:	2381      	movs	r3, #129	; 0x81
 8002d14:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fe01 	bl	8002920 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fdfd 	bl	8002920 <ssd1306_WriteCommand>
}
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002d40:	23af      	movs	r3, #175	; 0xaf
 8002d42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002d44:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <ssd1306_SetDisplayOn+0x38>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	715a      	strb	r2, [r3, #5]
 8002d4a:	e004      	b.n	8002d56 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002d4c:	23ae      	movs	r3, #174	; 0xae
 8002d4e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002d50:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <ssd1306_SetDisplayOn+0x38>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fde1 	bl	8002920 <ssd1306_WriteCommand>
}
 8002d5e:	bf00      	nop
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000f20 	.word	0x20000f20

08002d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d72:	4b15      	ldr	r3, [pc, #84]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	4a14      	ldr	r2, [pc, #80]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	6193      	str	r3, [r2, #24]
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60bb      	str	r3, [r7, #8]
 8002d88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d8a:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	4a0e      	ldr	r2, [pc, #56]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d94:	61d3      	str	r3, [r2, #28]
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <HAL_MspInit+0x5c>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d9e:	607b      	str	r3, [r7, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002da2:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <HAL_MspInit+0x60>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <HAL_MspInit+0x60>)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	3714      	adds	r7, #20
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bc80      	pop	{r7}
 8002dc6:	4770      	bx	lr
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	40010000 	.word	0x40010000

08002dd0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC2)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <HAL_ADC_MspInit+0x6c>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d121      	bne.n	8002e34 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a12      	ldr	r2, [pc, #72]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e08:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	4a0c      	ldr	r2, [pc, #48]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002e0e:	f043 0304 	orr.w	r3, r3, #4
 8002e12:	6193      	str	r3, [r2, #24]
 8002e14:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <HAL_ADC_MspInit+0x70>)
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	f003 0304 	and.w	r3, r3, #4
 8002e1c:	60bb      	str	r3, [r7, #8]
 8002e1e:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002e20:	230e      	movs	r3, #14
 8002e22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e24:	2303      	movs	r3, #3
 8002e26:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e28:	f107 0310 	add.w	r3, r7, #16
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4805      	ldr	r0, [pc, #20]	; (8002e44 <HAL_ADC_MspInit+0x74>)
 8002e30:	f000 ffc4 	bl	8003dbc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002e34:	bf00      	nop
 8002e36:	3720      	adds	r7, #32
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40012800 	.word	0x40012800
 8002e40:	40021000 	.word	0x40021000
 8002e44:	40010800 	.word	0x40010800

08002e48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b08a      	sub	sp, #40	; 0x28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e50:	f107 0314 	add.w	r3, r7, #20
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	609a      	str	r2, [r3, #8]
 8002e5c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a1d      	ldr	r2, [pc, #116]	; (8002ed8 <HAL_I2C_MspInit+0x90>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d132      	bne.n	8002ece <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e68:	4b1c      	ldr	r3, [pc, #112]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	4a1b      	ldr	r2, [pc, #108]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002e6e:	f043 0308 	orr.w	r3, r3, #8
 8002e72:	6193      	str	r3, [r2, #24]
 8002e74:	4b19      	ldr	r3, [pc, #100]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	f003 0308 	and.w	r3, r3, #8
 8002e7c:	613b      	str	r3, [r7, #16]
 8002e7e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e86:	2312      	movs	r3, #18
 8002e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e8e:	f107 0314 	add.w	r3, r7, #20
 8002e92:	4619      	mov	r1, r3
 8002e94:	4812      	ldr	r0, [pc, #72]	; (8002ee0 <HAL_I2C_MspInit+0x98>)
 8002e96:	f000 ff91 	bl	8003dbc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8002e9a:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_I2C_MspInit+0x9c>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	f043 0302 	orr.w	r3, r3, #2
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb0:	4a0c      	ldr	r2, [pc, #48]	; (8002ee4 <HAL_I2C_MspInit+0x9c>)
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002eb6:	4b09      	ldr	r3, [pc, #36]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	4a08      	ldr	r2, [pc, #32]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002ebc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ec0:	61d3      	str	r3, [r2, #28]
 8002ec2:	4b06      	ldr	r3, [pc, #24]	; (8002edc <HAL_I2C_MspInit+0x94>)
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ece:	bf00      	nop
 8002ed0:	3728      	adds	r7, #40	; 0x28
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40005400 	.word	0x40005400
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40010c00 	.word	0x40010c00
 8002ee4:	40010000 	.word	0x40010000

08002ee8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a28      	ldr	r2, [pc, #160]	; (8002f98 <HAL_TIM_Base_MspInit+0xb0>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d10c      	bne.n	8002f14 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002efa:	4b28      	ldr	r3, [pc, #160]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	4a27      	ldr	r2, [pc, #156]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f04:	6193      	str	r3, [r2, #24]
 8002f06:	4b25      	ldr	r3, [pc, #148]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002f12:	e03c      	b.n	8002f8e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f1c:	d10c      	bne.n	8002f38 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f1e:	4b1f      	ldr	r3, [pc, #124]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4a1e      	ldr	r2, [pc, #120]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f24:	f043 0301 	orr.w	r3, r3, #1
 8002f28:	61d3      	str	r3, [r2, #28]
 8002f2a:	4b1c      	ldr	r3, [pc, #112]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	613b      	str	r3, [r7, #16]
 8002f34:	693b      	ldr	r3, [r7, #16]
}
 8002f36:	e02a      	b.n	8002f8e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <HAL_TIM_Base_MspInit+0xb8>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d114      	bne.n	8002f6c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f42:	4b16      	ldr	r3, [pc, #88]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f44:	69db      	ldr	r3, [r3, #28]
 8002f46:	4a15      	ldr	r2, [pc, #84]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	61d3      	str	r3, [r2, #28]
 8002f4e:	4b13      	ldr	r3, [pc, #76]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f50:	69db      	ldr	r3, [r3, #28]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	201d      	movs	r0, #29
 8002f60:	f000 fef5 	bl	8003d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002f64:	201d      	movs	r0, #29
 8002f66:	f000 ff0e 	bl	8003d86 <HAL_NVIC_EnableIRQ>
}
 8002f6a:	e010      	b.n	8002f8e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0c      	ldr	r2, [pc, #48]	; (8002fa4 <HAL_TIM_Base_MspInit+0xbc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d10b      	bne.n	8002f8e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f76:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f78:	69db      	ldr	r3, [r3, #28]
 8002f7a:	4a08      	ldr	r2, [pc, #32]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f7c:	f043 0304 	orr.w	r3, r3, #4
 8002f80:	61d3      	str	r3, [r2, #28]
 8002f82:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <HAL_TIM_Base_MspInit+0xb4>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 0304 	and.w	r3, r3, #4
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
}
 8002f8e:	bf00      	nop
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	40012c00 	.word	0x40012c00
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	40000400 	.word	0x40000400
 8002fa4:	40000800 	.word	0x40000800

08002fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fac:	e7fe      	b.n	8002fac <NMI_Handler+0x4>

08002fae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fb2:	e7fe      	b.n	8002fb2 <HardFault_Handler+0x4>

08002fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fb8:	e7fe      	b.n	8002fb8 <MemManage_Handler+0x4>

08002fba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fbe:	e7fe      	b.n	8002fbe <BusFault_Handler+0x4>

08002fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fc4:	e7fe      	b.n	8002fc4 <UsageFault_Handler+0x4>

08002fc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bc80      	pop	{r7}
 8002fd0:	4770      	bx	lr

08002fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fd6:	bf00      	nop
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bc80      	pop	{r7}
 8002fdc:	4770      	bx	lr

08002fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr

08002fea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fee:	f000 f93f 	bl	8003270 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ff2:	bf00      	nop
 8002ff4:	bd80      	pop	{r7, pc}
	...

08002ff8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ffc:	4802      	ldr	r0, [pc, #8]	; (8003008 <TIM3_IRQHandler+0x10>)
 8002ffe:	f002 fc47 	bl	8005890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000328 	.word	0x20000328

0800300c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  return 1;
 8003010:	2301      	movs	r3, #1
}
 8003012:	4618      	mov	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <_kill>:

int _kill(int pid, int sig)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b082      	sub	sp, #8
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003024:	f003 fda4 	bl	8006b70 <__errno>
 8003028:	4603      	mov	r3, r0
 800302a:	2216      	movs	r2, #22
 800302c:	601a      	str	r2, [r3, #0]
  return -1;
 800302e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <_exit>:

void _exit (int status)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003042:	f04f 31ff 	mov.w	r1, #4294967295
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff ffe7 	bl	800301a <_kill>
  while (1) {}    /* Make sure we hang here */
 800304c:	e7fe      	b.n	800304c <_exit+0x12>

0800304e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800304e:	b580      	push	{r7, lr}
 8003050:	b086      	sub	sp, #24
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]
 800305e:	e00a      	b.n	8003076 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003060:	f3af 8000 	nop.w
 8003064:	4601      	mov	r1, r0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	60ba      	str	r2, [r7, #8]
 800306c:	b2ca      	uxtb	r2, r1
 800306e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	3301      	adds	r3, #1
 8003074:	617b      	str	r3, [r7, #20]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	429a      	cmp	r2, r3
 800307c:	dbf0      	blt.n	8003060 <_read+0x12>
  }

  return len;
 800307e:	687b      	ldr	r3, [r7, #4]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	e009      	b.n	80030ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	1c5a      	adds	r2, r3, #1
 800309e:	60ba      	str	r2, [r7, #8]
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	3301      	adds	r3, #1
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	dbf1      	blt.n	800309a <_write+0x12>
  }
  return len;
 80030b6:	687b      	ldr	r3, [r7, #4]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <_close>:

int _close(int file)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr

080030d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
 80030de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030e6:	605a      	str	r2, [r3, #4]
  return 0;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr

080030f4 <_isatty>:

int _isatty(int file)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030fc:	2301      	movs	r3, #1
}
 80030fe:	4618      	mov	r0, r3
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003128:	4a14      	ldr	r2, [pc, #80]	; (800317c <_sbrk+0x5c>)
 800312a:	4b15      	ldr	r3, [pc, #84]	; (8003180 <_sbrk+0x60>)
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003134:	4b13      	ldr	r3, [pc, #76]	; (8003184 <_sbrk+0x64>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d102      	bne.n	8003142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <_sbrk+0x64>)
 800313e:	4a12      	ldr	r2, [pc, #72]	; (8003188 <_sbrk+0x68>)
 8003140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <_sbrk+0x64>)
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4413      	add	r3, r2
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	429a      	cmp	r2, r3
 800314e:	d207      	bcs.n	8003160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003150:	f003 fd0e 	bl	8006b70 <__errno>
 8003154:	4603      	mov	r3, r0
 8003156:	220c      	movs	r2, #12
 8003158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800315a:	f04f 33ff 	mov.w	r3, #4294967295
 800315e:	e009      	b.n	8003174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003160:	4b08      	ldr	r3, [pc, #32]	; (8003184 <_sbrk+0x64>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003166:	4b07      	ldr	r3, [pc, #28]	; (8003184 <_sbrk+0x64>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4413      	add	r3, r2
 800316e:	4a05      	ldr	r2, [pc, #20]	; (8003184 <_sbrk+0x64>)
 8003170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003172:	68fb      	ldr	r3, [r7, #12]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20005000 	.word	0x20005000
 8003180:	00000400 	.word	0x00000400
 8003184:	20000f28 	.word	0x20000f28
 8003188:	20001080 	.word	0x20001080

0800318c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003190:	bf00      	nop
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003198:	f7ff fff8 	bl	800318c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800319c:	480b      	ldr	r0, [pc, #44]	; (80031cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800319e:	490c      	ldr	r1, [pc, #48]	; (80031d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80031a0:	4a0c      	ldr	r2, [pc, #48]	; (80031d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80031a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031a4:	e002      	b.n	80031ac <LoopCopyDataInit>

080031a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031aa:	3304      	adds	r3, #4

080031ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031b0:	d3f9      	bcc.n	80031a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031b2:	4a09      	ldr	r2, [pc, #36]	; (80031d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80031b4:	4c09      	ldr	r4, [pc, #36]	; (80031dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031b8:	e001      	b.n	80031be <LoopFillZerobss>

080031ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031bc:	3204      	adds	r2, #4

080031be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031c0:	d3fb      	bcc.n	80031ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80031c2:	f003 fcdb 	bl	8006b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031c6:	f7fe fdb7 	bl	8001d38 <main>
  bx lr
 80031ca:	4770      	bx	lr
  ldr r0, =_sdata
 80031cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031d0:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80031d4:	0800ad14 	.word	0x0800ad14
  ldr r2, =_sbss
 80031d8:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80031dc:	2000107c 	.word	0x2000107c

080031e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031e0:	e7fe      	b.n	80031e0 <ADC1_2_IRQHandler>
	...

080031e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031e8:	4b08      	ldr	r3, [pc, #32]	; (800320c <HAL_Init+0x28>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a07      	ldr	r2, [pc, #28]	; (800320c <HAL_Init+0x28>)
 80031ee:	f043 0310 	orr.w	r3, r3, #16
 80031f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031f4:	2003      	movs	r0, #3
 80031f6:	f000 fd9f 	bl	8003d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031fa:	200f      	movs	r0, #15
 80031fc:	f000 f808 	bl	8003210 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003200:	f7ff fdb4 	bl	8002d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40022000 	.word	0x40022000

08003210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003218:	4b12      	ldr	r3, [pc, #72]	; (8003264 <HAL_InitTick+0x54>)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	4b12      	ldr	r3, [pc, #72]	; (8003268 <HAL_InitTick+0x58>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	4619      	mov	r1, r3
 8003222:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003226:	fbb3 f3f1 	udiv	r3, r3, r1
 800322a:	fbb2 f3f3 	udiv	r3, r2, r3
 800322e:	4618      	mov	r0, r3
 8003230:	f000 fdb7 	bl	8003da2 <HAL_SYSTICK_Config>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e00e      	b.n	800325c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2b0f      	cmp	r3, #15
 8003242:	d80a      	bhi.n	800325a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003244:	2200      	movs	r2, #0
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	f04f 30ff 	mov.w	r0, #4294967295
 800324c:	f000 fd7f 	bl	8003d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003250:	4a06      	ldr	r2, [pc, #24]	; (800326c <HAL_InitTick+0x5c>)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	e000      	b.n	800325c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
}
 800325c:	4618      	mov	r0, r3
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20000024 	.word	0x20000024
 8003268:	2000002c 	.word	0x2000002c
 800326c:	20000028 	.word	0x20000028

08003270 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003274:	4b05      	ldr	r3, [pc, #20]	; (800328c <HAL_IncTick+0x1c>)
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	461a      	mov	r2, r3
 800327a:	4b05      	ldr	r3, [pc, #20]	; (8003290 <HAL_IncTick+0x20>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4413      	add	r3, r2
 8003280:	4a03      	ldr	r2, [pc, #12]	; (8003290 <HAL_IncTick+0x20>)
 8003282:	6013      	str	r3, [r2, #0]
}
 8003284:	bf00      	nop
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr
 800328c:	2000002c 	.word	0x2000002c
 8003290:	20000f2c 	.word	0x20000f2c

08003294 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return uwTick;
 8003298:	4b02      	ldr	r3, [pc, #8]	; (80032a4 <HAL_GetTick+0x10>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	20000f2c 	.word	0x20000f2c

080032a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032b0:	f7ff fff0 	bl	8003294 <HAL_GetTick>
 80032b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c0:	d005      	beq.n	80032ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032c2:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <HAL_Delay+0x44>)
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4413      	add	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032ce:	bf00      	nop
 80032d0:	f7ff ffe0 	bl	8003294 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d8f7      	bhi.n	80032d0 <HAL_Delay+0x28>
  {
  }
}
 80032e0:	bf00      	nop
 80032e2:	bf00      	nop
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	2000002c 	.word	0x2000002c

080032f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032f8:	2300      	movs	r3, #0
 80032fa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e0be      	b.n	8003490 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331c:	2b00      	cmp	r3, #0
 800331e:	d109      	bne.n	8003334 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7ff fd4e 	bl	8002dd0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fbf1 	bl	8003b1c <ADC_ConversionStop_Disable>
 800333a:	4603      	mov	r3, r0
 800333c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003342:	f003 0310 	and.w	r3, r3, #16
 8003346:	2b00      	cmp	r3, #0
 8003348:	f040 8099 	bne.w	800347e <HAL_ADC_Init+0x18e>
 800334c:	7dfb      	ldrb	r3, [r7, #23]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f040 8095 	bne.w	800347e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003358:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800335c:	f023 0302 	bic.w	r3, r3, #2
 8003360:	f043 0202 	orr.w	r2, r3, #2
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003370:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	7b1b      	ldrb	r3, [r3, #12]
 8003376:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003378:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	4313      	orrs	r3, r2
 800337e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003388:	d003      	beq.n	8003392 <HAL_ADC_Init+0xa2>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d102      	bne.n	8003398 <HAL_ADC_Init+0xa8>
 8003392:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003396:	e000      	b.n	800339a <HAL_ADC_Init+0xaa>
 8003398:	2300      	movs	r3, #0
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	7d1b      	ldrb	r3, [r3, #20]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d119      	bne.n	80033dc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	7b1b      	ldrb	r3, [r3, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d109      	bne.n	80033c4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	3b01      	subs	r3, #1
 80033b6:	035a      	lsls	r2, r3, #13
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	e00b      	b.n	80033dc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	f043 0220 	orr.w	r2, r3, #32
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d4:	f043 0201 	orr.w	r2, r3, #1
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	4b28      	ldr	r3, [pc, #160]	; (8003498 <HAL_ADC_Init+0x1a8>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	68b9      	ldr	r1, [r7, #8]
 8003400:	430b      	orrs	r3, r1
 8003402:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800340c:	d003      	beq.n	8003416 <HAL_ADC_Init+0x126>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d104      	bne.n	8003420 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	3b01      	subs	r3, #1
 800341c:	051b      	lsls	r3, r3, #20
 800341e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003426:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	430a      	orrs	r2, r1
 8003432:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689a      	ldr	r2, [r3, #8]
 800343a:	4b18      	ldr	r3, [pc, #96]	; (800349c <HAL_ADC_Init+0x1ac>)
 800343c:	4013      	ands	r3, r2
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	429a      	cmp	r2, r3
 8003442:	d10b      	bne.n	800345c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800344e:	f023 0303 	bic.w	r3, r3, #3
 8003452:	f043 0201 	orr.w	r2, r3, #1
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800345a:	e018      	b.n	800348e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	f023 0312 	bic.w	r3, r3, #18
 8003464:	f043 0210 	orr.w	r2, r3, #16
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003470:	f043 0201 	orr.w	r2, r3, #1
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800347c:	e007      	b.n	800348e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003482:	f043 0210 	orr.w	r2, r3, #16
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800348e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	ffe1f7fd 	.word	0xffe1f7fd
 800349c:	ff1f0efe 	.word	0xff1f0efe

080034a0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_ADC_Start+0x1a>
 80034b6:	2302      	movs	r3, #2
 80034b8:	e098      	b.n	80035ec <HAL_ADC_Start+0x14c>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 fad0 	bl	8003a68 <ADC_Enable>
 80034c8:	4603      	mov	r3, r0
 80034ca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f040 8087 	bne.w	80035e2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034dc:	f023 0301 	bic.w	r3, r3, #1
 80034e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a41      	ldr	r2, [pc, #260]	; (80035f4 <HAL_ADC_Start+0x154>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d105      	bne.n	80034fe <HAL_ADC_Start+0x5e>
 80034f2:	4b41      	ldr	r3, [pc, #260]	; (80035f8 <HAL_ADC_Start+0x158>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d115      	bne.n	800352a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d026      	beq.n	8003566 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003520:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003528:	e01d      	b.n	8003566 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a2f      	ldr	r2, [pc, #188]	; (80035f8 <HAL_ADC_Start+0x158>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d004      	beq.n	800354a <HAL_ADC_Start+0xaa>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a2b      	ldr	r2, [pc, #172]	; (80035f4 <HAL_ADC_Start+0x154>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d10d      	bne.n	8003566 <HAL_ADC_Start+0xc6>
 800354a:	4b2b      	ldr	r3, [pc, #172]	; (80035f8 <HAL_ADC_Start+0x158>)
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003552:	2b00      	cmp	r3, #0
 8003554:	d007      	beq.n	8003566 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800355e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d006      	beq.n	8003580 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003576:	f023 0206 	bic.w	r2, r3, #6
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	62da      	str	r2, [r3, #44]	; 0x2c
 800357e:	e002      	b.n	8003586 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f06f 0202 	mvn.w	r2, #2
 8003596:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035a6:	d113      	bne.n	80035d0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ac:	4a11      	ldr	r2, [pc, #68]	; (80035f4 <HAL_ADC_Start+0x154>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d105      	bne.n	80035be <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80035b2:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <HAL_ADC_Start+0x158>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d108      	bne.n	80035d0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80035cc:	609a      	str	r2, [r3, #8]
 80035ce:	e00c      	b.n	80035ea <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	e003      	b.n	80035ea <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40012800 	.word	0x40012800
 80035f8:	40012400 	.word	0x40012400

080035fc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003604:	2300      	movs	r3, #0
 8003606:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_ADC_Stop+0x1a>
 8003612:	2302      	movs	r3, #2
 8003614:	e01a      	b.n	800364c <HAL_ADC_Stop+0x50>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 fa7c 	bl	8003b1c <ADC_ConversionStop_Disable>
 8003624:	4603      	mov	r3, r0
 8003626:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d109      	bne.n	8003642 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003632:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003636:	f023 0301 	bic.w	r3, r3, #1
 800363a:	f043 0201 	orr.w	r2, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800364a:	7bfb      	ldrb	r3, [r7, #15]
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003654:	b590      	push	{r4, r7, lr}
 8003656:	b087      	sub	sp, #28
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800366a:	f7ff fe13 	bl	8003294 <HAL_GetTick>
 800366e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00b      	beq.n	8003696 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	f043 0220 	orr.w	r2, r3, #32
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e0d3      	b.n	800383e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d131      	bne.n	8003708 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d12a      	bne.n	8003708 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036b2:	e021      	b.n	80036f8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ba:	d01d      	beq.n	80036f8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d007      	beq.n	80036d2 <HAL_ADC_PollForConversion+0x7e>
 80036c2:	f7ff fde7 	bl	8003294 <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d212      	bcs.n	80036f8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10b      	bne.n	80036f8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	f043 0204 	orr.w	r2, r3, #4
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e0a2      	b.n	800383e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d0d6      	beq.n	80036b4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003706:	e070      	b.n	80037ea <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003708:	4b4f      	ldr	r3, [pc, #316]	; (8003848 <HAL_ADC_PollForConversion+0x1f4>)
 800370a:	681c      	ldr	r4, [r3, #0]
 800370c:	2002      	movs	r0, #2
 800370e:	f001 fe7b 	bl	8005408 <HAL_RCCEx_GetPeriphCLKFreq>
 8003712:	4603      	mov	r3, r0
 8003714:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6919      	ldr	r1, [r3, #16]
 800371e:	4b4b      	ldr	r3, [pc, #300]	; (800384c <HAL_ADC_PollForConversion+0x1f8>)
 8003720:	400b      	ands	r3, r1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d118      	bne.n	8003758 <HAL_ADC_PollForConversion+0x104>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68d9      	ldr	r1, [r3, #12]
 800372c:	4b48      	ldr	r3, [pc, #288]	; (8003850 <HAL_ADC_PollForConversion+0x1fc>)
 800372e:	400b      	ands	r3, r1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d111      	bne.n	8003758 <HAL_ADC_PollForConversion+0x104>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6919      	ldr	r1, [r3, #16]
 800373a:	4b46      	ldr	r3, [pc, #280]	; (8003854 <HAL_ADC_PollForConversion+0x200>)
 800373c:	400b      	ands	r3, r1
 800373e:	2b00      	cmp	r3, #0
 8003740:	d108      	bne.n	8003754 <HAL_ADC_PollForConversion+0x100>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68d9      	ldr	r1, [r3, #12]
 8003748:	4b43      	ldr	r3, [pc, #268]	; (8003858 <HAL_ADC_PollForConversion+0x204>)
 800374a:	400b      	ands	r3, r1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_ADC_PollForConversion+0x100>
 8003750:	2314      	movs	r3, #20
 8003752:	e020      	b.n	8003796 <HAL_ADC_PollForConversion+0x142>
 8003754:	2329      	movs	r3, #41	; 0x29
 8003756:	e01e      	b.n	8003796 <HAL_ADC_PollForConversion+0x142>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6919      	ldr	r1, [r3, #16]
 800375e:	4b3d      	ldr	r3, [pc, #244]	; (8003854 <HAL_ADC_PollForConversion+0x200>)
 8003760:	400b      	ands	r3, r1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d106      	bne.n	8003774 <HAL_ADC_PollForConversion+0x120>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68d9      	ldr	r1, [r3, #12]
 800376c:	4b3a      	ldr	r3, [pc, #232]	; (8003858 <HAL_ADC_PollForConversion+0x204>)
 800376e:	400b      	ands	r3, r1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00d      	beq.n	8003790 <HAL_ADC_PollForConversion+0x13c>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6919      	ldr	r1, [r3, #16]
 800377a:	4b38      	ldr	r3, [pc, #224]	; (800385c <HAL_ADC_PollForConversion+0x208>)
 800377c:	400b      	ands	r3, r1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d108      	bne.n	8003794 <HAL_ADC_PollForConversion+0x140>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68d9      	ldr	r1, [r3, #12]
 8003788:	4b34      	ldr	r3, [pc, #208]	; (800385c <HAL_ADC_PollForConversion+0x208>)
 800378a:	400b      	ands	r3, r1
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_ADC_PollForConversion+0x140>
 8003790:	2354      	movs	r3, #84	; 0x54
 8003792:	e000      	b.n	8003796 <HAL_ADC_PollForConversion+0x142>
 8003794:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003796:	fb02 f303 	mul.w	r3, r2, r3
 800379a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800379c:	e021      	b.n	80037e2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d01a      	beq.n	80037dc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d007      	beq.n	80037bc <HAL_ADC_PollForConversion+0x168>
 80037ac:	f7ff fd72 	bl	8003294 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d20f      	bcs.n	80037dc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d90b      	bls.n	80037dc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c8:	f043 0204 	orr.w	r2, r3, #4
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e030      	b.n	800383e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3301      	adds	r3, #1
 80037e0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d8d9      	bhi.n	800379e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f06f 0212 	mvn.w	r2, #18
 80037f2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800380a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800380e:	d115      	bne.n	800383c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003814:	2b00      	cmp	r3, #0
 8003816:	d111      	bne.n	800383c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d105      	bne.n	800383c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003834:	f043 0201 	orr.w	r2, r3, #1
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	371c      	adds	r7, #28
 8003842:	46bd      	mov	sp, r7
 8003844:	bd90      	pop	{r4, r7, pc}
 8003846:	bf00      	nop
 8003848:	20000024 	.word	0x20000024
 800384c:	24924924 	.word	0x24924924
 8003850:	00924924 	.word	0x00924924
 8003854:	12492492 	.word	0x12492492
 8003858:	00492492 	.word	0x00492492
 800385c:	00249249 	.word	0x00249249

08003860 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003882:	2300      	movs	r3, #0
 8003884:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003890:	2b01      	cmp	r3, #1
 8003892:	d101      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x20>
 8003894:	2302      	movs	r3, #2
 8003896:	e0dc      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x1da>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b06      	cmp	r3, #6
 80038a6:	d81c      	bhi.n	80038e2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	3b05      	subs	r3, #5
 80038ba:	221f      	movs	r2, #31
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	43db      	mvns	r3, r3
 80038c2:	4019      	ands	r1, r3
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	6818      	ldr	r0, [r3, #0]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	4613      	mov	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	4413      	add	r3, r2
 80038d2:	3b05      	subs	r3, #5
 80038d4:	fa00 f203 	lsl.w	r2, r0, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	635a      	str	r2, [r3, #52]	; 0x34
 80038e0:	e03c      	b.n	800395c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	2b0c      	cmp	r3, #12
 80038e8:	d81c      	bhi.n	8003924 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	4413      	add	r3, r2
 80038fa:	3b23      	subs	r3, #35	; 0x23
 80038fc:	221f      	movs	r2, #31
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	43db      	mvns	r3, r3
 8003904:	4019      	ands	r1, r3
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	3b23      	subs	r3, #35	; 0x23
 8003916:	fa00 f203 	lsl.w	r2, r0, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	631a      	str	r2, [r3, #48]	; 0x30
 8003922:	e01b      	b.n	800395c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685a      	ldr	r2, [r3, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	4413      	add	r3, r2
 8003934:	3b41      	subs	r3, #65	; 0x41
 8003936:	221f      	movs	r2, #31
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	43db      	mvns	r3, r3
 800393e:	4019      	ands	r1, r3
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	6818      	ldr	r0, [r3, #0]
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	4413      	add	r3, r2
 800394e:	3b41      	subs	r3, #65	; 0x41
 8003950:	fa00 f203 	lsl.w	r2, r0, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	430a      	orrs	r2, r1
 800395a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2b09      	cmp	r3, #9
 8003962:	d91c      	bls.n	800399e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68d9      	ldr	r1, [r3, #12]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	3b1e      	subs	r3, #30
 8003976:	2207      	movs	r2, #7
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	4019      	ands	r1, r3
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6898      	ldr	r0, [r3, #8]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4613      	mov	r3, r2
 800398a:	005b      	lsls	r3, r3, #1
 800398c:	4413      	add	r3, r2
 800398e:	3b1e      	subs	r3, #30
 8003990:	fa00 f203 	lsl.w	r2, r0, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	430a      	orrs	r2, r1
 800399a:	60da      	str	r2, [r3, #12]
 800399c:	e019      	b.n	80039d2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6919      	ldr	r1, [r3, #16]
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	2207      	movs	r2, #7
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	4019      	ands	r1, r3
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	6898      	ldr	r0, [r3, #8]
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	4413      	add	r3, r2
 80039c6:	fa00 f203 	lsl.w	r2, r0, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	d003      	beq.n	80039e2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80039de:	2b11      	cmp	r3, #17
 80039e0:	d132      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1d      	ldr	r2, [pc, #116]	; (8003a5c <HAL_ADC_ConfigChannel+0x1e4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d125      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d126      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003a08:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2b10      	cmp	r3, #16
 8003a10:	d11a      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a12:	4b13      	ldr	r3, [pc, #76]	; (8003a60 <HAL_ADC_ConfigChannel+0x1e8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a13      	ldr	r2, [pc, #76]	; (8003a64 <HAL_ADC_ConfigChannel+0x1ec>)
 8003a18:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1c:	0c9a      	lsrs	r2, r3, #18
 8003a1e:	4613      	mov	r3, r2
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	4413      	add	r3, r2
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a28:	e002      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1f9      	bne.n	8003a2a <HAL_ADC_ConfigChannel+0x1b2>
 8003a36:	e007      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3c:	f043 0220 	orr.w	r2, r3, #32
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	40012400 	.word	0x40012400
 8003a60:	20000024 	.word	0x20000024
 8003a64:	431bde83 	.word	0x431bde83

08003a68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d040      	beq.n	8003b08 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f042 0201 	orr.w	r2, r2, #1
 8003a94:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a96:	4b1f      	ldr	r3, [pc, #124]	; (8003b14 <ADC_Enable+0xac>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a1f      	ldr	r2, [pc, #124]	; (8003b18 <ADC_Enable+0xb0>)
 8003a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa0:	0c9b      	lsrs	r3, r3, #18
 8003aa2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003aa4:	e002      	b.n	8003aac <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1f9      	bne.n	8003aa6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ab2:	f7ff fbef 	bl	8003294 <HAL_GetTick>
 8003ab6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003ab8:	e01f      	b.n	8003afa <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003aba:	f7ff fbeb 	bl	8003294 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d918      	bls.n	8003afa <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d011      	beq.n	8003afa <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ada:	f043 0210 	orr.w	r2, r3, #16
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae6:	f043 0201 	orr.w	r2, r3, #1
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e007      	b.n	8003b0a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d1d8      	bne.n	8003aba <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	20000024 	.word	0x20000024
 8003b18:	431bde83 	.word	0x431bde83

08003b1c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d12e      	bne.n	8003b94 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b46:	f7ff fba5 	bl	8003294 <HAL_GetTick>
 8003b4a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b4c:	e01b      	b.n	8003b86 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b4e:	f7ff fba1 	bl	8003294 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d914      	bls.n	8003b86 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d10d      	bne.n	8003b86 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	f043 0210 	orr.w	r2, r3, #16
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b7a:	f043 0201 	orr.w	r2, r3, #1
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e007      	b.n	8003b96 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d0dc      	beq.n	8003b4e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f003 0307 	and.w	r3, r3, #7
 8003bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bb0:	4b0c      	ldr	r3, [pc, #48]	; (8003be4 <__NVIC_SetPriorityGrouping+0x44>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bd2:	4a04      	ldr	r2, [pc, #16]	; (8003be4 <__NVIC_SetPriorityGrouping+0x44>)
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	60d3      	str	r3, [r2, #12]
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	e000ed00 	.word	0xe000ed00

08003be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bec:	4b04      	ldr	r3, [pc, #16]	; (8003c00 <__NVIC_GetPriorityGrouping+0x18>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	0a1b      	lsrs	r3, r3, #8
 8003bf2:	f003 0307 	and.w	r3, r3, #7
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc80      	pop	{r7}
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	e000ed00 	.word	0xe000ed00

08003c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	db0b      	blt.n	8003c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	f003 021f 	and.w	r2, r3, #31
 8003c1c:	4906      	ldr	r1, [pc, #24]	; (8003c38 <__NVIC_EnableIRQ+0x34>)
 8003c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c22:	095b      	lsrs	r3, r3, #5
 8003c24:	2001      	movs	r0, #1
 8003c26:	fa00 f202 	lsl.w	r2, r0, r2
 8003c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c2e:	bf00      	nop
 8003c30:	370c      	adds	r7, #12
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bc80      	pop	{r7}
 8003c36:	4770      	bx	lr
 8003c38:	e000e100 	.word	0xe000e100

08003c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	6039      	str	r1, [r7, #0]
 8003c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	db0a      	blt.n	8003c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	490c      	ldr	r1, [pc, #48]	; (8003c88 <__NVIC_SetPriority+0x4c>)
 8003c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5a:	0112      	lsls	r2, r2, #4
 8003c5c:	b2d2      	uxtb	r2, r2
 8003c5e:	440b      	add	r3, r1
 8003c60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c64:	e00a      	b.n	8003c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	4908      	ldr	r1, [pc, #32]	; (8003c8c <__NVIC_SetPriority+0x50>)
 8003c6c:	79fb      	ldrb	r3, [r7, #7]
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	3b04      	subs	r3, #4
 8003c74:	0112      	lsls	r2, r2, #4
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	440b      	add	r3, r1
 8003c7a:	761a      	strb	r2, [r3, #24]
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	e000e100 	.word	0xe000e100
 8003c8c:	e000ed00 	.word	0xe000ed00

08003c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b089      	sub	sp, #36	; 0x24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	f1c3 0307 	rsb	r3, r3, #7
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	bf28      	it	cs
 8003cae:	2304      	movcs	r3, #4
 8003cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	3304      	adds	r3, #4
 8003cb6:	2b06      	cmp	r3, #6
 8003cb8:	d902      	bls.n	8003cc0 <NVIC_EncodePriority+0x30>
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	3b03      	subs	r3, #3
 8003cbe:	e000      	b.n	8003cc2 <NVIC_EncodePriority+0x32>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	401a      	ands	r2, r3
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce2:	43d9      	mvns	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce8:	4313      	orrs	r3, r2
         );
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3724      	adds	r7, #36	; 0x24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr

08003cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d04:	d301      	bcc.n	8003d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d06:	2301      	movs	r3, #1
 8003d08:	e00f      	b.n	8003d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d0a:	4a0a      	ldr	r2, [pc, #40]	; (8003d34 <SysTick_Config+0x40>)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d12:	210f      	movs	r1, #15
 8003d14:	f04f 30ff 	mov.w	r0, #4294967295
 8003d18:	f7ff ff90 	bl	8003c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d1c:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <SysTick_Config+0x40>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d22:	4b04      	ldr	r3, [pc, #16]	; (8003d34 <SysTick_Config+0x40>)
 8003d24:	2207      	movs	r2, #7
 8003d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3708      	adds	r7, #8
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	e000e010 	.word	0xe000e010

08003d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7ff ff2d 	bl	8003ba0 <__NVIC_SetPriorityGrouping>
}
 8003d46:	bf00      	nop
 8003d48:	3708      	adds	r7, #8
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	4603      	mov	r3, r0
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
 8003d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d60:	f7ff ff42 	bl	8003be8 <__NVIC_GetPriorityGrouping>
 8003d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68b9      	ldr	r1, [r7, #8]
 8003d6a:	6978      	ldr	r0, [r7, #20]
 8003d6c:	f7ff ff90 	bl	8003c90 <NVIC_EncodePriority>
 8003d70:	4602      	mov	r2, r0
 8003d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d76:	4611      	mov	r1, r2
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff ff5f 	bl	8003c3c <__NVIC_SetPriority>
}
 8003d7e:	bf00      	nop
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b082      	sub	sp, #8
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff ff35 	bl	8003c04 <__NVIC_EnableIRQ>
}
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}

08003da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003da2:	b580      	push	{r7, lr}
 8003da4:	b082      	sub	sp, #8
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f7ff ffa2 	bl	8003cf4 <SysTick_Config>
 8003db0:	4603      	mov	r3, r0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b08b      	sub	sp, #44	; 0x2c
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dce:	e169      	b.n	80040a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69fa      	ldr	r2, [r7, #28]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	f040 8158 	bne.w	800409e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4a9a      	ldr	r2, [pc, #616]	; (800405c <HAL_GPIO_Init+0x2a0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d05e      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
 8003df8:	4a98      	ldr	r2, [pc, #608]	; (800405c <HAL_GPIO_Init+0x2a0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d875      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003dfe:	4a98      	ldr	r2, [pc, #608]	; (8004060 <HAL_GPIO_Init+0x2a4>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d058      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
 8003e04:	4a96      	ldr	r2, [pc, #600]	; (8004060 <HAL_GPIO_Init+0x2a4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d86f      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003e0a:	4a96      	ldr	r2, [pc, #600]	; (8004064 <HAL_GPIO_Init+0x2a8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d052      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
 8003e10:	4a94      	ldr	r2, [pc, #592]	; (8004064 <HAL_GPIO_Init+0x2a8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d869      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003e16:	4a94      	ldr	r2, [pc, #592]	; (8004068 <HAL_GPIO_Init+0x2ac>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d04c      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
 8003e1c:	4a92      	ldr	r2, [pc, #584]	; (8004068 <HAL_GPIO_Init+0x2ac>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d863      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003e22:	4a92      	ldr	r2, [pc, #584]	; (800406c <HAL_GPIO_Init+0x2b0>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d046      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
 8003e28:	4a90      	ldr	r2, [pc, #576]	; (800406c <HAL_GPIO_Init+0x2b0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d85d      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003e2e:	2b12      	cmp	r3, #18
 8003e30:	d82a      	bhi.n	8003e88 <HAL_GPIO_Init+0xcc>
 8003e32:	2b12      	cmp	r3, #18
 8003e34:	d859      	bhi.n	8003eea <HAL_GPIO_Init+0x12e>
 8003e36:	a201      	add	r2, pc, #4	; (adr r2, 8003e3c <HAL_GPIO_Init+0x80>)
 8003e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3c:	08003eb7 	.word	0x08003eb7
 8003e40:	08003e91 	.word	0x08003e91
 8003e44:	08003ea3 	.word	0x08003ea3
 8003e48:	08003ee5 	.word	0x08003ee5
 8003e4c:	08003eeb 	.word	0x08003eeb
 8003e50:	08003eeb 	.word	0x08003eeb
 8003e54:	08003eeb 	.word	0x08003eeb
 8003e58:	08003eeb 	.word	0x08003eeb
 8003e5c:	08003eeb 	.word	0x08003eeb
 8003e60:	08003eeb 	.word	0x08003eeb
 8003e64:	08003eeb 	.word	0x08003eeb
 8003e68:	08003eeb 	.word	0x08003eeb
 8003e6c:	08003eeb 	.word	0x08003eeb
 8003e70:	08003eeb 	.word	0x08003eeb
 8003e74:	08003eeb 	.word	0x08003eeb
 8003e78:	08003eeb 	.word	0x08003eeb
 8003e7c:	08003eeb 	.word	0x08003eeb
 8003e80:	08003e99 	.word	0x08003e99
 8003e84:	08003ead 	.word	0x08003ead
 8003e88:	4a79      	ldr	r2, [pc, #484]	; (8004070 <HAL_GPIO_Init+0x2b4>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d013      	beq.n	8003eb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e8e:	e02c      	b.n	8003eea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	623b      	str	r3, [r7, #32]
          break;
 8003e96:	e029      	b.n	8003eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	623b      	str	r3, [r7, #32]
          break;
 8003ea0:	e024      	b.n	8003eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	623b      	str	r3, [r7, #32]
          break;
 8003eaa:	e01f      	b.n	8003eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	330c      	adds	r3, #12
 8003eb2:	623b      	str	r3, [r7, #32]
          break;
 8003eb4:	e01a      	b.n	8003eec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d102      	bne.n	8003ec4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003ebe:	2304      	movs	r3, #4
 8003ec0:	623b      	str	r3, [r7, #32]
          break;
 8003ec2:	e013      	b.n	8003eec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d105      	bne.n	8003ed8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ecc:	2308      	movs	r3, #8
 8003ece:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	611a      	str	r2, [r3, #16]
          break;
 8003ed6:	e009      	b.n	8003eec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ed8:	2308      	movs	r3, #8
 8003eda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	69fa      	ldr	r2, [r7, #28]
 8003ee0:	615a      	str	r2, [r3, #20]
          break;
 8003ee2:	e003      	b.n	8003eec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	623b      	str	r3, [r7, #32]
          break;
 8003ee8:	e000      	b.n	8003eec <HAL_GPIO_Init+0x130>
          break;
 8003eea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	2bff      	cmp	r3, #255	; 0xff
 8003ef0:	d801      	bhi.n	8003ef6 <HAL_GPIO_Init+0x13a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	e001      	b.n	8003efa <HAL_GPIO_Init+0x13e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	3304      	adds	r3, #4
 8003efa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	2bff      	cmp	r3, #255	; 0xff
 8003f00:	d802      	bhi.n	8003f08 <HAL_GPIO_Init+0x14c>
 8003f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	e002      	b.n	8003f0e <HAL_GPIO_Init+0x152>
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	3b08      	subs	r3, #8
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	210f      	movs	r1, #15
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	401a      	ands	r2, r3
 8003f20:	6a39      	ldr	r1, [r7, #32]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	fa01 f303 	lsl.w	r3, r1, r3
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 80b1 	beq.w	800409e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003f3c:	4b4d      	ldr	r3, [pc, #308]	; (8004074 <HAL_GPIO_Init+0x2b8>)
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	4a4c      	ldr	r2, [pc, #304]	; (8004074 <HAL_GPIO_Init+0x2b8>)
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	6193      	str	r3, [r2, #24]
 8003f48:	4b4a      	ldr	r3, [pc, #296]	; (8004074 <HAL_GPIO_Init+0x2b8>)
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f54:	4a48      	ldr	r2, [pc, #288]	; (8004078 <HAL_GPIO_Init+0x2bc>)
 8003f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f58:	089b      	lsrs	r3, r3, #2
 8003f5a:	3302      	adds	r3, #2
 8003f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f64:	f003 0303 	and.w	r3, r3, #3
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	220f      	movs	r2, #15
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	4013      	ands	r3, r2
 8003f76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a40      	ldr	r2, [pc, #256]	; (800407c <HAL_GPIO_Init+0x2c0>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d013      	beq.n	8003fa8 <HAL_GPIO_Init+0x1ec>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a3f      	ldr	r2, [pc, #252]	; (8004080 <HAL_GPIO_Init+0x2c4>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00d      	beq.n	8003fa4 <HAL_GPIO_Init+0x1e8>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a3e      	ldr	r2, [pc, #248]	; (8004084 <HAL_GPIO_Init+0x2c8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d007      	beq.n	8003fa0 <HAL_GPIO_Init+0x1e4>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a3d      	ldr	r2, [pc, #244]	; (8004088 <HAL_GPIO_Init+0x2cc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d101      	bne.n	8003f9c <HAL_GPIO_Init+0x1e0>
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e006      	b.n	8003faa <HAL_GPIO_Init+0x1ee>
 8003f9c:	2304      	movs	r3, #4
 8003f9e:	e004      	b.n	8003faa <HAL_GPIO_Init+0x1ee>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e002      	b.n	8003faa <HAL_GPIO_Init+0x1ee>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_GPIO_Init+0x1ee>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fac:	f002 0203 	and.w	r2, r2, #3
 8003fb0:	0092      	lsls	r2, r2, #2
 8003fb2:	4093      	lsls	r3, r2
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003fba:	492f      	ldr	r1, [pc, #188]	; (8004078 <HAL_GPIO_Init+0x2bc>)
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d006      	beq.n	8003fe2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fd4:	4b2d      	ldr	r3, [pc, #180]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	492c      	ldr	r1, [pc, #176]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	608b      	str	r3, [r1, #8]
 8003fe0:	e006      	b.n	8003ff0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003fe2:	4b2a      	ldr	r3, [pc, #168]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	4928      	ldr	r1, [pc, #160]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d006      	beq.n	800400a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ffc:	4b23      	ldr	r3, [pc, #140]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8003ffe:	68da      	ldr	r2, [r3, #12]
 8004000:	4922      	ldr	r1, [pc, #136]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	4313      	orrs	r3, r2
 8004006:	60cb      	str	r3, [r1, #12]
 8004008:	e006      	b.n	8004018 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800400a:	4b20      	ldr	r3, [pc, #128]	; (800408c <HAL_GPIO_Init+0x2d0>)
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	43db      	mvns	r3, r3
 8004012:	491e      	ldr	r1, [pc, #120]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8004014:	4013      	ands	r3, r2
 8004016:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d006      	beq.n	8004032 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004024:	4b19      	ldr	r3, [pc, #100]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	4918      	ldr	r1, [pc, #96]	; (800408c <HAL_GPIO_Init+0x2d0>)
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	4313      	orrs	r3, r2
 800402e:	604b      	str	r3, [r1, #4]
 8004030:	e006      	b.n	8004040 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004032:	4b16      	ldr	r3, [pc, #88]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	43db      	mvns	r3, r3
 800403a:	4914      	ldr	r1, [pc, #80]	; (800408c <HAL_GPIO_Init+0x2d0>)
 800403c:	4013      	ands	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d021      	beq.n	8004090 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800404c:	4b0f      	ldr	r3, [pc, #60]	; (800408c <HAL_GPIO_Init+0x2d0>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	490e      	ldr	r1, [pc, #56]	; (800408c <HAL_GPIO_Init+0x2d0>)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	4313      	orrs	r3, r2
 8004056:	600b      	str	r3, [r1, #0]
 8004058:	e021      	b.n	800409e <HAL_GPIO_Init+0x2e2>
 800405a:	bf00      	nop
 800405c:	10320000 	.word	0x10320000
 8004060:	10310000 	.word	0x10310000
 8004064:	10220000 	.word	0x10220000
 8004068:	10210000 	.word	0x10210000
 800406c:	10120000 	.word	0x10120000
 8004070:	10110000 	.word	0x10110000
 8004074:	40021000 	.word	0x40021000
 8004078:	40010000 	.word	0x40010000
 800407c:	40010800 	.word	0x40010800
 8004080:	40010c00 	.word	0x40010c00
 8004084:	40011000 	.word	0x40011000
 8004088:	40011400 	.word	0x40011400
 800408c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004090:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <HAL_GPIO_Init+0x304>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	43db      	mvns	r3, r3
 8004098:	4909      	ldr	r1, [pc, #36]	; (80040c0 <HAL_GPIO_Init+0x304>)
 800409a:	4013      	ands	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800409e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a0:	3301      	adds	r3, #1
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	fa22 f303 	lsr.w	r3, r2, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f47f ae8e 	bne.w	8003dd0 <HAL_GPIO_Init+0x14>
  }
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop
 80040b8:	372c      	adds	r7, #44	; 0x2c
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bc80      	pop	{r7}
 80040be:	4770      	bx	lr
 80040c0:	40010400 	.word	0x40010400

080040c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	887b      	ldrh	r3, [r7, #2]
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
 80040e0:	e001      	b.n	80040e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3714      	adds	r7, #20
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bc80      	pop	{r7}
 80040f0:	4770      	bx	lr

080040f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b083      	sub	sp, #12
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
 80040fa:	460b      	mov	r3, r1
 80040fc:	807b      	strh	r3, [r7, #2]
 80040fe:	4613      	mov	r3, r2
 8004100:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004102:	787b      	ldrb	r3, [r7, #1]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d003      	beq.n	8004110 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004108:	887a      	ldrh	r2, [r7, #2]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800410e:	e003      	b.n	8004118 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004110:	887b      	ldrh	r3, [r7, #2]
 8004112:	041a      	lsls	r2, r3, #16
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	611a      	str	r2, [r3, #16]
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	bc80      	pop	{r7}
 8004120:	4770      	bx	lr
	...

08004124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d101      	bne.n	8004136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e12b      	b.n	800438e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fe fe7c 	bl	8002e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2224      	movs	r2, #36	; 0x24
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 0201 	bic.w	r2, r2, #1
 8004166:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004176:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004186:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004188:	f001 f842 	bl	8005210 <HAL_RCC_GetPCLK1Freq>
 800418c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	4a81      	ldr	r2, [pc, #516]	; (8004398 <HAL_I2C_Init+0x274>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d807      	bhi.n	80041a8 <HAL_I2C_Init+0x84>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	4a80      	ldr	r2, [pc, #512]	; (800439c <HAL_I2C_Init+0x278>)
 800419c:	4293      	cmp	r3, r2
 800419e:	bf94      	ite	ls
 80041a0:	2301      	movls	r3, #1
 80041a2:	2300      	movhi	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	e006      	b.n	80041b6 <HAL_I2C_Init+0x92>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4a7d      	ldr	r2, [pc, #500]	; (80043a0 <HAL_I2C_Init+0x27c>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	bf94      	ite	ls
 80041b0:	2301      	movls	r3, #1
 80041b2:	2300      	movhi	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e0e7      	b.n	800438e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	4a78      	ldr	r2, [pc, #480]	; (80043a4 <HAL_I2C_Init+0x280>)
 80041c2:	fba2 2303 	umull	r2, r3, r2, r3
 80041c6:	0c9b      	lsrs	r3, r3, #18
 80041c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	430a      	orrs	r2, r1
 80041dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	4a6a      	ldr	r2, [pc, #424]	; (8004398 <HAL_I2C_Init+0x274>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d802      	bhi.n	80041f8 <HAL_I2C_Init+0xd4>
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	3301      	adds	r3, #1
 80041f6:	e009      	b.n	800420c <HAL_I2C_Init+0xe8>
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
 8004202:	4a69      	ldr	r2, [pc, #420]	; (80043a8 <HAL_I2C_Init+0x284>)
 8004204:	fba2 2303 	umull	r2, r3, r2, r3
 8004208:	099b      	lsrs	r3, r3, #6
 800420a:	3301      	adds	r3, #1
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6812      	ldr	r2, [r2, #0]
 8004210:	430b      	orrs	r3, r1
 8004212:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800421e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	495c      	ldr	r1, [pc, #368]	; (8004398 <HAL_I2C_Init+0x274>)
 8004228:	428b      	cmp	r3, r1
 800422a:	d819      	bhi.n	8004260 <HAL_I2C_Init+0x13c>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	1e59      	subs	r1, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	005b      	lsls	r3, r3, #1
 8004236:	fbb1 f3f3 	udiv	r3, r1, r3
 800423a:	1c59      	adds	r1, r3, #1
 800423c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004240:	400b      	ands	r3, r1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d00a      	beq.n	800425c <HAL_I2C_Init+0x138>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1e59      	subs	r1, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	fbb1 f3f3 	udiv	r3, r1, r3
 8004254:	3301      	adds	r3, #1
 8004256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425a:	e051      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 800425c:	2304      	movs	r3, #4
 800425e:	e04f      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d111      	bne.n	800428c <HAL_I2C_Init+0x168>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1e58      	subs	r0, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6859      	ldr	r1, [r3, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	440b      	add	r3, r1
 8004276:	fbb0 f3f3 	udiv	r3, r0, r3
 800427a:	3301      	adds	r3, #1
 800427c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004280:	2b00      	cmp	r3, #0
 8004282:	bf0c      	ite	eq
 8004284:	2301      	moveq	r3, #1
 8004286:	2300      	movne	r3, #0
 8004288:	b2db      	uxtb	r3, r3
 800428a:	e012      	b.n	80042b2 <HAL_I2C_Init+0x18e>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	1e58      	subs	r0, r3, #1
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6859      	ldr	r1, [r3, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	440b      	add	r3, r1
 800429a:	0099      	lsls	r1, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	fbb0 f3f3 	udiv	r3, r0, r3
 80042a2:	3301      	adds	r3, #1
 80042a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_I2C_Init+0x196>
 80042b6:	2301      	movs	r3, #1
 80042b8:	e022      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10e      	bne.n	80042e0 <HAL_I2C_Init+0x1bc>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	1e58      	subs	r0, r3, #1
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6859      	ldr	r1, [r3, #4]
 80042ca:	460b      	mov	r3, r1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	440b      	add	r3, r1
 80042d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80042d4:	3301      	adds	r3, #1
 80042d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042de:	e00f      	b.n	8004300 <HAL_I2C_Init+0x1dc>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	1e58      	subs	r0, r3, #1
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6859      	ldr	r1, [r3, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	440b      	add	r3, r1
 80042ee:	0099      	lsls	r1, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042f6:	3301      	adds	r3, #1
 80042f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	6809      	ldr	r1, [r1, #0]
 8004304:	4313      	orrs	r3, r2
 8004306:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800432e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6911      	ldr	r1, [r2, #16]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68d2      	ldr	r2, [r2, #12]
 800433a:	4311      	orrs	r1, r2
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6812      	ldr	r2, [r2, #0]
 8004340:	430b      	orrs	r3, r1
 8004342:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	695a      	ldr	r2, [r3, #20]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0201 	orr.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	000186a0 	.word	0x000186a0
 800439c:	001e847f 	.word	0x001e847f
 80043a0:	003d08ff 	.word	0x003d08ff
 80043a4:	431bde83 	.word	0x431bde83
 80043a8:	10624dd3 	.word	0x10624dd3

080043ac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b088      	sub	sp, #32
 80043b0:	af02      	add	r7, sp, #8
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	4608      	mov	r0, r1
 80043b6:	4611      	mov	r1, r2
 80043b8:	461a      	mov	r2, r3
 80043ba:	4603      	mov	r3, r0
 80043bc:	817b      	strh	r3, [r7, #10]
 80043be:	460b      	mov	r3, r1
 80043c0:	813b      	strh	r3, [r7, #8]
 80043c2:	4613      	mov	r3, r2
 80043c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043c6:	f7fe ff65 	bl	8003294 <HAL_GetTick>
 80043ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b20      	cmp	r3, #32
 80043d6:	f040 80d9 	bne.w	800458c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	2319      	movs	r3, #25
 80043e0:	2201      	movs	r2, #1
 80043e2:	496d      	ldr	r1, [pc, #436]	; (8004598 <HAL_I2C_Mem_Write+0x1ec>)
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f971 	bl	80046cc <I2C_WaitOnFlagUntilTimeout>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
 80043f2:	e0cc      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_I2C_Mem_Write+0x56>
 80043fe:	2302      	movs	r3, #2
 8004400:	e0c5      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b01      	cmp	r3, #1
 8004416:	d007      	beq.n	8004428 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004436:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2221      	movs	r2, #33	; 0x21
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2240      	movs	r2, #64	; 0x40
 8004444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a3a      	ldr	r2, [r7, #32]
 8004452:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004458:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800445e:	b29a      	uxth	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4a4d      	ldr	r2, [pc, #308]	; (800459c <HAL_I2C_Mem_Write+0x1f0>)
 8004468:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800446a:	88f8      	ldrh	r0, [r7, #6]
 800446c:	893a      	ldrh	r2, [r7, #8]
 800446e:	8979      	ldrh	r1, [r7, #10]
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	9301      	str	r3, [sp, #4]
 8004474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004476:	9300      	str	r3, [sp, #0]
 8004478:	4603      	mov	r3, r0
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 f890 	bl	80045a0 <I2C_RequestMemoryWrite>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d052      	beq.n	800452c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e081      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f000 fa36 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00d      	beq.n	80044b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d107      	bne.n	80044b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e06b      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	781a      	ldrb	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c6:	1c5a      	adds	r2, r3, #1
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044dc:	b29b      	uxth	r3, r3
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d11b      	bne.n	800452c <HAL_I2C_Mem_Write+0x180>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d017      	beq.n	800452c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	781a      	ldrb	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1aa      	bne.n	800448a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f000 fa29 	bl	8004990 <I2C_WaitOnBTFFlagUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00d      	beq.n	8004560 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004548:	2b04      	cmp	r3, #4
 800454a:	d107      	bne.n	800455c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800455a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e016      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800456e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2220      	movs	r2, #32
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	e000      	b.n	800458e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
  }
}
 800458e:	4618      	mov	r0, r3
 8004590:	3718      	adds	r7, #24
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	00100002 	.word	0x00100002
 800459c:	ffff0000 	.word	0xffff0000

080045a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	461a      	mov	r2, r3
 80045ae:	4603      	mov	r3, r0
 80045b0:	817b      	strh	r3, [r7, #10]
 80045b2:	460b      	mov	r3, r1
 80045b4:	813b      	strh	r3, [r7, #8]
 80045b6:	4613      	mov	r3, r2
 80045b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045cc:	9300      	str	r3, [sp, #0]
 80045ce:	6a3b      	ldr	r3, [r7, #32]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 f878 	bl	80046cc <I2C_WaitOnFlagUntilTimeout>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00d      	beq.n	80045fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f0:	d103      	bne.n	80045fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e05f      	b.n	80046be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045fe:	897b      	ldrh	r3, [r7, #10]
 8004600:	b2db      	uxtb	r3, r3
 8004602:	461a      	mov	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800460c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800460e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004610:	6a3a      	ldr	r2, [r7, #32]
 8004612:	492d      	ldr	r1, [pc, #180]	; (80046c8 <I2C_RequestMemoryWrite+0x128>)
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f8d3 	bl	80047c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e04c      	b.n	80046be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004624:	2300      	movs	r3, #0
 8004626:	617b      	str	r3, [r7, #20]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800463a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800463c:	6a39      	ldr	r1, [r7, #32]
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f000 f95e 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00d      	beq.n	8004666 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	2b04      	cmp	r3, #4
 8004650:	d107      	bne.n	8004662 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004660:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e02b      	b.n	80046be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	2b01      	cmp	r3, #1
 800466a:	d105      	bne.n	8004678 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800466c:	893b      	ldrh	r3, [r7, #8]
 800466e:	b2da      	uxtb	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	611a      	str	r2, [r3, #16]
 8004676:	e021      	b.n	80046bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004678:	893b      	ldrh	r3, [r7, #8]
 800467a:	0a1b      	lsrs	r3, r3, #8
 800467c:	b29b      	uxth	r3, r3
 800467e:	b2da      	uxtb	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004686:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004688:	6a39      	ldr	r1, [r7, #32]
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f000 f938 	bl	8004900 <I2C_WaitOnTXEFlagUntilTimeout>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00d      	beq.n	80046b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	2b04      	cmp	r3, #4
 800469c:	d107      	bne.n	80046ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e005      	b.n	80046be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046b2:	893b      	ldrh	r3, [r7, #8]
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3718      	adds	r7, #24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	00010002 	.word	0x00010002

080046cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	603b      	str	r3, [r7, #0]
 80046d8:	4613      	mov	r3, r2
 80046da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046dc:	e048      	b.n	8004770 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e4:	d044      	beq.n	8004770 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046e6:	f7fe fdd5 	bl	8003294 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d139      	bne.n	8004770 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	0c1b      	lsrs	r3, r3, #16
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b01      	cmp	r3, #1
 8004704:	d10d      	bne.n	8004722 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	43da      	mvns	r2, r3
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	4013      	ands	r3, r2
 8004712:	b29b      	uxth	r3, r3
 8004714:	2b00      	cmp	r3, #0
 8004716:	bf0c      	ite	eq
 8004718:	2301      	moveq	r3, #1
 800471a:	2300      	movne	r3, #0
 800471c:	b2db      	uxtb	r3, r3
 800471e:	461a      	mov	r2, r3
 8004720:	e00c      	b.n	800473c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	43da      	mvns	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	429a      	cmp	r2, r3
 8004740:	d116      	bne.n	8004770 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	f043 0220 	orr.w	r2, r3, #32
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e023      	b.n	80047b8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	0c1b      	lsrs	r3, r3, #16
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d10d      	bne.n	8004796 <I2C_WaitOnFlagUntilTimeout+0xca>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	43da      	mvns	r2, r3
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	4013      	ands	r3, r2
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	461a      	mov	r2, r3
 8004794:	e00c      	b.n	80047b0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	43da      	mvns	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d093      	beq.n	80046de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
 80047cc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047ce:	e071      	b.n	80048b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047de:	d123      	bne.n	8004828 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047ee:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004814:	f043 0204 	orr.w	r2, r3, #4
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e067      	b.n	80048f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482e:	d041      	beq.n	80048b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004830:	f7fe fd30 	bl	8003294 <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	429a      	cmp	r2, r3
 800483e:	d302      	bcc.n	8004846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d136      	bne.n	80048b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b01      	cmp	r3, #1
 800484e:	d10c      	bne.n	800486a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	43da      	mvns	r2, r3
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	4013      	ands	r3, r2
 800485c:	b29b      	uxth	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	bf14      	ite	ne
 8004862:	2301      	movne	r3, #1
 8004864:	2300      	moveq	r3, #0
 8004866:	b2db      	uxtb	r3, r3
 8004868:	e00b      	b.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	43da      	mvns	r2, r3
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4013      	ands	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	bf14      	ite	ne
 800487c:	2301      	movne	r3, #1
 800487e:	2300      	moveq	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d016      	beq.n	80048b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a0:	f043 0220 	orr.w	r2, r3, #32
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e021      	b.n	80048f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	0c1b      	lsrs	r3, r3, #16
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d10c      	bne.n	80048d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	43da      	mvns	r2, r3
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	4013      	ands	r3, r2
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bf14      	ite	ne
 80048d0:	2301      	movne	r3, #1
 80048d2:	2300      	moveq	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	e00b      	b.n	80048f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	43da      	mvns	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4013      	ands	r3, r2
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bf14      	ite	ne
 80048ea:	2301      	movne	r3, #1
 80048ec:	2300      	moveq	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	f47f af6d 	bne.w	80047d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b084      	sub	sp, #16
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800490c:	e034      	b.n	8004978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f000 f886 	bl	8004a20 <I2C_IsAcknowledgeFailed>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e034      	b.n	8004988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004924:	d028      	beq.n	8004978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004926:	f7fe fcb5 	bl	8003294 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	429a      	cmp	r2, r3
 8004934:	d302      	bcc.n	800493c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d11d      	bne.n	8004978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004946:	2b80      	cmp	r3, #128	; 0x80
 8004948:	d016      	beq.n	8004978 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2220      	movs	r2, #32
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004964:	f043 0220 	orr.w	r2, r3, #32
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e007      	b.n	8004988 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004982:	2b80      	cmp	r3, #128	; 0x80
 8004984:	d1c3      	bne.n	800490e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800499c:	e034      	b.n	8004a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 f83e 	bl	8004a20 <I2C_IsAcknowledgeFailed>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e034      	b.n	8004a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d028      	beq.n	8004a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b6:	f7fe fc6d 	bl	8003294 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d302      	bcc.n	80049cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d11d      	bne.n	8004a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d016      	beq.n	8004a08 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	f043 0220 	orr.w	r2, r3, #32
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e007      	b.n	8004a18 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f003 0304 	and.w	r3, r3, #4
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	d1c3      	bne.n	800499e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	695b      	ldr	r3, [r3, #20]
 8004a2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a36:	d11b      	bne.n	8004a70 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a40:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	f043 0204 	orr.w	r2, r3, #4
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e000      	b.n	8004a72 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr

08004a7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e272      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	f000 8087 	beq.w	8004baa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a9c:	4b92      	ldr	r3, [pc, #584]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f003 030c 	and.w	r3, r3, #12
 8004aa4:	2b04      	cmp	r3, #4
 8004aa6:	d00c      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004aa8:	4b8f      	ldr	r3, [pc, #572]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f003 030c 	and.w	r3, r3, #12
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d112      	bne.n	8004ada <HAL_RCC_OscConfig+0x5e>
 8004ab4:	4b8c      	ldr	r3, [pc, #560]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac0:	d10b      	bne.n	8004ada <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac2:	4b89      	ldr	r3, [pc, #548]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d06c      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x12c>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d168      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e24c      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ae2:	d106      	bne.n	8004af2 <HAL_RCC_OscConfig+0x76>
 8004ae4:	4b80      	ldr	r3, [pc, #512]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a7f      	ldr	r2, [pc, #508]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	e02e      	b.n	8004b50 <HAL_RCC_OscConfig+0xd4>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0x98>
 8004afa:	4b7b      	ldr	r3, [pc, #492]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a7a      	ldr	r2, [pc, #488]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	4b78      	ldr	r3, [pc, #480]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a77      	ldr	r2, [pc, #476]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b10:	6013      	str	r3, [r2, #0]
 8004b12:	e01d      	b.n	8004b50 <HAL_RCC_OscConfig+0xd4>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCC_OscConfig+0xbc>
 8004b1e:	4b72      	ldr	r3, [pc, #456]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a71      	ldr	r2, [pc, #452]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b28:	6013      	str	r3, [r2, #0]
 8004b2a:	4b6f      	ldr	r3, [pc, #444]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a6e      	ldr	r2, [pc, #440]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b34:	6013      	str	r3, [r2, #0]
 8004b36:	e00b      	b.n	8004b50 <HAL_RCC_OscConfig+0xd4>
 8004b38:	4b6b      	ldr	r3, [pc, #428]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a6a      	ldr	r2, [pc, #424]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b42:	6013      	str	r3, [r2, #0]
 8004b44:	4b68      	ldr	r3, [pc, #416]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a67      	ldr	r2, [pc, #412]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d013      	beq.n	8004b80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b58:	f7fe fb9c 	bl	8003294 <HAL_GetTick>
 8004b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	e008      	b.n	8004b72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b60:	f7fe fb98 	bl	8003294 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b64      	cmp	r3, #100	; 0x64
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e200      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b72:	4b5d      	ldr	r3, [pc, #372]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0xe4>
 8004b7e:	e014      	b.n	8004baa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b80:	f7fe fb88 	bl	8003294 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b88:	f7fe fb84 	bl	8003294 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b64      	cmp	r3, #100	; 0x64
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e1ec      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b9a:	4b53      	ldr	r3, [pc, #332]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1f0      	bne.n	8004b88 <HAL_RCC_OscConfig+0x10c>
 8004ba6:	e000      	b.n	8004baa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d063      	beq.n	8004c7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bb6:	4b4c      	ldr	r3, [pc, #304]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f003 030c 	and.w	r3, r3, #12
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00b      	beq.n	8004bda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004bc2:	4b49      	ldr	r3, [pc, #292]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f003 030c 	and.w	r3, r3, #12
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d11c      	bne.n	8004c08 <HAL_RCC_OscConfig+0x18c>
 8004bce:	4b46      	ldr	r3, [pc, #280]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d116      	bne.n	8004c08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bda:	4b43      	ldr	r3, [pc, #268]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x176>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d001      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e1c0      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf2:	4b3d      	ldr	r3, [pc, #244]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	4939      	ldr	r1, [pc, #228]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c06:	e03a      	b.n	8004c7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d020      	beq.n	8004c52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c10:	4b36      	ldr	r3, [pc, #216]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c12:	2201      	movs	r2, #1
 8004c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c16:	f7fe fb3d 	bl	8003294 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c1e:	f7fe fb39 	bl	8003294 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e1a1      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c30:	4b2d      	ldr	r3, [pc, #180]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d0f0      	beq.n	8004c1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c3c:	4b2a      	ldr	r3, [pc, #168]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	4927      	ldr	r1, [pc, #156]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	600b      	str	r3, [r1, #0]
 8004c50:	e015      	b.n	8004c7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c52:	4b26      	ldr	r3, [pc, #152]	; (8004cec <HAL_RCC_OscConfig+0x270>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c58:	f7fe fb1c 	bl	8003294 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c60:	f7fe fb18 	bl	8003294 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e180      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c72:	4b1d      	ldr	r3, [pc, #116]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f0      	bne.n	8004c60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d03a      	beq.n	8004d00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d019      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c92:	4b17      	ldr	r3, [pc, #92]	; (8004cf0 <HAL_RCC_OscConfig+0x274>)
 8004c94:	2201      	movs	r2, #1
 8004c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c98:	f7fe fafc 	bl	8003294 <HAL_GetTick>
 8004c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca0:	f7fe faf8 	bl	8003294 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e160      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cb2:	4b0d      	ldr	r3, [pc, #52]	; (8004ce8 <HAL_RCC_OscConfig+0x26c>)
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0f0      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004cbe:	2001      	movs	r0, #1
 8004cc0:	f000 face 	bl	8005260 <RCC_Delay>
 8004cc4:	e01c      	b.n	8004d00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cc6:	4b0a      	ldr	r3, [pc, #40]	; (8004cf0 <HAL_RCC_OscConfig+0x274>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ccc:	f7fe fae2 	bl	8003294 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd2:	e00f      	b.n	8004cf4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cd4:	f7fe fade 	bl	8003294 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	d908      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e146      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
 8004ce6:	bf00      	nop
 8004ce8:	40021000 	.word	0x40021000
 8004cec:	42420000 	.word	0x42420000
 8004cf0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cf4:	4b92      	ldr	r3, [pc, #584]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1e9      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80a6 	beq.w	8004e5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d12:	4b8b      	ldr	r3, [pc, #556]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d14:	69db      	ldr	r3, [r3, #28]
 8004d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d10d      	bne.n	8004d3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d1e:	4b88      	ldr	r3, [pc, #544]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	4a87      	ldr	r2, [pc, #540]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d28:	61d3      	str	r3, [r2, #28]
 8004d2a:	4b85      	ldr	r3, [pc, #532]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d32:	60bb      	str	r3, [r7, #8]
 8004d34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d36:	2301      	movs	r3, #1
 8004d38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3a:	4b82      	ldr	r3, [pc, #520]	; (8004f44 <HAL_RCC_OscConfig+0x4c8>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d118      	bne.n	8004d78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d46:	4b7f      	ldr	r3, [pc, #508]	; (8004f44 <HAL_RCC_OscConfig+0x4c8>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a7e      	ldr	r2, [pc, #504]	; (8004f44 <HAL_RCC_OscConfig+0x4c8>)
 8004d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d52:	f7fe fa9f 	bl	8003294 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5a:	f7fe fa9b 	bl	8003294 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b64      	cmp	r3, #100	; 0x64
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e103      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d6c:	4b75      	ldr	r3, [pc, #468]	; (8004f44 <HAL_RCC_OscConfig+0x4c8>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d0f0      	beq.n	8004d5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d106      	bne.n	8004d8e <HAL_RCC_OscConfig+0x312>
 8004d80:	4b6f      	ldr	r3, [pc, #444]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	4a6e      	ldr	r2, [pc, #440]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	6213      	str	r3, [r2, #32]
 8004d8c:	e02d      	b.n	8004dea <HAL_RCC_OscConfig+0x36e>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d10c      	bne.n	8004db0 <HAL_RCC_OscConfig+0x334>
 8004d96:	4b6a      	ldr	r3, [pc, #424]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	4a69      	ldr	r2, [pc, #420]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004d9c:	f023 0301 	bic.w	r3, r3, #1
 8004da0:	6213      	str	r3, [r2, #32]
 8004da2:	4b67      	ldr	r3, [pc, #412]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	4a66      	ldr	r2, [pc, #408]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004da8:	f023 0304 	bic.w	r3, r3, #4
 8004dac:	6213      	str	r3, [r2, #32]
 8004dae:	e01c      	b.n	8004dea <HAL_RCC_OscConfig+0x36e>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	2b05      	cmp	r3, #5
 8004db6:	d10c      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x356>
 8004db8:	4b61      	ldr	r3, [pc, #388]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	4a60      	ldr	r2, [pc, #384]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dbe:	f043 0304 	orr.w	r3, r3, #4
 8004dc2:	6213      	str	r3, [r2, #32]
 8004dc4:	4b5e      	ldr	r3, [pc, #376]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dc6:	6a1b      	ldr	r3, [r3, #32]
 8004dc8:	4a5d      	ldr	r2, [pc, #372]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dca:	f043 0301 	orr.w	r3, r3, #1
 8004dce:	6213      	str	r3, [r2, #32]
 8004dd0:	e00b      	b.n	8004dea <HAL_RCC_OscConfig+0x36e>
 8004dd2:	4b5b      	ldr	r3, [pc, #364]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	4a5a      	ldr	r2, [pc, #360]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004dd8:	f023 0301 	bic.w	r3, r3, #1
 8004ddc:	6213      	str	r3, [r2, #32]
 8004dde:	4b58      	ldr	r3, [pc, #352]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	4a57      	ldr	r2, [pc, #348]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004de4:	f023 0304 	bic.w	r3, r3, #4
 8004de8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d015      	beq.n	8004e1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004df2:	f7fe fa4f 	bl	8003294 <HAL_GetTick>
 8004df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004df8:	e00a      	b.n	8004e10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dfa:	f7fe fa4b 	bl	8003294 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e0b1      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e10:	4b4b      	ldr	r3, [pc, #300]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0ee      	beq.n	8004dfa <HAL_RCC_OscConfig+0x37e>
 8004e1c:	e014      	b.n	8004e48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e1e:	f7fe fa39 	bl	8003294 <HAL_GetTick>
 8004e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e24:	e00a      	b.n	8004e3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e26:	f7fe fa35 	bl	8003294 <HAL_GetTick>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	1ad3      	subs	r3, r2, r3
 8004e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d901      	bls.n	8004e3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e09b      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e3c:	4b40      	ldr	r3, [pc, #256]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1ee      	bne.n	8004e26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e48:	7dfb      	ldrb	r3, [r7, #23]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d105      	bne.n	8004e5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e4e:	4b3c      	ldr	r3, [pc, #240]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	4a3b      	ldr	r2, [pc, #236]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69db      	ldr	r3, [r3, #28]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 8087 	beq.w	8004f72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e64:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f003 030c 	and.w	r3, r3, #12
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d061      	beq.n	8004f34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d146      	bne.n	8004f06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e78:	4b33      	ldr	r3, [pc, #204]	; (8004f48 <HAL_RCC_OscConfig+0x4cc>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e7e:	f7fe fa09 	bl	8003294 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e86:	f7fe fa05 	bl	8003294 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e06d      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e98:	4b29      	ldr	r3, [pc, #164]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1f0      	bne.n	8004e86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eac:	d108      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004eae:	4b24      	ldr	r3, [pc, #144]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	4921      	ldr	r1, [pc, #132]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ec0:	4b1f      	ldr	r3, [pc, #124]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a19      	ldr	r1, [r3, #32]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	491b      	ldr	r1, [pc, #108]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	; (8004f48 <HAL_RCC_OscConfig+0x4cc>)
 8004eda:	2201      	movs	r2, #1
 8004edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ede:	f7fe f9d9 	bl	8003294 <HAL_GetTick>
 8004ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ee4:	e008      	b.n	8004ef8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee6:	f7fe f9d5 	bl	8003294 <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e03d      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ef8:	4b11      	ldr	r3, [pc, #68]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d0f0      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x46a>
 8004f04:	e035      	b.n	8004f72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f06:	4b10      	ldr	r3, [pc, #64]	; (8004f48 <HAL_RCC_OscConfig+0x4cc>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0c:	f7fe f9c2 	bl	8003294 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f12:	e008      	b.n	8004f26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f14:	f7fe f9be 	bl	8003294 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	2b02      	cmp	r3, #2
 8004f20:	d901      	bls.n	8004f26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e026      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f26:	4b06      	ldr	r3, [pc, #24]	; (8004f40 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1f0      	bne.n	8004f14 <HAL_RCC_OscConfig+0x498>
 8004f32:	e01e      	b.n	8004f72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	69db      	ldr	r3, [r3, #28]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	e019      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
 8004f40:	40021000 	.word	0x40021000
 8004f44:	40007000 	.word	0x40007000
 8004f48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	; (8004f7c <HAL_RCC_OscConfig+0x500>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d106      	bne.n	8004f6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d001      	beq.n	8004f72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3718      	adds	r7, #24
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40021000 	.word	0x40021000

08004f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e0d0      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f94:	4b6a      	ldr	r3, [pc, #424]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0307 	and.w	r3, r3, #7
 8004f9c:	683a      	ldr	r2, [r7, #0]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d910      	bls.n	8004fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fa2:	4b67      	ldr	r3, [pc, #412]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 0207 	bic.w	r2, r3, #7
 8004faa:	4965      	ldr	r1, [pc, #404]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fb2:	4b63      	ldr	r3, [pc, #396]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	683a      	ldr	r2, [r7, #0]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d001      	beq.n	8004fc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e0b8      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d020      	beq.n	8005012 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fdc:	4b59      	ldr	r3, [pc, #356]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	4a58      	ldr	r2, [pc, #352]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004fe6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0308 	and.w	r3, r3, #8
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ff4:	4b53      	ldr	r3, [pc, #332]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	4a52      	ldr	r2, [pc, #328]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8004ffa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004ffe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005000:	4b50      	ldr	r3, [pc, #320]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	494d      	ldr	r1, [pc, #308]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 800500e:	4313      	orrs	r3, r2
 8005010:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 0301 	and.w	r3, r3, #1
 800501a:	2b00      	cmp	r3, #0
 800501c:	d040      	beq.n	80050a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d107      	bne.n	8005036 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005026:	4b47      	ldr	r3, [pc, #284]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d115      	bne.n	800505e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e07f      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	2b02      	cmp	r3, #2
 800503c:	d107      	bne.n	800504e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800503e:	4b41      	ldr	r3, [pc, #260]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d109      	bne.n	800505e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e073      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800504e:	4b3d      	ldr	r3, [pc, #244]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e06b      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800505e:	4b39      	ldr	r3, [pc, #228]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f023 0203 	bic.w	r2, r3, #3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	4936      	ldr	r1, [pc, #216]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 800506c:	4313      	orrs	r3, r2
 800506e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005070:	f7fe f910 	bl	8003294 <HAL_GetTick>
 8005074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005076:	e00a      	b.n	800508e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005078:	f7fe f90c 	bl	8003294 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	f241 3288 	movw	r2, #5000	; 0x1388
 8005086:	4293      	cmp	r3, r2
 8005088:	d901      	bls.n	800508e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e053      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800508e:	4b2d      	ldr	r3, [pc, #180]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f003 020c 	and.w	r2, r3, #12
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	429a      	cmp	r2, r3
 800509e:	d1eb      	bne.n	8005078 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80050a0:	4b27      	ldr	r3, [pc, #156]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d210      	bcs.n	80050d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ae:	4b24      	ldr	r3, [pc, #144]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f023 0207 	bic.w	r2, r3, #7
 80050b6:	4922      	ldr	r1, [pc, #136]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050be:	4b20      	ldr	r3, [pc, #128]	; (8005140 <HAL_RCC_ClockConfig+0x1c0>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0307 	and.w	r3, r3, #7
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d001      	beq.n	80050d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e032      	b.n	8005136 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0304 	and.w	r3, r3, #4
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d008      	beq.n	80050ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050dc:	4b19      	ldr	r3, [pc, #100]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	4916      	ldr	r1, [pc, #88]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 0308 	and.w	r3, r3, #8
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d009      	beq.n	800510e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050fa:	4b12      	ldr	r3, [pc, #72]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	490e      	ldr	r1, [pc, #56]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 800510a:	4313      	orrs	r3, r2
 800510c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800510e:	f000 f821 	bl	8005154 <HAL_RCC_GetSysClockFreq>
 8005112:	4602      	mov	r2, r0
 8005114:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <HAL_RCC_ClockConfig+0x1c4>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	091b      	lsrs	r3, r3, #4
 800511a:	f003 030f 	and.w	r3, r3, #15
 800511e:	490a      	ldr	r1, [pc, #40]	; (8005148 <HAL_RCC_ClockConfig+0x1c8>)
 8005120:	5ccb      	ldrb	r3, [r1, r3]
 8005122:	fa22 f303 	lsr.w	r3, r2, r3
 8005126:	4a09      	ldr	r2, [pc, #36]	; (800514c <HAL_RCC_ClockConfig+0x1cc>)
 8005128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800512a:	4b09      	ldr	r3, [pc, #36]	; (8005150 <HAL_RCC_ClockConfig+0x1d0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4618      	mov	r0, r3
 8005130:	f7fe f86e 	bl	8003210 <HAL_InitTick>

  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	40022000 	.word	0x40022000
 8005144:	40021000 	.word	0x40021000
 8005148:	0800a960 	.word	0x0800a960
 800514c:	20000024 	.word	0x20000024
 8005150:	20000028 	.word	0x20000028

08005154 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800515a:	2300      	movs	r3, #0
 800515c:	60fb      	str	r3, [r7, #12]
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
 8005162:	2300      	movs	r3, #0
 8005164:	617b      	str	r3, [r7, #20]
 8005166:	2300      	movs	r3, #0
 8005168:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800516a:	2300      	movs	r3, #0
 800516c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800516e:	4b1e      	ldr	r3, [pc, #120]	; (80051e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 030c 	and.w	r3, r3, #12
 800517a:	2b04      	cmp	r3, #4
 800517c:	d002      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0x30>
 800517e:	2b08      	cmp	r3, #8
 8005180:	d003      	beq.n	800518a <HAL_RCC_GetSysClockFreq+0x36>
 8005182:	e027      	b.n	80051d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005184:	4b19      	ldr	r3, [pc, #100]	; (80051ec <HAL_RCC_GetSysClockFreq+0x98>)
 8005186:	613b      	str	r3, [r7, #16]
      break;
 8005188:	e027      	b.n	80051da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	0c9b      	lsrs	r3, r3, #18
 800518e:	f003 030f 	and.w	r3, r3, #15
 8005192:	4a17      	ldr	r2, [pc, #92]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005194:	5cd3      	ldrb	r3, [r2, r3]
 8005196:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d010      	beq.n	80051c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051a2:	4b11      	ldr	r3, [pc, #68]	; (80051e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	0c5b      	lsrs	r3, r3, #17
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	4a11      	ldr	r2, [pc, #68]	; (80051f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80051ae:	5cd3      	ldrb	r3, [r2, r3]
 80051b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a0d      	ldr	r2, [pc, #52]	; (80051ec <HAL_RCC_GetSysClockFreq+0x98>)
 80051b6:	fb03 f202 	mul.w	r2, r3, r2
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	e004      	b.n	80051ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a0c      	ldr	r2, [pc, #48]	; (80051f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80051c8:	fb02 f303 	mul.w	r3, r2, r3
 80051cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	613b      	str	r3, [r7, #16]
      break;
 80051d2:	e002      	b.n	80051da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051d4:	4b05      	ldr	r3, [pc, #20]	; (80051ec <HAL_RCC_GetSysClockFreq+0x98>)
 80051d6:	613b      	str	r3, [r7, #16]
      break;
 80051d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051da:	693b      	ldr	r3, [r7, #16]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	371c      	adds	r7, #28
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	40021000 	.word	0x40021000
 80051ec:	007a1200 	.word	0x007a1200
 80051f0:	0800a978 	.word	0x0800a978
 80051f4:	0800a988 	.word	0x0800a988
 80051f8:	003d0900 	.word	0x003d0900

080051fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005200:	4b02      	ldr	r3, [pc, #8]	; (800520c <HAL_RCC_GetHCLKFreq+0x10>)
 8005202:	681b      	ldr	r3, [r3, #0]
}
 8005204:	4618      	mov	r0, r3
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr
 800520c:	20000024 	.word	0x20000024

08005210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005214:	f7ff fff2 	bl	80051fc <HAL_RCC_GetHCLKFreq>
 8005218:	4602      	mov	r2, r0
 800521a:	4b05      	ldr	r3, [pc, #20]	; (8005230 <HAL_RCC_GetPCLK1Freq+0x20>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	0a1b      	lsrs	r3, r3, #8
 8005220:	f003 0307 	and.w	r3, r3, #7
 8005224:	4903      	ldr	r1, [pc, #12]	; (8005234 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005226:	5ccb      	ldrb	r3, [r1, r3]
 8005228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800522c:	4618      	mov	r0, r3
 800522e:	bd80      	pop	{r7, pc}
 8005230:	40021000 	.word	0x40021000
 8005234:	0800a970 	.word	0x0800a970

08005238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800523c:	f7ff ffde 	bl	80051fc <HAL_RCC_GetHCLKFreq>
 8005240:	4602      	mov	r2, r0
 8005242:	4b05      	ldr	r3, [pc, #20]	; (8005258 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	0adb      	lsrs	r3, r3, #11
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	4903      	ldr	r1, [pc, #12]	; (800525c <HAL_RCC_GetPCLK2Freq+0x24>)
 800524e:	5ccb      	ldrb	r3, [r1, r3]
 8005250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005254:	4618      	mov	r0, r3
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40021000 	.word	0x40021000
 800525c:	0800a970 	.word	0x0800a970

08005260 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005268:	4b0a      	ldr	r3, [pc, #40]	; (8005294 <RCC_Delay+0x34>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a0a      	ldr	r2, [pc, #40]	; (8005298 <RCC_Delay+0x38>)
 800526e:	fba2 2303 	umull	r2, r3, r2, r3
 8005272:	0a5b      	lsrs	r3, r3, #9
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	fb02 f303 	mul.w	r3, r2, r3
 800527a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800527c:	bf00      	nop
  }
  while (Delay --);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	1e5a      	subs	r2, r3, #1
 8005282:	60fa      	str	r2, [r7, #12]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d1f9      	bne.n	800527c <RCC_Delay+0x1c>
}
 8005288:	bf00      	nop
 800528a:	bf00      	nop
 800528c:	3714      	adds	r7, #20
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr
 8005294:	20000024 	.word	0x20000024
 8005298:	10624dd3 	.word	0x10624dd3

0800529c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80052a4:	2300      	movs	r3, #0
 80052a6:	613b      	str	r3, [r7, #16]
 80052a8:	2300      	movs	r3, #0
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d07d      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80052b8:	2300      	movs	r3, #0
 80052ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052bc:	4b4f      	ldr	r3, [pc, #316]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052be:	69db      	ldr	r3, [r3, #28]
 80052c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10d      	bne.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052c8:	4b4c      	ldr	r3, [pc, #304]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ca:	69db      	ldr	r3, [r3, #28]
 80052cc:	4a4b      	ldr	r2, [pc, #300]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d2:	61d3      	str	r3, [r2, #28]
 80052d4:	4b49      	ldr	r3, [pc, #292]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052d6:	69db      	ldr	r3, [r3, #28]
 80052d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052dc:	60bb      	str	r3, [r7, #8]
 80052de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052e0:	2301      	movs	r3, #1
 80052e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	4b46      	ldr	r3, [pc, #280]	; (8005400 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d118      	bne.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052f0:	4b43      	ldr	r3, [pc, #268]	; (8005400 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a42      	ldr	r2, [pc, #264]	; (8005400 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052fc:	f7fd ffca 	bl	8003294 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005302:	e008      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005304:	f7fd ffc6 	bl	8003294 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b64      	cmp	r3, #100	; 0x64
 8005310:	d901      	bls.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e06d      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005316:	4b3a      	ldr	r3, [pc, #232]	; (8005400 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531e:	2b00      	cmp	r3, #0
 8005320:	d0f0      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005322:	4b36      	ldr	r3, [pc, #216]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800532a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d02e      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	429a      	cmp	r2, r3
 800533e:	d027      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005340:	4b2e      	ldr	r3, [pc, #184]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005348:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800534a:	4b2e      	ldr	r3, [pc, #184]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800534c:	2201      	movs	r2, #1
 800534e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005350:	4b2c      	ldr	r3, [pc, #176]	; (8005404 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005352:	2200      	movs	r2, #0
 8005354:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005356:	4a29      	ldr	r2, [pc, #164]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d014      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005366:	f7fd ff95 	bl	8003294 <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800536c:	e00a      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800536e:	f7fd ff91 	bl	8003294 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	f241 3288 	movw	r2, #5000	; 0x1388
 800537c:	4293      	cmp	r3, r2
 800537e:	d901      	bls.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e036      	b.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005384:	4b1d      	ldr	r3, [pc, #116]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d0ee      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005390:	4b1a      	ldr	r3, [pc, #104]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	4917      	ldr	r1, [pc, #92]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80053a2:	7dfb      	ldrb	r3, [r7, #23]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d105      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a8:	4b14      	ldr	r3, [pc, #80]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	4a13      	ldr	r2, [pc, #76]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053c0:	4b0e      	ldr	r3, [pc, #56]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	490b      	ldr	r1, [pc, #44]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0310 	and.w	r3, r3, #16
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053de:	4b07      	ldr	r3, [pc, #28]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	4904      	ldr	r1, [pc, #16]	; (80053fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	40021000 	.word	0x40021000
 8005400:	40007000 	.word	0x40007000
 8005404:	42420440 	.word	0x42420440

08005408 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005410:	2300      	movs	r3, #0
 8005412:	617b      	str	r3, [r7, #20]
 8005414:	2300      	movs	r3, #0
 8005416:	61fb      	str	r3, [r7, #28]
 8005418:	2300      	movs	r3, #0
 800541a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800541c:	2300      	movs	r3, #0
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	2300      	movs	r3, #0
 8005422:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b10      	cmp	r3, #16
 8005428:	d00a      	beq.n	8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b10      	cmp	r3, #16
 800542e:	f200 808a 	bhi.w	8005546 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d045      	beq.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b02      	cmp	r3, #2
 800543c:	d075      	beq.n	800552a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800543e:	e082      	b.n	8005546 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8005440:	4b46      	ldr	r3, [pc, #280]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005446:	4b45      	ldr	r3, [pc, #276]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d07b      	beq.n	800554a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	0c9b      	lsrs	r3, r3, #18
 8005456:	f003 030f 	and.w	r3, r3, #15
 800545a:	4a41      	ldr	r2, [pc, #260]	; (8005560 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800545c:	5cd3      	ldrb	r3, [r2, r3]
 800545e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005466:	2b00      	cmp	r3, #0
 8005468:	d015      	beq.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800546a:	4b3c      	ldr	r3, [pc, #240]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	0c5b      	lsrs	r3, r3, #17
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	4a3b      	ldr	r2, [pc, #236]	; (8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8005476:	5cd3      	ldrb	r3, [r2, r3]
 8005478:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00d      	beq.n	80054a0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005484:	4a38      	ldr	r2, [pc, #224]	; (8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	fbb2 f2f3 	udiv	r2, r2, r3
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	fb02 f303 	mul.w	r3, r2, r3
 8005492:	61fb      	str	r3, [r7, #28]
 8005494:	e004      	b.n	80054a0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	4a34      	ldr	r2, [pc, #208]	; (800556c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800549a:	fb02 f303 	mul.w	r3, r2, r3
 800549e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80054a0:	4b2e      	ldr	r3, [pc, #184]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054ac:	d102      	bne.n	80054b4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	61bb      	str	r3, [r7, #24]
      break;
 80054b2:	e04a      	b.n	800554a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	4a2d      	ldr	r2, [pc, #180]	; (8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80054ba:	fba2 2303 	umull	r2, r3, r2, r3
 80054be:	085b      	lsrs	r3, r3, #1
 80054c0:	61bb      	str	r3, [r7, #24]
      break;
 80054c2:	e042      	b.n	800554a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80054c4:	4b25      	ldr	r3, [pc, #148]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054d4:	d108      	bne.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80054e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054e4:	61bb      	str	r3, [r7, #24]
 80054e6:	e01f      	b.n	8005528 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054f2:	d109      	bne.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80054f4:	4b19      	ldr	r3, [pc, #100]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005500:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005504:	61bb      	str	r3, [r7, #24]
 8005506:	e00f      	b.n	8005528 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800550e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005512:	d11c      	bne.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005514:	4b11      	ldr	r3, [pc, #68]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d016      	beq.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005520:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005524:	61bb      	str	r3, [r7, #24]
      break;
 8005526:	e012      	b.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005528:	e011      	b.n	800554e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800552a:	f7ff fe85 	bl	8005238 <HAL_RCC_GetPCLK2Freq>
 800552e:	4602      	mov	r2, r0
 8005530:	4b0a      	ldr	r3, [pc, #40]	; (800555c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	0b9b      	lsrs	r3, r3, #14
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	3301      	adds	r3, #1
 800553c:	005b      	lsls	r3, r3, #1
 800553e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005542:	61bb      	str	r3, [r7, #24]
      break;
 8005544:	e004      	b.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005546:	bf00      	nop
 8005548:	e002      	b.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800554a:	bf00      	nop
 800554c:	e000      	b.n	8005550 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800554e:	bf00      	nop
    }
  }
  return (frequency);
 8005550:	69bb      	ldr	r3, [r7, #24]
}
 8005552:	4618      	mov	r0, r3
 8005554:	3720      	adds	r7, #32
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	40021000 	.word	0x40021000
 8005560:	0800a98c 	.word	0x0800a98c
 8005564:	0800a99c 	.word	0x0800a99c
 8005568:	007a1200 	.word	0x007a1200
 800556c:	003d0900 	.word	0x003d0900
 8005570:	aaaaaaab 	.word	0xaaaaaaab

08005574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e041      	b.n	800560a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d106      	bne.n	80055a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f7fd fca4 	bl	8002ee8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	4610      	mov	r0, r2
 80055b4:	f000 fb60 	bl	8005c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3708      	adds	r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b01      	cmp	r3, #1
 8005626:	d001      	beq.n	800562c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e032      	b.n	8005692 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a18      	ldr	r2, [pc, #96]	; (800569c <HAL_TIM_Base_Start+0x88>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d00e      	beq.n	800565c <HAL_TIM_Base_Start+0x48>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005646:	d009      	beq.n	800565c <HAL_TIM_Base_Start+0x48>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a14      	ldr	r2, [pc, #80]	; (80056a0 <HAL_TIM_Base_Start+0x8c>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d004      	beq.n	800565c <HAL_TIM_Base_Start+0x48>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a13      	ldr	r2, [pc, #76]	; (80056a4 <HAL_TIM_Base_Start+0x90>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d111      	bne.n	8005680 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0307 	and.w	r3, r3, #7
 8005666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b06      	cmp	r3, #6
 800566c:	d010      	beq.n	8005690 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0201 	orr.w	r2, r2, #1
 800567c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567e:	e007      	b.n	8005690 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	bc80      	pop	{r7}
 800569a:	4770      	bx	lr
 800569c:	40012c00 	.word	0x40012c00
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800

080056a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d001      	beq.n	80056c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e03a      	b.n	8005736 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68da      	ldr	r2, [r3, #12]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f042 0201 	orr.w	r2, r2, #1
 80056d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a18      	ldr	r2, [pc, #96]	; (8005740 <HAL_TIM_Base_Start_IT+0x98>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d00e      	beq.n	8005700 <HAL_TIM_Base_Start_IT+0x58>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ea:	d009      	beq.n	8005700 <HAL_TIM_Base_Start_IT+0x58>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a14      	ldr	r2, [pc, #80]	; (8005744 <HAL_TIM_Base_Start_IT+0x9c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d004      	beq.n	8005700 <HAL_TIM_Base_Start_IT+0x58>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a13      	ldr	r2, [pc, #76]	; (8005748 <HAL_TIM_Base_Start_IT+0xa0>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d111      	bne.n	8005724 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f003 0307 	and.w	r3, r3, #7
 800570a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2b06      	cmp	r3, #6
 8005710:	d010      	beq.n	8005734 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f042 0201 	orr.w	r2, r2, #1
 8005720:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005722:	e007      	b.n	8005734 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f042 0201 	orr.w	r2, r2, #1
 8005732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr
 8005740:	40012c00 	.word	0x40012c00
 8005744:	40000400 	.word	0x40000400
 8005748:	40000800 	.word	0x40000800

0800574c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d109      	bne.n	8005770 <HAL_TIM_PWM_Start+0x24>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	bf14      	ite	ne
 8005768:	2301      	movne	r3, #1
 800576a:	2300      	moveq	r3, #0
 800576c:	b2db      	uxtb	r3, r3
 800576e:	e022      	b.n	80057b6 <HAL_TIM_PWM_Start+0x6a>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b04      	cmp	r3, #4
 8005774:	d109      	bne.n	800578a <HAL_TIM_PWM_Start+0x3e>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b01      	cmp	r3, #1
 8005780:	bf14      	ite	ne
 8005782:	2301      	movne	r3, #1
 8005784:	2300      	moveq	r3, #0
 8005786:	b2db      	uxtb	r3, r3
 8005788:	e015      	b.n	80057b6 <HAL_TIM_PWM_Start+0x6a>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	2b08      	cmp	r3, #8
 800578e:	d109      	bne.n	80057a4 <HAL_TIM_PWM_Start+0x58>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	bf14      	ite	ne
 800579c:	2301      	movne	r3, #1
 800579e:	2300      	moveq	r3, #0
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	e008      	b.n	80057b6 <HAL_TIM_PWM_Start+0x6a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	bf14      	ite	ne
 80057b0:	2301      	movne	r3, #1
 80057b2:	2300      	moveq	r3, #0
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d001      	beq.n	80057be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e05e      	b.n	800587c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d104      	bne.n	80057ce <HAL_TIM_PWM_Start+0x82>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057cc:	e013      	b.n	80057f6 <HAL_TIM_PWM_Start+0xaa>
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d104      	bne.n	80057de <HAL_TIM_PWM_Start+0x92>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057dc:	e00b      	b.n	80057f6 <HAL_TIM_PWM_Start+0xaa>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d104      	bne.n	80057ee <HAL_TIM_PWM_Start+0xa2>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2202      	movs	r2, #2
 80057e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057ec:	e003      	b.n	80057f6 <HAL_TIM_PWM_Start+0xaa>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2202      	movs	r2, #2
 80057f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2201      	movs	r2, #1
 80057fc:	6839      	ldr	r1, [r7, #0]
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 fb32 	bl	8005e68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a1e      	ldr	r2, [pc, #120]	; (8005884 <HAL_TIM_PWM_Start+0x138>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d107      	bne.n	800581e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800581c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a18      	ldr	r2, [pc, #96]	; (8005884 <HAL_TIM_PWM_Start+0x138>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00e      	beq.n	8005846 <HAL_TIM_PWM_Start+0xfa>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005830:	d009      	beq.n	8005846 <HAL_TIM_PWM_Start+0xfa>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a14      	ldr	r2, [pc, #80]	; (8005888 <HAL_TIM_PWM_Start+0x13c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d004      	beq.n	8005846 <HAL_TIM_PWM_Start+0xfa>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a12      	ldr	r2, [pc, #72]	; (800588c <HAL_TIM_PWM_Start+0x140>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d111      	bne.n	800586a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	f003 0307 	and.w	r3, r3, #7
 8005850:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2b06      	cmp	r3, #6
 8005856:	d010      	beq.n	800587a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005868:	e007      	b.n	800587a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 0201 	orr.w	r2, r2, #1
 8005878:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3710      	adds	r7, #16
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	40012c00 	.word	0x40012c00
 8005888:	40000400 	.word	0x40000400
 800588c:	40000800 	.word	0x40000800

08005890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d122      	bne.n	80058ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f003 0302 	and.w	r3, r3, #2
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d11b      	bne.n	80058ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0202 	mvn.w	r2, #2
 80058bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2201      	movs	r2, #1
 80058c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d003      	beq.n	80058da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f9b4 	bl	8005c40 <HAL_TIM_IC_CaptureCallback>
 80058d8:	e005      	b.n	80058e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f9a7 	bl	8005c2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f9b6 	bl	8005c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d122      	bne.n	8005940 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b04      	cmp	r3, #4
 8005906:	d11b      	bne.n	8005940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f06f 0204 	mvn.w	r2, #4
 8005910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2202      	movs	r2, #2
 8005916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f98a 	bl	8005c40 <HAL_TIM_IC_CaptureCallback>
 800592c:	e005      	b.n	800593a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f97d 	bl	8005c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f98c 	bl	8005c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	f003 0308 	and.w	r3, r3, #8
 800594a:	2b08      	cmp	r3, #8
 800594c:	d122      	bne.n	8005994 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f003 0308 	and.w	r3, r3, #8
 8005958:	2b08      	cmp	r3, #8
 800595a:	d11b      	bne.n	8005994 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0208 	mvn.w	r2, #8
 8005964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2204      	movs	r2, #4
 800596a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69db      	ldr	r3, [r3, #28]
 8005972:	f003 0303 	and.w	r3, r3, #3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f960 	bl	8005c40 <HAL_TIM_IC_CaptureCallback>
 8005980:	e005      	b.n	800598e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f953 	bl	8005c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f962 	bl	8005c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	f003 0310 	and.w	r3, r3, #16
 800599e:	2b10      	cmp	r3, #16
 80059a0:	d122      	bne.n	80059e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	f003 0310 	and.w	r3, r3, #16
 80059ac:	2b10      	cmp	r3, #16
 80059ae:	d11b      	bne.n	80059e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f06f 0210 	mvn.w	r2, #16
 80059b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2208      	movs	r2, #8
 80059be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	69db      	ldr	r3, [r3, #28]
 80059c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f936 	bl	8005c40 <HAL_TIM_IC_CaptureCallback>
 80059d4:	e005      	b.n	80059e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f929 	bl	8005c2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f938 	bl	8005c52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d10e      	bne.n	8005a14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f003 0301 	and.w	r3, r3, #1
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d107      	bne.n	8005a14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f06f 0201 	mvn.w	r2, #1
 8005a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7fb fb5e 	bl	80010d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a1e:	2b80      	cmp	r3, #128	; 0x80
 8005a20:	d10e      	bne.n	8005a40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a2c:	2b80      	cmp	r3, #128	; 0x80
 8005a2e:	d107      	bne.n	8005a40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 fa9f 	bl	8005f7e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691b      	ldr	r3, [r3, #16]
 8005a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4a:	2b40      	cmp	r3, #64	; 0x40
 8005a4c:	d10e      	bne.n	8005a6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a58:	2b40      	cmp	r3, #64	; 0x40
 8005a5a:	d107      	bne.n	8005a6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f8fc 	bl	8005c64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	f003 0320 	and.w	r3, r3, #32
 8005a76:	2b20      	cmp	r3, #32
 8005a78:	d10e      	bne.n	8005a98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	f003 0320 	and.w	r3, r3, #32
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	d107      	bne.n	8005a98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f06f 0220 	mvn.w	r2, #32
 8005a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 fa6a 	bl	8005f6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a98:	bf00      	nop
 8005a9a:	3708      	adds	r7, #8
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d101      	bne.n	8005abc <HAL_TIM_ConfigClockSource+0x1c>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e0b4      	b.n	8005c26 <HAL_TIM_ConfigClockSource+0x186>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ae2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005af4:	d03e      	beq.n	8005b74 <HAL_TIM_ConfigClockSource+0xd4>
 8005af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005afa:	f200 8087 	bhi.w	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005afe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b02:	f000 8086 	beq.w	8005c12 <HAL_TIM_ConfigClockSource+0x172>
 8005b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b0a:	d87f      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b70      	cmp	r3, #112	; 0x70
 8005b0e:	d01a      	beq.n	8005b46 <HAL_TIM_ConfigClockSource+0xa6>
 8005b10:	2b70      	cmp	r3, #112	; 0x70
 8005b12:	d87b      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b60      	cmp	r3, #96	; 0x60
 8005b16:	d050      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x11a>
 8005b18:	2b60      	cmp	r3, #96	; 0x60
 8005b1a:	d877      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b50      	cmp	r3, #80	; 0x50
 8005b1e:	d03c      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0xfa>
 8005b20:	2b50      	cmp	r3, #80	; 0x50
 8005b22:	d873      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b40      	cmp	r3, #64	; 0x40
 8005b26:	d058      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x13a>
 8005b28:	2b40      	cmp	r3, #64	; 0x40
 8005b2a:	d86f      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b2c:	2b30      	cmp	r3, #48	; 0x30
 8005b2e:	d064      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x15a>
 8005b30:	2b30      	cmp	r3, #48	; 0x30
 8005b32:	d86b      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b34:	2b20      	cmp	r3, #32
 8005b36:	d060      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x15a>
 8005b38:	2b20      	cmp	r3, #32
 8005b3a:	d867      	bhi.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d05c      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x15a>
 8005b40:	2b10      	cmp	r3, #16
 8005b42:	d05a      	beq.n	8005bfa <HAL_TIM_ConfigClockSource+0x15a>
 8005b44:	e062      	b.n	8005c0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b56:	f000 f968 	bl	8005e2a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	609a      	str	r2, [r3, #8]
      break;
 8005b72:	e04f      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b84:	f000 f951 	bl	8005e2a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	689a      	ldr	r2, [r3, #8]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b96:	609a      	str	r2, [r3, #8]
      break;
 8005b98:	e03c      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f000 f8c8 	bl	8005d3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2150      	movs	r1, #80	; 0x50
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f91f 	bl	8005df6 <TIM_ITRx_SetConfig>
      break;
 8005bb8:	e02c      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f000 f8e6 	bl	8005d98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2160      	movs	r1, #96	; 0x60
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 f90f 	bl	8005df6 <TIM_ITRx_SetConfig>
      break;
 8005bd8:	e01c      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005be6:	461a      	mov	r2, r3
 8005be8:	f000 f8a8 	bl	8005d3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2140      	movs	r1, #64	; 0x40
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f000 f8ff 	bl	8005df6 <TIM_ITRx_SetConfig>
      break;
 8005bf8:	e00c      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4619      	mov	r1, r3
 8005c04:	4610      	mov	r0, r2
 8005c06:	f000 f8f6 	bl	8005df6 <TIM_ITRx_SetConfig>
      break;
 8005c0a:	e003      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c10:	e000      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3710      	adds	r7, #16
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	b083      	sub	sp, #12
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c36:	bf00      	nop
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bc80      	pop	{r7}
 8005c50:	4770      	bx	lr

08005c52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr

08005c64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c6c:	bf00      	nop
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bc80      	pop	{r7}
 8005c74:	4770      	bx	lr
	...

08005c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a29      	ldr	r2, [pc, #164]	; (8005d30 <TIM_Base_SetConfig+0xb8>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d00b      	beq.n	8005ca8 <TIM_Base_SetConfig+0x30>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c96:	d007      	beq.n	8005ca8 <TIM_Base_SetConfig+0x30>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a26      	ldr	r2, [pc, #152]	; (8005d34 <TIM_Base_SetConfig+0xbc>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d003      	beq.n	8005ca8 <TIM_Base_SetConfig+0x30>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a25      	ldr	r2, [pc, #148]	; (8005d38 <TIM_Base_SetConfig+0xc0>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d108      	bne.n	8005cba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a1c      	ldr	r2, [pc, #112]	; (8005d30 <TIM_Base_SetConfig+0xb8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d00b      	beq.n	8005cda <TIM_Base_SetConfig+0x62>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc8:	d007      	beq.n	8005cda <TIM_Base_SetConfig+0x62>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a19      	ldr	r2, [pc, #100]	; (8005d34 <TIM_Base_SetConfig+0xbc>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d003      	beq.n	8005cda <TIM_Base_SetConfig+0x62>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a18      	ldr	r2, [pc, #96]	; (8005d38 <TIM_Base_SetConfig+0xc0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d108      	bne.n	8005cec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	689a      	ldr	r2, [r3, #8]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a07      	ldr	r2, [pc, #28]	; (8005d30 <TIM_Base_SetConfig+0xb8>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d103      	bne.n	8005d20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	691a      	ldr	r2, [r3, #16]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	615a      	str	r2, [r3, #20]
}
 8005d26:	bf00      	nop
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bc80      	pop	{r7}
 8005d2e:	4770      	bx	lr
 8005d30:	40012c00 	.word	0x40012c00
 8005d34:	40000400 	.word	0x40000400
 8005d38:	40000800 	.word	0x40000800

08005d3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	60b9      	str	r1, [r7, #8]
 8005d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	f023 0201 	bic.w	r2, r3, #1
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	011b      	lsls	r3, r3, #4
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f023 030a 	bic.w	r3, r3, #10
 8005d78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	621a      	str	r2, [r3, #32]
}
 8005d8e:	bf00      	nop
 8005d90:	371c      	adds	r7, #28
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr

08005d98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b087      	sub	sp, #28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f023 0210 	bic.w	r2, r3, #16
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	031b      	lsls	r3, r3, #12
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	621a      	str	r2, [r3, #32]
}
 8005dec:	bf00      	nop
 8005dee:	371c      	adds	r7, #28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bc80      	pop	{r7}
 8005df4:	4770      	bx	lr

08005df6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005df6:	b480      	push	{r7}
 8005df8:	b085      	sub	sp, #20
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	f043 0307 	orr.w	r3, r3, #7
 8005e18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	68fa      	ldr	r2, [r7, #12]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bc80      	pop	{r7}
 8005e28:	4770      	bx	lr

08005e2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b087      	sub	sp, #28
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	60f8      	str	r0, [r7, #12]
 8005e32:	60b9      	str	r1, [r7, #8]
 8005e34:	607a      	str	r2, [r7, #4]
 8005e36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	021a      	lsls	r2, r3, #8
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	431a      	orrs	r2, r3
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	609a      	str	r2, [r3, #8]
}
 8005e5e:	bf00      	nop
 8005e60:	371c      	adds	r7, #28
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr

08005e68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	f003 031f 	and.w	r3, r3, #31
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a1a      	ldr	r2, [r3, #32]
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	43db      	mvns	r3, r3
 8005e8a:	401a      	ands	r2, r3
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6a1a      	ldr	r2, [r3, #32]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f003 031f 	and.w	r3, r3, #31
 8005e9a:	6879      	ldr	r1, [r7, #4]
 8005e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea0:	431a      	orrs	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	621a      	str	r2, [r3, #32]
}
 8005ea6:	bf00      	nop
 8005ea8:	371c      	adds	r7, #28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bc80      	pop	{r7}
 8005eae:	4770      	bx	lr

08005eb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d101      	bne.n	8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ec4:	2302      	movs	r3, #2
 8005ec6:	e046      	b.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a16      	ldr	r2, [pc, #88]	; (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00e      	beq.n	8005f2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f14:	d009      	beq.n	8005f2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a12      	ldr	r2, [pc, #72]	; (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d004      	beq.n	8005f2a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a10      	ldr	r2, [pc, #64]	; (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d10c      	bne.n	8005f44 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68ba      	ldr	r2, [r7, #8]
 8005f42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr
 8005f60:	40012c00 	.word	0x40012c00
 8005f64:	40000400 	.word	0x40000400
 8005f68:	40000800 	.word	0x40000800

08005f6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bc80      	pop	{r7}
 8005f7c:	4770      	bx	lr

08005f7e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b083      	sub	sp, #12
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bc80      	pop	{r7}
 8005f8e:	4770      	bx	lr

08005f90 <__cvt>:
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f96:	461f      	mov	r7, r3
 8005f98:	bfbb      	ittet	lt
 8005f9a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005f9e:	461f      	movlt	r7, r3
 8005fa0:	2300      	movge	r3, #0
 8005fa2:	232d      	movlt	r3, #45	; 0x2d
 8005fa4:	b088      	sub	sp, #32
 8005fa6:	4614      	mov	r4, r2
 8005fa8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005faa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005fac:	7013      	strb	r3, [r2, #0]
 8005fae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005fb0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005fb4:	f023 0820 	bic.w	r8, r3, #32
 8005fb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fbc:	d005      	beq.n	8005fca <__cvt+0x3a>
 8005fbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005fc2:	d100      	bne.n	8005fc6 <__cvt+0x36>
 8005fc4:	3501      	adds	r5, #1
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e000      	b.n	8005fcc <__cvt+0x3c>
 8005fca:	2303      	movs	r3, #3
 8005fcc:	aa07      	add	r2, sp, #28
 8005fce:	9204      	str	r2, [sp, #16]
 8005fd0:	aa06      	add	r2, sp, #24
 8005fd2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005fd6:	e9cd 3500 	strd	r3, r5, [sp]
 8005fda:	4622      	mov	r2, r4
 8005fdc:	463b      	mov	r3, r7
 8005fde:	f000 fe9b 	bl	8006d18 <_dtoa_r>
 8005fe2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fe6:	4606      	mov	r6, r0
 8005fe8:	d102      	bne.n	8005ff0 <__cvt+0x60>
 8005fea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fec:	07db      	lsls	r3, r3, #31
 8005fee:	d522      	bpl.n	8006036 <__cvt+0xa6>
 8005ff0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ff4:	eb06 0905 	add.w	r9, r6, r5
 8005ff8:	d110      	bne.n	800601c <__cvt+0x8c>
 8005ffa:	7833      	ldrb	r3, [r6, #0]
 8005ffc:	2b30      	cmp	r3, #48	; 0x30
 8005ffe:	d10a      	bne.n	8006016 <__cvt+0x86>
 8006000:	2200      	movs	r2, #0
 8006002:	2300      	movs	r3, #0
 8006004:	4620      	mov	r0, r4
 8006006:	4639      	mov	r1, r7
 8006008:	f7fa fcce 	bl	80009a8 <__aeabi_dcmpeq>
 800600c:	b918      	cbnz	r0, 8006016 <__cvt+0x86>
 800600e:	f1c5 0501 	rsb	r5, r5, #1
 8006012:	f8ca 5000 	str.w	r5, [sl]
 8006016:	f8da 3000 	ldr.w	r3, [sl]
 800601a:	4499      	add	r9, r3
 800601c:	2200      	movs	r2, #0
 800601e:	2300      	movs	r3, #0
 8006020:	4620      	mov	r0, r4
 8006022:	4639      	mov	r1, r7
 8006024:	f7fa fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8006028:	b108      	cbz	r0, 800602e <__cvt+0x9e>
 800602a:	f8cd 901c 	str.w	r9, [sp, #28]
 800602e:	2230      	movs	r2, #48	; 0x30
 8006030:	9b07      	ldr	r3, [sp, #28]
 8006032:	454b      	cmp	r3, r9
 8006034:	d307      	bcc.n	8006046 <__cvt+0xb6>
 8006036:	4630      	mov	r0, r6
 8006038:	9b07      	ldr	r3, [sp, #28]
 800603a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800603c:	1b9b      	subs	r3, r3, r6
 800603e:	6013      	str	r3, [r2, #0]
 8006040:	b008      	add	sp, #32
 8006042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006046:	1c59      	adds	r1, r3, #1
 8006048:	9107      	str	r1, [sp, #28]
 800604a:	701a      	strb	r2, [r3, #0]
 800604c:	e7f0      	b.n	8006030 <__cvt+0xa0>

0800604e <__exponent>:
 800604e:	4603      	mov	r3, r0
 8006050:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006052:	2900      	cmp	r1, #0
 8006054:	f803 2b02 	strb.w	r2, [r3], #2
 8006058:	bfb6      	itet	lt
 800605a:	222d      	movlt	r2, #45	; 0x2d
 800605c:	222b      	movge	r2, #43	; 0x2b
 800605e:	4249      	neglt	r1, r1
 8006060:	2909      	cmp	r1, #9
 8006062:	7042      	strb	r2, [r0, #1]
 8006064:	dd2a      	ble.n	80060bc <__exponent+0x6e>
 8006066:	f10d 0207 	add.w	r2, sp, #7
 800606a:	4617      	mov	r7, r2
 800606c:	260a      	movs	r6, #10
 800606e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006072:	4694      	mov	ip, r2
 8006074:	fb06 1415 	mls	r4, r6, r5, r1
 8006078:	3430      	adds	r4, #48	; 0x30
 800607a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800607e:	460c      	mov	r4, r1
 8006080:	2c63      	cmp	r4, #99	; 0x63
 8006082:	4629      	mov	r1, r5
 8006084:	f102 32ff 	add.w	r2, r2, #4294967295
 8006088:	dcf1      	bgt.n	800606e <__exponent+0x20>
 800608a:	3130      	adds	r1, #48	; 0x30
 800608c:	f1ac 0402 	sub.w	r4, ip, #2
 8006090:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006094:	4622      	mov	r2, r4
 8006096:	1c41      	adds	r1, r0, #1
 8006098:	42ba      	cmp	r2, r7
 800609a:	d30a      	bcc.n	80060b2 <__exponent+0x64>
 800609c:	f10d 0209 	add.w	r2, sp, #9
 80060a0:	eba2 020c 	sub.w	r2, r2, ip
 80060a4:	42bc      	cmp	r4, r7
 80060a6:	bf88      	it	hi
 80060a8:	2200      	movhi	r2, #0
 80060aa:	4413      	add	r3, r2
 80060ac:	1a18      	subs	r0, r3, r0
 80060ae:	b003      	add	sp, #12
 80060b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060b2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80060b6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80060ba:	e7ed      	b.n	8006098 <__exponent+0x4a>
 80060bc:	2330      	movs	r3, #48	; 0x30
 80060be:	3130      	adds	r1, #48	; 0x30
 80060c0:	7083      	strb	r3, [r0, #2]
 80060c2:	70c1      	strb	r1, [r0, #3]
 80060c4:	1d03      	adds	r3, r0, #4
 80060c6:	e7f1      	b.n	80060ac <__exponent+0x5e>

080060c8 <_printf_float>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	b091      	sub	sp, #68	; 0x44
 80060ce:	460c      	mov	r4, r1
 80060d0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80060d4:	4616      	mov	r6, r2
 80060d6:	461f      	mov	r7, r3
 80060d8:	4605      	mov	r5, r0
 80060da:	f000 fcff 	bl	8006adc <_localeconv_r>
 80060de:	6803      	ldr	r3, [r0, #0]
 80060e0:	4618      	mov	r0, r3
 80060e2:	9309      	str	r3, [sp, #36]	; 0x24
 80060e4:	f7fa f834 	bl	8000150 <strlen>
 80060e8:	2300      	movs	r3, #0
 80060ea:	930e      	str	r3, [sp, #56]	; 0x38
 80060ec:	f8d8 3000 	ldr.w	r3, [r8]
 80060f0:	900a      	str	r0, [sp, #40]	; 0x28
 80060f2:	3307      	adds	r3, #7
 80060f4:	f023 0307 	bic.w	r3, r3, #7
 80060f8:	f103 0208 	add.w	r2, r3, #8
 80060fc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006100:	f8d4 b000 	ldr.w	fp, [r4]
 8006104:	f8c8 2000 	str.w	r2, [r8]
 8006108:	e9d3 a800 	ldrd	sl, r8, [r3]
 800610c:	4652      	mov	r2, sl
 800610e:	4643      	mov	r3, r8
 8006110:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006114:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006118:	930b      	str	r3, [sp, #44]	; 0x2c
 800611a:	f04f 32ff 	mov.w	r2, #4294967295
 800611e:	4650      	mov	r0, sl
 8006120:	4b9c      	ldr	r3, [pc, #624]	; (8006394 <_printf_float+0x2cc>)
 8006122:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006124:	f7fa fc72 	bl	8000a0c <__aeabi_dcmpun>
 8006128:	bb70      	cbnz	r0, 8006188 <_printf_float+0xc0>
 800612a:	f04f 32ff 	mov.w	r2, #4294967295
 800612e:	4650      	mov	r0, sl
 8006130:	4b98      	ldr	r3, [pc, #608]	; (8006394 <_printf_float+0x2cc>)
 8006132:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006134:	f7fa fc4c 	bl	80009d0 <__aeabi_dcmple>
 8006138:	bb30      	cbnz	r0, 8006188 <_printf_float+0xc0>
 800613a:	2200      	movs	r2, #0
 800613c:	2300      	movs	r3, #0
 800613e:	4650      	mov	r0, sl
 8006140:	4641      	mov	r1, r8
 8006142:	f7fa fc3b 	bl	80009bc <__aeabi_dcmplt>
 8006146:	b110      	cbz	r0, 800614e <_printf_float+0x86>
 8006148:	232d      	movs	r3, #45	; 0x2d
 800614a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800614e:	4a92      	ldr	r2, [pc, #584]	; (8006398 <_printf_float+0x2d0>)
 8006150:	4b92      	ldr	r3, [pc, #584]	; (800639c <_printf_float+0x2d4>)
 8006152:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006156:	bf94      	ite	ls
 8006158:	4690      	movls	r8, r2
 800615a:	4698      	movhi	r8, r3
 800615c:	2303      	movs	r3, #3
 800615e:	f04f 0a00 	mov.w	sl, #0
 8006162:	6123      	str	r3, [r4, #16]
 8006164:	f02b 0304 	bic.w	r3, fp, #4
 8006168:	6023      	str	r3, [r4, #0]
 800616a:	4633      	mov	r3, r6
 800616c:	4621      	mov	r1, r4
 800616e:	4628      	mov	r0, r5
 8006170:	9700      	str	r7, [sp, #0]
 8006172:	aa0f      	add	r2, sp, #60	; 0x3c
 8006174:	f000 f9d6 	bl	8006524 <_printf_common>
 8006178:	3001      	adds	r0, #1
 800617a:	f040 8090 	bne.w	800629e <_printf_float+0x1d6>
 800617e:	f04f 30ff 	mov.w	r0, #4294967295
 8006182:	b011      	add	sp, #68	; 0x44
 8006184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006188:	4652      	mov	r2, sl
 800618a:	4643      	mov	r3, r8
 800618c:	4650      	mov	r0, sl
 800618e:	4641      	mov	r1, r8
 8006190:	f7fa fc3c 	bl	8000a0c <__aeabi_dcmpun>
 8006194:	b148      	cbz	r0, 80061aa <_printf_float+0xe2>
 8006196:	f1b8 0f00 	cmp.w	r8, #0
 800619a:	bfb8      	it	lt
 800619c:	232d      	movlt	r3, #45	; 0x2d
 800619e:	4a80      	ldr	r2, [pc, #512]	; (80063a0 <_printf_float+0x2d8>)
 80061a0:	bfb8      	it	lt
 80061a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80061a6:	4b7f      	ldr	r3, [pc, #508]	; (80063a4 <_printf_float+0x2dc>)
 80061a8:	e7d3      	b.n	8006152 <_printf_float+0x8a>
 80061aa:	6863      	ldr	r3, [r4, #4]
 80061ac:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	d142      	bne.n	800623a <_printf_float+0x172>
 80061b4:	2306      	movs	r3, #6
 80061b6:	6063      	str	r3, [r4, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	9206      	str	r2, [sp, #24]
 80061bc:	aa0e      	add	r2, sp, #56	; 0x38
 80061be:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80061c2:	aa0d      	add	r2, sp, #52	; 0x34
 80061c4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80061c8:	9203      	str	r2, [sp, #12]
 80061ca:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80061ce:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80061d2:	6023      	str	r3, [r4, #0]
 80061d4:	6863      	ldr	r3, [r4, #4]
 80061d6:	4652      	mov	r2, sl
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	4628      	mov	r0, r5
 80061dc:	4643      	mov	r3, r8
 80061de:	910b      	str	r1, [sp, #44]	; 0x2c
 80061e0:	f7ff fed6 	bl	8005f90 <__cvt>
 80061e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061e6:	4680      	mov	r8, r0
 80061e8:	2947      	cmp	r1, #71	; 0x47
 80061ea:	990d      	ldr	r1, [sp, #52]	; 0x34
 80061ec:	d108      	bne.n	8006200 <_printf_float+0x138>
 80061ee:	1cc8      	adds	r0, r1, #3
 80061f0:	db02      	blt.n	80061f8 <_printf_float+0x130>
 80061f2:	6863      	ldr	r3, [r4, #4]
 80061f4:	4299      	cmp	r1, r3
 80061f6:	dd40      	ble.n	800627a <_printf_float+0x1b2>
 80061f8:	f1a9 0902 	sub.w	r9, r9, #2
 80061fc:	fa5f f989 	uxtb.w	r9, r9
 8006200:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006204:	d81f      	bhi.n	8006246 <_printf_float+0x17e>
 8006206:	464a      	mov	r2, r9
 8006208:	3901      	subs	r1, #1
 800620a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800620e:	910d      	str	r1, [sp, #52]	; 0x34
 8006210:	f7ff ff1d 	bl	800604e <__exponent>
 8006214:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006216:	4682      	mov	sl, r0
 8006218:	1813      	adds	r3, r2, r0
 800621a:	2a01      	cmp	r2, #1
 800621c:	6123      	str	r3, [r4, #16]
 800621e:	dc02      	bgt.n	8006226 <_printf_float+0x15e>
 8006220:	6822      	ldr	r2, [r4, #0]
 8006222:	07d2      	lsls	r2, r2, #31
 8006224:	d501      	bpl.n	800622a <_printf_float+0x162>
 8006226:	3301      	adds	r3, #1
 8006228:	6123      	str	r3, [r4, #16]
 800622a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800622e:	2b00      	cmp	r3, #0
 8006230:	d09b      	beq.n	800616a <_printf_float+0xa2>
 8006232:	232d      	movs	r3, #45	; 0x2d
 8006234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006238:	e797      	b.n	800616a <_printf_float+0xa2>
 800623a:	2947      	cmp	r1, #71	; 0x47
 800623c:	d1bc      	bne.n	80061b8 <_printf_float+0xf0>
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1ba      	bne.n	80061b8 <_printf_float+0xf0>
 8006242:	2301      	movs	r3, #1
 8006244:	e7b7      	b.n	80061b6 <_printf_float+0xee>
 8006246:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800624a:	d118      	bne.n	800627e <_printf_float+0x1b6>
 800624c:	2900      	cmp	r1, #0
 800624e:	6863      	ldr	r3, [r4, #4]
 8006250:	dd0b      	ble.n	800626a <_printf_float+0x1a2>
 8006252:	6121      	str	r1, [r4, #16]
 8006254:	b913      	cbnz	r3, 800625c <_printf_float+0x194>
 8006256:	6822      	ldr	r2, [r4, #0]
 8006258:	07d0      	lsls	r0, r2, #31
 800625a:	d502      	bpl.n	8006262 <_printf_float+0x19a>
 800625c:	3301      	adds	r3, #1
 800625e:	440b      	add	r3, r1
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	f04f 0a00 	mov.w	sl, #0
 8006266:	65a1      	str	r1, [r4, #88]	; 0x58
 8006268:	e7df      	b.n	800622a <_printf_float+0x162>
 800626a:	b913      	cbnz	r3, 8006272 <_printf_float+0x1aa>
 800626c:	6822      	ldr	r2, [r4, #0]
 800626e:	07d2      	lsls	r2, r2, #31
 8006270:	d501      	bpl.n	8006276 <_printf_float+0x1ae>
 8006272:	3302      	adds	r3, #2
 8006274:	e7f4      	b.n	8006260 <_printf_float+0x198>
 8006276:	2301      	movs	r3, #1
 8006278:	e7f2      	b.n	8006260 <_printf_float+0x198>
 800627a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800627e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006280:	4299      	cmp	r1, r3
 8006282:	db05      	blt.n	8006290 <_printf_float+0x1c8>
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	6121      	str	r1, [r4, #16]
 8006288:	07d8      	lsls	r0, r3, #31
 800628a:	d5ea      	bpl.n	8006262 <_printf_float+0x19a>
 800628c:	1c4b      	adds	r3, r1, #1
 800628e:	e7e7      	b.n	8006260 <_printf_float+0x198>
 8006290:	2900      	cmp	r1, #0
 8006292:	bfcc      	ite	gt
 8006294:	2201      	movgt	r2, #1
 8006296:	f1c1 0202 	rsble	r2, r1, #2
 800629a:	4413      	add	r3, r2
 800629c:	e7e0      	b.n	8006260 <_printf_float+0x198>
 800629e:	6823      	ldr	r3, [r4, #0]
 80062a0:	055a      	lsls	r2, r3, #21
 80062a2:	d407      	bmi.n	80062b4 <_printf_float+0x1ec>
 80062a4:	6923      	ldr	r3, [r4, #16]
 80062a6:	4642      	mov	r2, r8
 80062a8:	4631      	mov	r1, r6
 80062aa:	4628      	mov	r0, r5
 80062ac:	47b8      	blx	r7
 80062ae:	3001      	adds	r0, #1
 80062b0:	d12b      	bne.n	800630a <_printf_float+0x242>
 80062b2:	e764      	b.n	800617e <_printf_float+0xb6>
 80062b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80062b8:	f240 80dd 	bls.w	8006476 <_printf_float+0x3ae>
 80062bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062c0:	2200      	movs	r2, #0
 80062c2:	2300      	movs	r3, #0
 80062c4:	f7fa fb70 	bl	80009a8 <__aeabi_dcmpeq>
 80062c8:	2800      	cmp	r0, #0
 80062ca:	d033      	beq.n	8006334 <_printf_float+0x26c>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4631      	mov	r1, r6
 80062d0:	4628      	mov	r0, r5
 80062d2:	4a35      	ldr	r2, [pc, #212]	; (80063a8 <_printf_float+0x2e0>)
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af51 	beq.w	800617e <_printf_float+0xb6>
 80062dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80062e0:	429a      	cmp	r2, r3
 80062e2:	db02      	blt.n	80062ea <_printf_float+0x222>
 80062e4:	6823      	ldr	r3, [r4, #0]
 80062e6:	07d8      	lsls	r0, r3, #31
 80062e8:	d50f      	bpl.n	800630a <_printf_float+0x242>
 80062ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062ee:	4631      	mov	r1, r6
 80062f0:	4628      	mov	r0, r5
 80062f2:	47b8      	blx	r7
 80062f4:	3001      	adds	r0, #1
 80062f6:	f43f af42 	beq.w	800617e <_printf_float+0xb6>
 80062fa:	f04f 0800 	mov.w	r8, #0
 80062fe:	f104 091a 	add.w	r9, r4, #26
 8006302:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006304:	3b01      	subs	r3, #1
 8006306:	4543      	cmp	r3, r8
 8006308:	dc09      	bgt.n	800631e <_printf_float+0x256>
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	079b      	lsls	r3, r3, #30
 800630e:	f100 8104 	bmi.w	800651a <_printf_float+0x452>
 8006312:	68e0      	ldr	r0, [r4, #12]
 8006314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006316:	4298      	cmp	r0, r3
 8006318:	bfb8      	it	lt
 800631a:	4618      	movlt	r0, r3
 800631c:	e731      	b.n	8006182 <_printf_float+0xba>
 800631e:	2301      	movs	r3, #1
 8006320:	464a      	mov	r2, r9
 8006322:	4631      	mov	r1, r6
 8006324:	4628      	mov	r0, r5
 8006326:	47b8      	blx	r7
 8006328:	3001      	adds	r0, #1
 800632a:	f43f af28 	beq.w	800617e <_printf_float+0xb6>
 800632e:	f108 0801 	add.w	r8, r8, #1
 8006332:	e7e6      	b.n	8006302 <_printf_float+0x23a>
 8006334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006336:	2b00      	cmp	r3, #0
 8006338:	dc38      	bgt.n	80063ac <_printf_float+0x2e4>
 800633a:	2301      	movs	r3, #1
 800633c:	4631      	mov	r1, r6
 800633e:	4628      	mov	r0, r5
 8006340:	4a19      	ldr	r2, [pc, #100]	; (80063a8 <_printf_float+0x2e0>)
 8006342:	47b8      	blx	r7
 8006344:	3001      	adds	r0, #1
 8006346:	f43f af1a 	beq.w	800617e <_printf_float+0xb6>
 800634a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800634e:	4313      	orrs	r3, r2
 8006350:	d102      	bne.n	8006358 <_printf_float+0x290>
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	07d9      	lsls	r1, r3, #31
 8006356:	d5d8      	bpl.n	800630a <_printf_float+0x242>
 8006358:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800635c:	4631      	mov	r1, r6
 800635e:	4628      	mov	r0, r5
 8006360:	47b8      	blx	r7
 8006362:	3001      	adds	r0, #1
 8006364:	f43f af0b 	beq.w	800617e <_printf_float+0xb6>
 8006368:	f04f 0900 	mov.w	r9, #0
 800636c:	f104 0a1a 	add.w	sl, r4, #26
 8006370:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006372:	425b      	negs	r3, r3
 8006374:	454b      	cmp	r3, r9
 8006376:	dc01      	bgt.n	800637c <_printf_float+0x2b4>
 8006378:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800637a:	e794      	b.n	80062a6 <_printf_float+0x1de>
 800637c:	2301      	movs	r3, #1
 800637e:	4652      	mov	r2, sl
 8006380:	4631      	mov	r1, r6
 8006382:	4628      	mov	r0, r5
 8006384:	47b8      	blx	r7
 8006386:	3001      	adds	r0, #1
 8006388:	f43f aef9 	beq.w	800617e <_printf_float+0xb6>
 800638c:	f109 0901 	add.w	r9, r9, #1
 8006390:	e7ee      	b.n	8006370 <_printf_float+0x2a8>
 8006392:	bf00      	nop
 8006394:	7fefffff 	.word	0x7fefffff
 8006398:	0800a99e 	.word	0x0800a99e
 800639c:	0800a9a2 	.word	0x0800a9a2
 80063a0:	0800a9a6 	.word	0x0800a9a6
 80063a4:	0800a9aa 	.word	0x0800a9aa
 80063a8:	0800a9ae 	.word	0x0800a9ae
 80063ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063b0:	429a      	cmp	r2, r3
 80063b2:	bfa8      	it	ge
 80063b4:	461a      	movge	r2, r3
 80063b6:	2a00      	cmp	r2, #0
 80063b8:	4691      	mov	r9, r2
 80063ba:	dc37      	bgt.n	800642c <_printf_float+0x364>
 80063bc:	f04f 0b00 	mov.w	fp, #0
 80063c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063c4:	f104 021a 	add.w	r2, r4, #26
 80063c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80063cc:	ebaa 0309 	sub.w	r3, sl, r9
 80063d0:	455b      	cmp	r3, fp
 80063d2:	dc33      	bgt.n	800643c <_printf_float+0x374>
 80063d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063d8:	429a      	cmp	r2, r3
 80063da:	db3b      	blt.n	8006454 <_printf_float+0x38c>
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	07da      	lsls	r2, r3, #31
 80063e0:	d438      	bmi.n	8006454 <_printf_float+0x38c>
 80063e2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80063e6:	eba2 0903 	sub.w	r9, r2, r3
 80063ea:	eba2 020a 	sub.w	r2, r2, sl
 80063ee:	4591      	cmp	r9, r2
 80063f0:	bfa8      	it	ge
 80063f2:	4691      	movge	r9, r2
 80063f4:	f1b9 0f00 	cmp.w	r9, #0
 80063f8:	dc34      	bgt.n	8006464 <_printf_float+0x39c>
 80063fa:	f04f 0800 	mov.w	r8, #0
 80063fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006402:	f104 0a1a 	add.w	sl, r4, #26
 8006406:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800640a:	1a9b      	subs	r3, r3, r2
 800640c:	eba3 0309 	sub.w	r3, r3, r9
 8006410:	4543      	cmp	r3, r8
 8006412:	f77f af7a 	ble.w	800630a <_printf_float+0x242>
 8006416:	2301      	movs	r3, #1
 8006418:	4652      	mov	r2, sl
 800641a:	4631      	mov	r1, r6
 800641c:	4628      	mov	r0, r5
 800641e:	47b8      	blx	r7
 8006420:	3001      	adds	r0, #1
 8006422:	f43f aeac 	beq.w	800617e <_printf_float+0xb6>
 8006426:	f108 0801 	add.w	r8, r8, #1
 800642a:	e7ec      	b.n	8006406 <_printf_float+0x33e>
 800642c:	4613      	mov	r3, r2
 800642e:	4631      	mov	r1, r6
 8006430:	4642      	mov	r2, r8
 8006432:	4628      	mov	r0, r5
 8006434:	47b8      	blx	r7
 8006436:	3001      	adds	r0, #1
 8006438:	d1c0      	bne.n	80063bc <_printf_float+0x2f4>
 800643a:	e6a0      	b.n	800617e <_printf_float+0xb6>
 800643c:	2301      	movs	r3, #1
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	920b      	str	r2, [sp, #44]	; 0x2c
 8006444:	47b8      	blx	r7
 8006446:	3001      	adds	r0, #1
 8006448:	f43f ae99 	beq.w	800617e <_printf_float+0xb6>
 800644c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800644e:	f10b 0b01 	add.w	fp, fp, #1
 8006452:	e7b9      	b.n	80063c8 <_printf_float+0x300>
 8006454:	4631      	mov	r1, r6
 8006456:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800645a:	4628      	mov	r0, r5
 800645c:	47b8      	blx	r7
 800645e:	3001      	adds	r0, #1
 8006460:	d1bf      	bne.n	80063e2 <_printf_float+0x31a>
 8006462:	e68c      	b.n	800617e <_printf_float+0xb6>
 8006464:	464b      	mov	r3, r9
 8006466:	4631      	mov	r1, r6
 8006468:	4628      	mov	r0, r5
 800646a:	eb08 020a 	add.w	r2, r8, sl
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	d1c2      	bne.n	80063fa <_printf_float+0x332>
 8006474:	e683      	b.n	800617e <_printf_float+0xb6>
 8006476:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006478:	2a01      	cmp	r2, #1
 800647a:	dc01      	bgt.n	8006480 <_printf_float+0x3b8>
 800647c:	07db      	lsls	r3, r3, #31
 800647e:	d539      	bpl.n	80064f4 <_printf_float+0x42c>
 8006480:	2301      	movs	r3, #1
 8006482:	4642      	mov	r2, r8
 8006484:	4631      	mov	r1, r6
 8006486:	4628      	mov	r0, r5
 8006488:	47b8      	blx	r7
 800648a:	3001      	adds	r0, #1
 800648c:	f43f ae77 	beq.w	800617e <_printf_float+0xb6>
 8006490:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006494:	4631      	mov	r1, r6
 8006496:	4628      	mov	r0, r5
 8006498:	47b8      	blx	r7
 800649a:	3001      	adds	r0, #1
 800649c:	f43f ae6f 	beq.w	800617e <_printf_float+0xb6>
 80064a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80064ac:	f7fa fa7c 	bl	80009a8 <__aeabi_dcmpeq>
 80064b0:	b9d8      	cbnz	r0, 80064ea <_printf_float+0x422>
 80064b2:	f109 33ff 	add.w	r3, r9, #4294967295
 80064b6:	f108 0201 	add.w	r2, r8, #1
 80064ba:	4631      	mov	r1, r6
 80064bc:	4628      	mov	r0, r5
 80064be:	47b8      	blx	r7
 80064c0:	3001      	adds	r0, #1
 80064c2:	d10e      	bne.n	80064e2 <_printf_float+0x41a>
 80064c4:	e65b      	b.n	800617e <_printf_float+0xb6>
 80064c6:	2301      	movs	r3, #1
 80064c8:	464a      	mov	r2, r9
 80064ca:	4631      	mov	r1, r6
 80064cc:	4628      	mov	r0, r5
 80064ce:	47b8      	blx	r7
 80064d0:	3001      	adds	r0, #1
 80064d2:	f43f ae54 	beq.w	800617e <_printf_float+0xb6>
 80064d6:	f108 0801 	add.w	r8, r8, #1
 80064da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064dc:	3b01      	subs	r3, #1
 80064de:	4543      	cmp	r3, r8
 80064e0:	dcf1      	bgt.n	80064c6 <_printf_float+0x3fe>
 80064e2:	4653      	mov	r3, sl
 80064e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064e8:	e6de      	b.n	80062a8 <_printf_float+0x1e0>
 80064ea:	f04f 0800 	mov.w	r8, #0
 80064ee:	f104 091a 	add.w	r9, r4, #26
 80064f2:	e7f2      	b.n	80064da <_printf_float+0x412>
 80064f4:	2301      	movs	r3, #1
 80064f6:	4642      	mov	r2, r8
 80064f8:	e7df      	b.n	80064ba <_printf_float+0x3f2>
 80064fa:	2301      	movs	r3, #1
 80064fc:	464a      	mov	r2, r9
 80064fe:	4631      	mov	r1, r6
 8006500:	4628      	mov	r0, r5
 8006502:	47b8      	blx	r7
 8006504:	3001      	adds	r0, #1
 8006506:	f43f ae3a 	beq.w	800617e <_printf_float+0xb6>
 800650a:	f108 0801 	add.w	r8, r8, #1
 800650e:	68e3      	ldr	r3, [r4, #12]
 8006510:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006512:	1a5b      	subs	r3, r3, r1
 8006514:	4543      	cmp	r3, r8
 8006516:	dcf0      	bgt.n	80064fa <_printf_float+0x432>
 8006518:	e6fb      	b.n	8006312 <_printf_float+0x24a>
 800651a:	f04f 0800 	mov.w	r8, #0
 800651e:	f104 0919 	add.w	r9, r4, #25
 8006522:	e7f4      	b.n	800650e <_printf_float+0x446>

08006524 <_printf_common>:
 8006524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006528:	4616      	mov	r6, r2
 800652a:	4699      	mov	r9, r3
 800652c:	688a      	ldr	r2, [r1, #8]
 800652e:	690b      	ldr	r3, [r1, #16]
 8006530:	4607      	mov	r7, r0
 8006532:	4293      	cmp	r3, r2
 8006534:	bfb8      	it	lt
 8006536:	4613      	movlt	r3, r2
 8006538:	6033      	str	r3, [r6, #0]
 800653a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800653e:	460c      	mov	r4, r1
 8006540:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006544:	b10a      	cbz	r2, 800654a <_printf_common+0x26>
 8006546:	3301      	adds	r3, #1
 8006548:	6033      	str	r3, [r6, #0]
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	0699      	lsls	r1, r3, #26
 800654e:	bf42      	ittt	mi
 8006550:	6833      	ldrmi	r3, [r6, #0]
 8006552:	3302      	addmi	r3, #2
 8006554:	6033      	strmi	r3, [r6, #0]
 8006556:	6825      	ldr	r5, [r4, #0]
 8006558:	f015 0506 	ands.w	r5, r5, #6
 800655c:	d106      	bne.n	800656c <_printf_common+0x48>
 800655e:	f104 0a19 	add.w	sl, r4, #25
 8006562:	68e3      	ldr	r3, [r4, #12]
 8006564:	6832      	ldr	r2, [r6, #0]
 8006566:	1a9b      	subs	r3, r3, r2
 8006568:	42ab      	cmp	r3, r5
 800656a:	dc2b      	bgt.n	80065c4 <_printf_common+0xa0>
 800656c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006570:	1e13      	subs	r3, r2, #0
 8006572:	6822      	ldr	r2, [r4, #0]
 8006574:	bf18      	it	ne
 8006576:	2301      	movne	r3, #1
 8006578:	0692      	lsls	r2, r2, #26
 800657a:	d430      	bmi.n	80065de <_printf_common+0xba>
 800657c:	4649      	mov	r1, r9
 800657e:	4638      	mov	r0, r7
 8006580:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006584:	47c0      	blx	r8
 8006586:	3001      	adds	r0, #1
 8006588:	d023      	beq.n	80065d2 <_printf_common+0xae>
 800658a:	6823      	ldr	r3, [r4, #0]
 800658c:	6922      	ldr	r2, [r4, #16]
 800658e:	f003 0306 	and.w	r3, r3, #6
 8006592:	2b04      	cmp	r3, #4
 8006594:	bf14      	ite	ne
 8006596:	2500      	movne	r5, #0
 8006598:	6833      	ldreq	r3, [r6, #0]
 800659a:	f04f 0600 	mov.w	r6, #0
 800659e:	bf08      	it	eq
 80065a0:	68e5      	ldreq	r5, [r4, #12]
 80065a2:	f104 041a 	add.w	r4, r4, #26
 80065a6:	bf08      	it	eq
 80065a8:	1aed      	subeq	r5, r5, r3
 80065aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80065ae:	bf08      	it	eq
 80065b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065b4:	4293      	cmp	r3, r2
 80065b6:	bfc4      	itt	gt
 80065b8:	1a9b      	subgt	r3, r3, r2
 80065ba:	18ed      	addgt	r5, r5, r3
 80065bc:	42b5      	cmp	r5, r6
 80065be:	d11a      	bne.n	80065f6 <_printf_common+0xd2>
 80065c0:	2000      	movs	r0, #0
 80065c2:	e008      	b.n	80065d6 <_printf_common+0xb2>
 80065c4:	2301      	movs	r3, #1
 80065c6:	4652      	mov	r2, sl
 80065c8:	4649      	mov	r1, r9
 80065ca:	4638      	mov	r0, r7
 80065cc:	47c0      	blx	r8
 80065ce:	3001      	adds	r0, #1
 80065d0:	d103      	bne.n	80065da <_printf_common+0xb6>
 80065d2:	f04f 30ff 	mov.w	r0, #4294967295
 80065d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065da:	3501      	adds	r5, #1
 80065dc:	e7c1      	b.n	8006562 <_printf_common+0x3e>
 80065de:	2030      	movs	r0, #48	; 0x30
 80065e0:	18e1      	adds	r1, r4, r3
 80065e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065ec:	4422      	add	r2, r4
 80065ee:	3302      	adds	r3, #2
 80065f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065f4:	e7c2      	b.n	800657c <_printf_common+0x58>
 80065f6:	2301      	movs	r3, #1
 80065f8:	4622      	mov	r2, r4
 80065fa:	4649      	mov	r1, r9
 80065fc:	4638      	mov	r0, r7
 80065fe:	47c0      	blx	r8
 8006600:	3001      	adds	r0, #1
 8006602:	d0e6      	beq.n	80065d2 <_printf_common+0xae>
 8006604:	3601      	adds	r6, #1
 8006606:	e7d9      	b.n	80065bc <_printf_common+0x98>

08006608 <_printf_i>:
 8006608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800660c:	7e0f      	ldrb	r7, [r1, #24]
 800660e:	4691      	mov	r9, r2
 8006610:	2f78      	cmp	r7, #120	; 0x78
 8006612:	4680      	mov	r8, r0
 8006614:	460c      	mov	r4, r1
 8006616:	469a      	mov	sl, r3
 8006618:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800661a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800661e:	d807      	bhi.n	8006630 <_printf_i+0x28>
 8006620:	2f62      	cmp	r7, #98	; 0x62
 8006622:	d80a      	bhi.n	800663a <_printf_i+0x32>
 8006624:	2f00      	cmp	r7, #0
 8006626:	f000 80d5 	beq.w	80067d4 <_printf_i+0x1cc>
 800662a:	2f58      	cmp	r7, #88	; 0x58
 800662c:	f000 80c1 	beq.w	80067b2 <_printf_i+0x1aa>
 8006630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006638:	e03a      	b.n	80066b0 <_printf_i+0xa8>
 800663a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800663e:	2b15      	cmp	r3, #21
 8006640:	d8f6      	bhi.n	8006630 <_printf_i+0x28>
 8006642:	a101      	add	r1, pc, #4	; (adr r1, 8006648 <_printf_i+0x40>)
 8006644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006648:	080066a1 	.word	0x080066a1
 800664c:	080066b5 	.word	0x080066b5
 8006650:	08006631 	.word	0x08006631
 8006654:	08006631 	.word	0x08006631
 8006658:	08006631 	.word	0x08006631
 800665c:	08006631 	.word	0x08006631
 8006660:	080066b5 	.word	0x080066b5
 8006664:	08006631 	.word	0x08006631
 8006668:	08006631 	.word	0x08006631
 800666c:	08006631 	.word	0x08006631
 8006670:	08006631 	.word	0x08006631
 8006674:	080067bb 	.word	0x080067bb
 8006678:	080066e1 	.word	0x080066e1
 800667c:	08006775 	.word	0x08006775
 8006680:	08006631 	.word	0x08006631
 8006684:	08006631 	.word	0x08006631
 8006688:	080067dd 	.word	0x080067dd
 800668c:	08006631 	.word	0x08006631
 8006690:	080066e1 	.word	0x080066e1
 8006694:	08006631 	.word	0x08006631
 8006698:	08006631 	.word	0x08006631
 800669c:	0800677d 	.word	0x0800677d
 80066a0:	682b      	ldr	r3, [r5, #0]
 80066a2:	1d1a      	adds	r2, r3, #4
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	602a      	str	r2, [r5, #0]
 80066a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80066b0:	2301      	movs	r3, #1
 80066b2:	e0a0      	b.n	80067f6 <_printf_i+0x1ee>
 80066b4:	6820      	ldr	r0, [r4, #0]
 80066b6:	682b      	ldr	r3, [r5, #0]
 80066b8:	0607      	lsls	r7, r0, #24
 80066ba:	f103 0104 	add.w	r1, r3, #4
 80066be:	6029      	str	r1, [r5, #0]
 80066c0:	d501      	bpl.n	80066c6 <_printf_i+0xbe>
 80066c2:	681e      	ldr	r6, [r3, #0]
 80066c4:	e003      	b.n	80066ce <_printf_i+0xc6>
 80066c6:	0646      	lsls	r6, r0, #25
 80066c8:	d5fb      	bpl.n	80066c2 <_printf_i+0xba>
 80066ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066ce:	2e00      	cmp	r6, #0
 80066d0:	da03      	bge.n	80066da <_printf_i+0xd2>
 80066d2:	232d      	movs	r3, #45	; 0x2d
 80066d4:	4276      	negs	r6, r6
 80066d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066da:	230a      	movs	r3, #10
 80066dc:	4859      	ldr	r0, [pc, #356]	; (8006844 <_printf_i+0x23c>)
 80066de:	e012      	b.n	8006706 <_printf_i+0xfe>
 80066e0:	682b      	ldr	r3, [r5, #0]
 80066e2:	6820      	ldr	r0, [r4, #0]
 80066e4:	1d19      	adds	r1, r3, #4
 80066e6:	6029      	str	r1, [r5, #0]
 80066e8:	0605      	lsls	r5, r0, #24
 80066ea:	d501      	bpl.n	80066f0 <_printf_i+0xe8>
 80066ec:	681e      	ldr	r6, [r3, #0]
 80066ee:	e002      	b.n	80066f6 <_printf_i+0xee>
 80066f0:	0641      	lsls	r1, r0, #25
 80066f2:	d5fb      	bpl.n	80066ec <_printf_i+0xe4>
 80066f4:	881e      	ldrh	r6, [r3, #0]
 80066f6:	2f6f      	cmp	r7, #111	; 0x6f
 80066f8:	bf0c      	ite	eq
 80066fa:	2308      	moveq	r3, #8
 80066fc:	230a      	movne	r3, #10
 80066fe:	4851      	ldr	r0, [pc, #324]	; (8006844 <_printf_i+0x23c>)
 8006700:	2100      	movs	r1, #0
 8006702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006706:	6865      	ldr	r5, [r4, #4]
 8006708:	2d00      	cmp	r5, #0
 800670a:	bfa8      	it	ge
 800670c:	6821      	ldrge	r1, [r4, #0]
 800670e:	60a5      	str	r5, [r4, #8]
 8006710:	bfa4      	itt	ge
 8006712:	f021 0104 	bicge.w	r1, r1, #4
 8006716:	6021      	strge	r1, [r4, #0]
 8006718:	b90e      	cbnz	r6, 800671e <_printf_i+0x116>
 800671a:	2d00      	cmp	r5, #0
 800671c:	d04b      	beq.n	80067b6 <_printf_i+0x1ae>
 800671e:	4615      	mov	r5, r2
 8006720:	fbb6 f1f3 	udiv	r1, r6, r3
 8006724:	fb03 6711 	mls	r7, r3, r1, r6
 8006728:	5dc7      	ldrb	r7, [r0, r7]
 800672a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800672e:	4637      	mov	r7, r6
 8006730:	42bb      	cmp	r3, r7
 8006732:	460e      	mov	r6, r1
 8006734:	d9f4      	bls.n	8006720 <_printf_i+0x118>
 8006736:	2b08      	cmp	r3, #8
 8006738:	d10b      	bne.n	8006752 <_printf_i+0x14a>
 800673a:	6823      	ldr	r3, [r4, #0]
 800673c:	07de      	lsls	r6, r3, #31
 800673e:	d508      	bpl.n	8006752 <_printf_i+0x14a>
 8006740:	6923      	ldr	r3, [r4, #16]
 8006742:	6861      	ldr	r1, [r4, #4]
 8006744:	4299      	cmp	r1, r3
 8006746:	bfde      	ittt	le
 8006748:	2330      	movle	r3, #48	; 0x30
 800674a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800674e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006752:	1b52      	subs	r2, r2, r5
 8006754:	6122      	str	r2, [r4, #16]
 8006756:	464b      	mov	r3, r9
 8006758:	4621      	mov	r1, r4
 800675a:	4640      	mov	r0, r8
 800675c:	f8cd a000 	str.w	sl, [sp]
 8006760:	aa03      	add	r2, sp, #12
 8006762:	f7ff fedf 	bl	8006524 <_printf_common>
 8006766:	3001      	adds	r0, #1
 8006768:	d14a      	bne.n	8006800 <_printf_i+0x1f8>
 800676a:	f04f 30ff 	mov.w	r0, #4294967295
 800676e:	b004      	add	sp, #16
 8006770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006774:	6823      	ldr	r3, [r4, #0]
 8006776:	f043 0320 	orr.w	r3, r3, #32
 800677a:	6023      	str	r3, [r4, #0]
 800677c:	2778      	movs	r7, #120	; 0x78
 800677e:	4832      	ldr	r0, [pc, #200]	; (8006848 <_printf_i+0x240>)
 8006780:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	6829      	ldr	r1, [r5, #0]
 8006788:	061f      	lsls	r7, r3, #24
 800678a:	f851 6b04 	ldr.w	r6, [r1], #4
 800678e:	d402      	bmi.n	8006796 <_printf_i+0x18e>
 8006790:	065f      	lsls	r7, r3, #25
 8006792:	bf48      	it	mi
 8006794:	b2b6      	uxthmi	r6, r6
 8006796:	07df      	lsls	r7, r3, #31
 8006798:	bf48      	it	mi
 800679a:	f043 0320 	orrmi.w	r3, r3, #32
 800679e:	6029      	str	r1, [r5, #0]
 80067a0:	bf48      	it	mi
 80067a2:	6023      	strmi	r3, [r4, #0]
 80067a4:	b91e      	cbnz	r6, 80067ae <_printf_i+0x1a6>
 80067a6:	6823      	ldr	r3, [r4, #0]
 80067a8:	f023 0320 	bic.w	r3, r3, #32
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	2310      	movs	r3, #16
 80067b0:	e7a6      	b.n	8006700 <_printf_i+0xf8>
 80067b2:	4824      	ldr	r0, [pc, #144]	; (8006844 <_printf_i+0x23c>)
 80067b4:	e7e4      	b.n	8006780 <_printf_i+0x178>
 80067b6:	4615      	mov	r5, r2
 80067b8:	e7bd      	b.n	8006736 <_printf_i+0x12e>
 80067ba:	682b      	ldr	r3, [r5, #0]
 80067bc:	6826      	ldr	r6, [r4, #0]
 80067be:	1d18      	adds	r0, r3, #4
 80067c0:	6961      	ldr	r1, [r4, #20]
 80067c2:	6028      	str	r0, [r5, #0]
 80067c4:	0635      	lsls	r5, r6, #24
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	d501      	bpl.n	80067ce <_printf_i+0x1c6>
 80067ca:	6019      	str	r1, [r3, #0]
 80067cc:	e002      	b.n	80067d4 <_printf_i+0x1cc>
 80067ce:	0670      	lsls	r0, r6, #25
 80067d0:	d5fb      	bpl.n	80067ca <_printf_i+0x1c2>
 80067d2:	8019      	strh	r1, [r3, #0]
 80067d4:	2300      	movs	r3, #0
 80067d6:	4615      	mov	r5, r2
 80067d8:	6123      	str	r3, [r4, #16]
 80067da:	e7bc      	b.n	8006756 <_printf_i+0x14e>
 80067dc:	682b      	ldr	r3, [r5, #0]
 80067de:	2100      	movs	r1, #0
 80067e0:	1d1a      	adds	r2, r3, #4
 80067e2:	602a      	str	r2, [r5, #0]
 80067e4:	681d      	ldr	r5, [r3, #0]
 80067e6:	6862      	ldr	r2, [r4, #4]
 80067e8:	4628      	mov	r0, r5
 80067ea:	f000 f9ee 	bl	8006bca <memchr>
 80067ee:	b108      	cbz	r0, 80067f4 <_printf_i+0x1ec>
 80067f0:	1b40      	subs	r0, r0, r5
 80067f2:	6060      	str	r0, [r4, #4]
 80067f4:	6863      	ldr	r3, [r4, #4]
 80067f6:	6123      	str	r3, [r4, #16]
 80067f8:	2300      	movs	r3, #0
 80067fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067fe:	e7aa      	b.n	8006756 <_printf_i+0x14e>
 8006800:	462a      	mov	r2, r5
 8006802:	4649      	mov	r1, r9
 8006804:	4640      	mov	r0, r8
 8006806:	6923      	ldr	r3, [r4, #16]
 8006808:	47d0      	blx	sl
 800680a:	3001      	adds	r0, #1
 800680c:	d0ad      	beq.n	800676a <_printf_i+0x162>
 800680e:	6823      	ldr	r3, [r4, #0]
 8006810:	079b      	lsls	r3, r3, #30
 8006812:	d413      	bmi.n	800683c <_printf_i+0x234>
 8006814:	68e0      	ldr	r0, [r4, #12]
 8006816:	9b03      	ldr	r3, [sp, #12]
 8006818:	4298      	cmp	r0, r3
 800681a:	bfb8      	it	lt
 800681c:	4618      	movlt	r0, r3
 800681e:	e7a6      	b.n	800676e <_printf_i+0x166>
 8006820:	2301      	movs	r3, #1
 8006822:	4632      	mov	r2, r6
 8006824:	4649      	mov	r1, r9
 8006826:	4640      	mov	r0, r8
 8006828:	47d0      	blx	sl
 800682a:	3001      	adds	r0, #1
 800682c:	d09d      	beq.n	800676a <_printf_i+0x162>
 800682e:	3501      	adds	r5, #1
 8006830:	68e3      	ldr	r3, [r4, #12]
 8006832:	9903      	ldr	r1, [sp, #12]
 8006834:	1a5b      	subs	r3, r3, r1
 8006836:	42ab      	cmp	r3, r5
 8006838:	dcf2      	bgt.n	8006820 <_printf_i+0x218>
 800683a:	e7eb      	b.n	8006814 <_printf_i+0x20c>
 800683c:	2500      	movs	r5, #0
 800683e:	f104 0619 	add.w	r6, r4, #25
 8006842:	e7f5      	b.n	8006830 <_printf_i+0x228>
 8006844:	0800a9b0 	.word	0x0800a9b0
 8006848:	0800a9c1 	.word	0x0800a9c1

0800684c <std>:
 800684c:	2300      	movs	r3, #0
 800684e:	b510      	push	{r4, lr}
 8006850:	4604      	mov	r4, r0
 8006852:	e9c0 3300 	strd	r3, r3, [r0]
 8006856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800685a:	6083      	str	r3, [r0, #8]
 800685c:	8181      	strh	r1, [r0, #12]
 800685e:	6643      	str	r3, [r0, #100]	; 0x64
 8006860:	81c2      	strh	r2, [r0, #14]
 8006862:	6183      	str	r3, [r0, #24]
 8006864:	4619      	mov	r1, r3
 8006866:	2208      	movs	r2, #8
 8006868:	305c      	adds	r0, #92	; 0x5c
 800686a:	f000 f92e 	bl	8006aca <memset>
 800686e:	4b0d      	ldr	r3, [pc, #52]	; (80068a4 <std+0x58>)
 8006870:	6224      	str	r4, [r4, #32]
 8006872:	6263      	str	r3, [r4, #36]	; 0x24
 8006874:	4b0c      	ldr	r3, [pc, #48]	; (80068a8 <std+0x5c>)
 8006876:	62a3      	str	r3, [r4, #40]	; 0x28
 8006878:	4b0c      	ldr	r3, [pc, #48]	; (80068ac <std+0x60>)
 800687a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800687c:	4b0c      	ldr	r3, [pc, #48]	; (80068b0 <std+0x64>)
 800687e:	6323      	str	r3, [r4, #48]	; 0x30
 8006880:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <std+0x68>)
 8006882:	429c      	cmp	r4, r3
 8006884:	d006      	beq.n	8006894 <std+0x48>
 8006886:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800688a:	4294      	cmp	r4, r2
 800688c:	d002      	beq.n	8006894 <std+0x48>
 800688e:	33d0      	adds	r3, #208	; 0xd0
 8006890:	429c      	cmp	r4, r3
 8006892:	d105      	bne.n	80068a0 <std+0x54>
 8006894:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800689c:	f000 b992 	b.w	8006bc4 <__retarget_lock_init_recursive>
 80068a0:	bd10      	pop	{r4, pc}
 80068a2:	bf00      	nop
 80068a4:	08006a11 	.word	0x08006a11
 80068a8:	08006a33 	.word	0x08006a33
 80068ac:	08006a6b 	.word	0x08006a6b
 80068b0:	08006a8f 	.word	0x08006a8f
 80068b4:	20000f30 	.word	0x20000f30

080068b8 <stdio_exit_handler>:
 80068b8:	4a02      	ldr	r2, [pc, #8]	; (80068c4 <stdio_exit_handler+0xc>)
 80068ba:	4903      	ldr	r1, [pc, #12]	; (80068c8 <stdio_exit_handler+0x10>)
 80068bc:	4803      	ldr	r0, [pc, #12]	; (80068cc <stdio_exit_handler+0x14>)
 80068be:	f000 b869 	b.w	8006994 <_fwalk_sglue>
 80068c2:	bf00      	nop
 80068c4:	20000030 	.word	0x20000030
 80068c8:	0800857d 	.word	0x0800857d
 80068cc:	2000003c 	.word	0x2000003c

080068d0 <cleanup_stdio>:
 80068d0:	6841      	ldr	r1, [r0, #4]
 80068d2:	4b0c      	ldr	r3, [pc, #48]	; (8006904 <cleanup_stdio+0x34>)
 80068d4:	b510      	push	{r4, lr}
 80068d6:	4299      	cmp	r1, r3
 80068d8:	4604      	mov	r4, r0
 80068da:	d001      	beq.n	80068e0 <cleanup_stdio+0x10>
 80068dc:	f001 fe4e 	bl	800857c <_fflush_r>
 80068e0:	68a1      	ldr	r1, [r4, #8]
 80068e2:	4b09      	ldr	r3, [pc, #36]	; (8006908 <cleanup_stdio+0x38>)
 80068e4:	4299      	cmp	r1, r3
 80068e6:	d002      	beq.n	80068ee <cleanup_stdio+0x1e>
 80068e8:	4620      	mov	r0, r4
 80068ea:	f001 fe47 	bl	800857c <_fflush_r>
 80068ee:	68e1      	ldr	r1, [r4, #12]
 80068f0:	4b06      	ldr	r3, [pc, #24]	; (800690c <cleanup_stdio+0x3c>)
 80068f2:	4299      	cmp	r1, r3
 80068f4:	d004      	beq.n	8006900 <cleanup_stdio+0x30>
 80068f6:	4620      	mov	r0, r4
 80068f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068fc:	f001 be3e 	b.w	800857c <_fflush_r>
 8006900:	bd10      	pop	{r4, pc}
 8006902:	bf00      	nop
 8006904:	20000f30 	.word	0x20000f30
 8006908:	20000f98 	.word	0x20000f98
 800690c:	20001000 	.word	0x20001000

08006910 <global_stdio_init.part.0>:
 8006910:	b510      	push	{r4, lr}
 8006912:	4b0b      	ldr	r3, [pc, #44]	; (8006940 <global_stdio_init.part.0+0x30>)
 8006914:	4c0b      	ldr	r4, [pc, #44]	; (8006944 <global_stdio_init.part.0+0x34>)
 8006916:	4a0c      	ldr	r2, [pc, #48]	; (8006948 <global_stdio_init.part.0+0x38>)
 8006918:	4620      	mov	r0, r4
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	2104      	movs	r1, #4
 800691e:	2200      	movs	r2, #0
 8006920:	f7ff ff94 	bl	800684c <std>
 8006924:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006928:	2201      	movs	r2, #1
 800692a:	2109      	movs	r1, #9
 800692c:	f7ff ff8e 	bl	800684c <std>
 8006930:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006934:	2202      	movs	r2, #2
 8006936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800693a:	2112      	movs	r1, #18
 800693c:	f7ff bf86 	b.w	800684c <std>
 8006940:	20001068 	.word	0x20001068
 8006944:	20000f30 	.word	0x20000f30
 8006948:	080068b9 	.word	0x080068b9

0800694c <__sfp_lock_acquire>:
 800694c:	4801      	ldr	r0, [pc, #4]	; (8006954 <__sfp_lock_acquire+0x8>)
 800694e:	f000 b93a 	b.w	8006bc6 <__retarget_lock_acquire_recursive>
 8006952:	bf00      	nop
 8006954:	20001071 	.word	0x20001071

08006958 <__sfp_lock_release>:
 8006958:	4801      	ldr	r0, [pc, #4]	; (8006960 <__sfp_lock_release+0x8>)
 800695a:	f000 b935 	b.w	8006bc8 <__retarget_lock_release_recursive>
 800695e:	bf00      	nop
 8006960:	20001071 	.word	0x20001071

08006964 <__sinit>:
 8006964:	b510      	push	{r4, lr}
 8006966:	4604      	mov	r4, r0
 8006968:	f7ff fff0 	bl	800694c <__sfp_lock_acquire>
 800696c:	6a23      	ldr	r3, [r4, #32]
 800696e:	b11b      	cbz	r3, 8006978 <__sinit+0x14>
 8006970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006974:	f7ff bff0 	b.w	8006958 <__sfp_lock_release>
 8006978:	4b04      	ldr	r3, [pc, #16]	; (800698c <__sinit+0x28>)
 800697a:	6223      	str	r3, [r4, #32]
 800697c:	4b04      	ldr	r3, [pc, #16]	; (8006990 <__sinit+0x2c>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1f5      	bne.n	8006970 <__sinit+0xc>
 8006984:	f7ff ffc4 	bl	8006910 <global_stdio_init.part.0>
 8006988:	e7f2      	b.n	8006970 <__sinit+0xc>
 800698a:	bf00      	nop
 800698c:	080068d1 	.word	0x080068d1
 8006990:	20001068 	.word	0x20001068

08006994 <_fwalk_sglue>:
 8006994:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006998:	4607      	mov	r7, r0
 800699a:	4688      	mov	r8, r1
 800699c:	4614      	mov	r4, r2
 800699e:	2600      	movs	r6, #0
 80069a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069a4:	f1b9 0901 	subs.w	r9, r9, #1
 80069a8:	d505      	bpl.n	80069b6 <_fwalk_sglue+0x22>
 80069aa:	6824      	ldr	r4, [r4, #0]
 80069ac:	2c00      	cmp	r4, #0
 80069ae:	d1f7      	bne.n	80069a0 <_fwalk_sglue+0xc>
 80069b0:	4630      	mov	r0, r6
 80069b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d907      	bls.n	80069cc <_fwalk_sglue+0x38>
 80069bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069c0:	3301      	adds	r3, #1
 80069c2:	d003      	beq.n	80069cc <_fwalk_sglue+0x38>
 80069c4:	4629      	mov	r1, r5
 80069c6:	4638      	mov	r0, r7
 80069c8:	47c0      	blx	r8
 80069ca:	4306      	orrs	r6, r0
 80069cc:	3568      	adds	r5, #104	; 0x68
 80069ce:	e7e9      	b.n	80069a4 <_fwalk_sglue+0x10>

080069d0 <siprintf>:
 80069d0:	b40e      	push	{r1, r2, r3}
 80069d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069d6:	b500      	push	{lr}
 80069d8:	b09c      	sub	sp, #112	; 0x70
 80069da:	ab1d      	add	r3, sp, #116	; 0x74
 80069dc:	9002      	str	r0, [sp, #8]
 80069de:	9006      	str	r0, [sp, #24]
 80069e0:	9107      	str	r1, [sp, #28]
 80069e2:	9104      	str	r1, [sp, #16]
 80069e4:	4808      	ldr	r0, [pc, #32]	; (8006a08 <siprintf+0x38>)
 80069e6:	4909      	ldr	r1, [pc, #36]	; (8006a0c <siprintf+0x3c>)
 80069e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ec:	9105      	str	r1, [sp, #20]
 80069ee:	6800      	ldr	r0, [r0, #0]
 80069f0:	a902      	add	r1, sp, #8
 80069f2:	9301      	str	r3, [sp, #4]
 80069f4:	f001 fc42 	bl	800827c <_svfiprintf_r>
 80069f8:	2200      	movs	r2, #0
 80069fa:	9b02      	ldr	r3, [sp, #8]
 80069fc:	701a      	strb	r2, [r3, #0]
 80069fe:	b01c      	add	sp, #112	; 0x70
 8006a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a04:	b003      	add	sp, #12
 8006a06:	4770      	bx	lr
 8006a08:	20000088 	.word	0x20000088
 8006a0c:	ffff0208 	.word	0xffff0208

08006a10 <__sread>:
 8006a10:	b510      	push	{r4, lr}
 8006a12:	460c      	mov	r4, r1
 8006a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a18:	f000 f886 	bl	8006b28 <_read_r>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	bfab      	itete	ge
 8006a20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a22:	89a3      	ldrhlt	r3, [r4, #12]
 8006a24:	181b      	addge	r3, r3, r0
 8006a26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a2a:	bfac      	ite	ge
 8006a2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a2e:	81a3      	strhlt	r3, [r4, #12]
 8006a30:	bd10      	pop	{r4, pc}

08006a32 <__swrite>:
 8006a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a36:	461f      	mov	r7, r3
 8006a38:	898b      	ldrh	r3, [r1, #12]
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	05db      	lsls	r3, r3, #23
 8006a3e:	460c      	mov	r4, r1
 8006a40:	4616      	mov	r6, r2
 8006a42:	d505      	bpl.n	8006a50 <__swrite+0x1e>
 8006a44:	2302      	movs	r3, #2
 8006a46:	2200      	movs	r2, #0
 8006a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4c:	f000 f85a 	bl	8006b04 <_lseek_r>
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	4632      	mov	r2, r6
 8006a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a58:	81a3      	strh	r3, [r4, #12]
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	463b      	mov	r3, r7
 8006a5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a66:	f000 b871 	b.w	8006b4c <_write_r>

08006a6a <__sseek>:
 8006a6a:	b510      	push	{r4, lr}
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a72:	f000 f847 	bl	8006b04 <_lseek_r>
 8006a76:	1c43      	adds	r3, r0, #1
 8006a78:	89a3      	ldrh	r3, [r4, #12]
 8006a7a:	bf15      	itete	ne
 8006a7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a86:	81a3      	strheq	r3, [r4, #12]
 8006a88:	bf18      	it	ne
 8006a8a:	81a3      	strhne	r3, [r4, #12]
 8006a8c:	bd10      	pop	{r4, pc}

08006a8e <__sclose>:
 8006a8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a92:	f000 b827 	b.w	8006ae4 <_close_r>

08006a96 <memmove>:
 8006a96:	4288      	cmp	r0, r1
 8006a98:	b510      	push	{r4, lr}
 8006a9a:	eb01 0402 	add.w	r4, r1, r2
 8006a9e:	d902      	bls.n	8006aa6 <memmove+0x10>
 8006aa0:	4284      	cmp	r4, r0
 8006aa2:	4623      	mov	r3, r4
 8006aa4:	d807      	bhi.n	8006ab6 <memmove+0x20>
 8006aa6:	1e43      	subs	r3, r0, #1
 8006aa8:	42a1      	cmp	r1, r4
 8006aaa:	d008      	beq.n	8006abe <memmove+0x28>
 8006aac:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ab0:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ab4:	e7f8      	b.n	8006aa8 <memmove+0x12>
 8006ab6:	4601      	mov	r1, r0
 8006ab8:	4402      	add	r2, r0
 8006aba:	428a      	cmp	r2, r1
 8006abc:	d100      	bne.n	8006ac0 <memmove+0x2a>
 8006abe:	bd10      	pop	{r4, pc}
 8006ac0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ac4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ac8:	e7f7      	b.n	8006aba <memmove+0x24>

08006aca <memset>:
 8006aca:	4603      	mov	r3, r0
 8006acc:	4402      	add	r2, r0
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d100      	bne.n	8006ad4 <memset+0xa>
 8006ad2:	4770      	bx	lr
 8006ad4:	f803 1b01 	strb.w	r1, [r3], #1
 8006ad8:	e7f9      	b.n	8006ace <memset+0x4>
	...

08006adc <_localeconv_r>:
 8006adc:	4800      	ldr	r0, [pc, #0]	; (8006ae0 <_localeconv_r+0x4>)
 8006ade:	4770      	bx	lr
 8006ae0:	2000017c 	.word	0x2000017c

08006ae4 <_close_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	4d05      	ldr	r5, [pc, #20]	; (8006b00 <_close_r+0x1c>)
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	602b      	str	r3, [r5, #0]
 8006af0:	f7fc fae6 	bl	80030c0 <_close>
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	d102      	bne.n	8006afe <_close_r+0x1a>
 8006af8:	682b      	ldr	r3, [r5, #0]
 8006afa:	b103      	cbz	r3, 8006afe <_close_r+0x1a>
 8006afc:	6023      	str	r3, [r4, #0]
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	2000106c 	.word	0x2000106c

08006b04 <_lseek_r>:
 8006b04:	b538      	push	{r3, r4, r5, lr}
 8006b06:	4604      	mov	r4, r0
 8006b08:	4608      	mov	r0, r1
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	4d05      	ldr	r5, [pc, #20]	; (8006b24 <_lseek_r+0x20>)
 8006b10:	602a      	str	r2, [r5, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	f7fc faf8 	bl	8003108 <_lseek>
 8006b18:	1c43      	adds	r3, r0, #1
 8006b1a:	d102      	bne.n	8006b22 <_lseek_r+0x1e>
 8006b1c:	682b      	ldr	r3, [r5, #0]
 8006b1e:	b103      	cbz	r3, 8006b22 <_lseek_r+0x1e>
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	2000106c 	.word	0x2000106c

08006b28 <_read_r>:
 8006b28:	b538      	push	{r3, r4, r5, lr}
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	4608      	mov	r0, r1
 8006b2e:	4611      	mov	r1, r2
 8006b30:	2200      	movs	r2, #0
 8006b32:	4d05      	ldr	r5, [pc, #20]	; (8006b48 <_read_r+0x20>)
 8006b34:	602a      	str	r2, [r5, #0]
 8006b36:	461a      	mov	r2, r3
 8006b38:	f7fc fa89 	bl	800304e <_read>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d102      	bne.n	8006b46 <_read_r+0x1e>
 8006b40:	682b      	ldr	r3, [r5, #0]
 8006b42:	b103      	cbz	r3, 8006b46 <_read_r+0x1e>
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	bd38      	pop	{r3, r4, r5, pc}
 8006b48:	2000106c 	.word	0x2000106c

08006b4c <_write_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	4604      	mov	r4, r0
 8006b50:	4608      	mov	r0, r1
 8006b52:	4611      	mov	r1, r2
 8006b54:	2200      	movs	r2, #0
 8006b56:	4d05      	ldr	r5, [pc, #20]	; (8006b6c <_write_r+0x20>)
 8006b58:	602a      	str	r2, [r5, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	f7fc fa94 	bl	8003088 <_write>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	d102      	bne.n	8006b6a <_write_r+0x1e>
 8006b64:	682b      	ldr	r3, [r5, #0]
 8006b66:	b103      	cbz	r3, 8006b6a <_write_r+0x1e>
 8006b68:	6023      	str	r3, [r4, #0]
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	2000106c 	.word	0x2000106c

08006b70 <__errno>:
 8006b70:	4b01      	ldr	r3, [pc, #4]	; (8006b78 <__errno+0x8>)
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	20000088 	.word	0x20000088

08006b7c <__libc_init_array>:
 8006b7c:	b570      	push	{r4, r5, r6, lr}
 8006b7e:	2600      	movs	r6, #0
 8006b80:	4d0c      	ldr	r5, [pc, #48]	; (8006bb4 <__libc_init_array+0x38>)
 8006b82:	4c0d      	ldr	r4, [pc, #52]	; (8006bb8 <__libc_init_array+0x3c>)
 8006b84:	1b64      	subs	r4, r4, r5
 8006b86:	10a4      	asrs	r4, r4, #2
 8006b88:	42a6      	cmp	r6, r4
 8006b8a:	d109      	bne.n	8006ba0 <__libc_init_array+0x24>
 8006b8c:	f002 f86e 	bl	8008c6c <_init>
 8006b90:	2600      	movs	r6, #0
 8006b92:	4d0a      	ldr	r5, [pc, #40]	; (8006bbc <__libc_init_array+0x40>)
 8006b94:	4c0a      	ldr	r4, [pc, #40]	; (8006bc0 <__libc_init_array+0x44>)
 8006b96:	1b64      	subs	r4, r4, r5
 8006b98:	10a4      	asrs	r4, r4, #2
 8006b9a:	42a6      	cmp	r6, r4
 8006b9c:	d105      	bne.n	8006baa <__libc_init_array+0x2e>
 8006b9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ba4:	4798      	blx	r3
 8006ba6:	3601      	adds	r6, #1
 8006ba8:	e7ee      	b.n	8006b88 <__libc_init_array+0xc>
 8006baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bae:	4798      	blx	r3
 8006bb0:	3601      	adds	r6, #1
 8006bb2:	e7f2      	b.n	8006b9a <__libc_init_array+0x1e>
 8006bb4:	0800ad0c 	.word	0x0800ad0c
 8006bb8:	0800ad0c 	.word	0x0800ad0c
 8006bbc:	0800ad0c 	.word	0x0800ad0c
 8006bc0:	0800ad10 	.word	0x0800ad10

08006bc4 <__retarget_lock_init_recursive>:
 8006bc4:	4770      	bx	lr

08006bc6 <__retarget_lock_acquire_recursive>:
 8006bc6:	4770      	bx	lr

08006bc8 <__retarget_lock_release_recursive>:
 8006bc8:	4770      	bx	lr

08006bca <memchr>:
 8006bca:	4603      	mov	r3, r0
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	b2c9      	uxtb	r1, r1
 8006bd0:	4402      	add	r2, r0
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	d101      	bne.n	8006bdc <memchr+0x12>
 8006bd8:	2000      	movs	r0, #0
 8006bda:	e003      	b.n	8006be4 <memchr+0x1a>
 8006bdc:	7804      	ldrb	r4, [r0, #0]
 8006bde:	3301      	adds	r3, #1
 8006be0:	428c      	cmp	r4, r1
 8006be2:	d1f6      	bne.n	8006bd2 <memchr+0x8>
 8006be4:	bd10      	pop	{r4, pc}

08006be6 <memcpy>:
 8006be6:	440a      	add	r2, r1
 8006be8:	4291      	cmp	r1, r2
 8006bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bee:	d100      	bne.n	8006bf2 <memcpy+0xc>
 8006bf0:	4770      	bx	lr
 8006bf2:	b510      	push	{r4, lr}
 8006bf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bf8:	4291      	cmp	r1, r2
 8006bfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bfe:	d1f9      	bne.n	8006bf4 <memcpy+0xe>
 8006c00:	bd10      	pop	{r4, pc}

08006c02 <quorem>:
 8006c02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c06:	6903      	ldr	r3, [r0, #16]
 8006c08:	690c      	ldr	r4, [r1, #16]
 8006c0a:	4607      	mov	r7, r0
 8006c0c:	42a3      	cmp	r3, r4
 8006c0e:	db7f      	blt.n	8006d10 <quorem+0x10e>
 8006c10:	3c01      	subs	r4, #1
 8006c12:	f100 0514 	add.w	r5, r0, #20
 8006c16:	f101 0814 	add.w	r8, r1, #20
 8006c1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c1e:	9301      	str	r3, [sp, #4]
 8006c20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006c24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006c30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006c34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006c38:	d331      	bcc.n	8006c9e <quorem+0x9c>
 8006c3a:	f04f 0e00 	mov.w	lr, #0
 8006c3e:	4640      	mov	r0, r8
 8006c40:	46ac      	mov	ip, r5
 8006c42:	46f2      	mov	sl, lr
 8006c44:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c48:	b293      	uxth	r3, r2
 8006c4a:	fb06 e303 	mla	r3, r6, r3, lr
 8006c4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c52:	0c1a      	lsrs	r2, r3, #16
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	fb06 220e 	mla	r2, r6, lr, r2
 8006c5a:	ebaa 0303 	sub.w	r3, sl, r3
 8006c5e:	f8dc a000 	ldr.w	sl, [ip]
 8006c62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c66:	fa1f fa8a 	uxth.w	sl, sl
 8006c6a:	4453      	add	r3, sl
 8006c6c:	f8dc a000 	ldr.w	sl, [ip]
 8006c70:	b292      	uxth	r2, r2
 8006c72:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006c76:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c80:	4581      	cmp	r9, r0
 8006c82:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c86:	f84c 3b04 	str.w	r3, [ip], #4
 8006c8a:	d2db      	bcs.n	8006c44 <quorem+0x42>
 8006c8c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c90:	b92b      	cbnz	r3, 8006c9e <quorem+0x9c>
 8006c92:	9b01      	ldr	r3, [sp, #4]
 8006c94:	3b04      	subs	r3, #4
 8006c96:	429d      	cmp	r5, r3
 8006c98:	461a      	mov	r2, r3
 8006c9a:	d32d      	bcc.n	8006cf8 <quorem+0xf6>
 8006c9c:	613c      	str	r4, [r7, #16]
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	f001 f994 	bl	8007fcc <__mcmp>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	db23      	blt.n	8006cf0 <quorem+0xee>
 8006ca8:	4629      	mov	r1, r5
 8006caa:	2000      	movs	r0, #0
 8006cac:	3601      	adds	r6, #1
 8006cae:	f858 2b04 	ldr.w	r2, [r8], #4
 8006cb2:	f8d1 c000 	ldr.w	ip, [r1]
 8006cb6:	b293      	uxth	r3, r2
 8006cb8:	1ac3      	subs	r3, r0, r3
 8006cba:	0c12      	lsrs	r2, r2, #16
 8006cbc:	fa1f f08c 	uxth.w	r0, ip
 8006cc0:	4403      	add	r3, r0
 8006cc2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006cc6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006cd0:	45c1      	cmp	r9, r8
 8006cd2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006cd6:	f841 3b04 	str.w	r3, [r1], #4
 8006cda:	d2e8      	bcs.n	8006cae <quorem+0xac>
 8006cdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ce0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ce4:	b922      	cbnz	r2, 8006cf0 <quorem+0xee>
 8006ce6:	3b04      	subs	r3, #4
 8006ce8:	429d      	cmp	r5, r3
 8006cea:	461a      	mov	r2, r3
 8006cec:	d30a      	bcc.n	8006d04 <quorem+0x102>
 8006cee:	613c      	str	r4, [r7, #16]
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	b003      	add	sp, #12
 8006cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf8:	6812      	ldr	r2, [r2, #0]
 8006cfa:	3b04      	subs	r3, #4
 8006cfc:	2a00      	cmp	r2, #0
 8006cfe:	d1cd      	bne.n	8006c9c <quorem+0x9a>
 8006d00:	3c01      	subs	r4, #1
 8006d02:	e7c8      	b.n	8006c96 <quorem+0x94>
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	3b04      	subs	r3, #4
 8006d08:	2a00      	cmp	r2, #0
 8006d0a:	d1f0      	bne.n	8006cee <quorem+0xec>
 8006d0c:	3c01      	subs	r4, #1
 8006d0e:	e7eb      	b.n	8006ce8 <quorem+0xe6>
 8006d10:	2000      	movs	r0, #0
 8006d12:	e7ee      	b.n	8006cf2 <quorem+0xf0>
 8006d14:	0000      	movs	r0, r0
	...

08006d18 <_dtoa_r>:
 8006d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d1c:	4616      	mov	r6, r2
 8006d1e:	461f      	mov	r7, r3
 8006d20:	69c4      	ldr	r4, [r0, #28]
 8006d22:	b099      	sub	sp, #100	; 0x64
 8006d24:	4605      	mov	r5, r0
 8006d26:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006d2a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006d2e:	b974      	cbnz	r4, 8006d4e <_dtoa_r+0x36>
 8006d30:	2010      	movs	r0, #16
 8006d32:	f000 fe1d 	bl	8007970 <malloc>
 8006d36:	4602      	mov	r2, r0
 8006d38:	61e8      	str	r0, [r5, #28]
 8006d3a:	b920      	cbnz	r0, 8006d46 <_dtoa_r+0x2e>
 8006d3c:	21ef      	movs	r1, #239	; 0xef
 8006d3e:	4bac      	ldr	r3, [pc, #688]	; (8006ff0 <_dtoa_r+0x2d8>)
 8006d40:	48ac      	ldr	r0, [pc, #688]	; (8006ff4 <_dtoa_r+0x2dc>)
 8006d42:	f001 fc53 	bl	80085ec <__assert_func>
 8006d46:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d4a:	6004      	str	r4, [r0, #0]
 8006d4c:	60c4      	str	r4, [r0, #12]
 8006d4e:	69eb      	ldr	r3, [r5, #28]
 8006d50:	6819      	ldr	r1, [r3, #0]
 8006d52:	b151      	cbz	r1, 8006d6a <_dtoa_r+0x52>
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	2301      	movs	r3, #1
 8006d58:	4093      	lsls	r3, r2
 8006d5a:	604a      	str	r2, [r1, #4]
 8006d5c:	608b      	str	r3, [r1, #8]
 8006d5e:	4628      	mov	r0, r5
 8006d60:	f000 fefa 	bl	8007b58 <_Bfree>
 8006d64:	2200      	movs	r2, #0
 8006d66:	69eb      	ldr	r3, [r5, #28]
 8006d68:	601a      	str	r2, [r3, #0]
 8006d6a:	1e3b      	subs	r3, r7, #0
 8006d6c:	bfaf      	iteee	ge
 8006d6e:	2300      	movge	r3, #0
 8006d70:	2201      	movlt	r2, #1
 8006d72:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d76:	9305      	strlt	r3, [sp, #20]
 8006d78:	bfa8      	it	ge
 8006d7a:	f8c8 3000 	strge.w	r3, [r8]
 8006d7e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006d82:	4b9d      	ldr	r3, [pc, #628]	; (8006ff8 <_dtoa_r+0x2e0>)
 8006d84:	bfb8      	it	lt
 8006d86:	f8c8 2000 	strlt.w	r2, [r8]
 8006d8a:	ea33 0309 	bics.w	r3, r3, r9
 8006d8e:	d119      	bne.n	8006dc4 <_dtoa_r+0xac>
 8006d90:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d94:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d96:	6013      	str	r3, [r2, #0]
 8006d98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d9c:	4333      	orrs	r3, r6
 8006d9e:	f000 8589 	beq.w	80078b4 <_dtoa_r+0xb9c>
 8006da2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006da4:	b953      	cbnz	r3, 8006dbc <_dtoa_r+0xa4>
 8006da6:	4b95      	ldr	r3, [pc, #596]	; (8006ffc <_dtoa_r+0x2e4>)
 8006da8:	e023      	b.n	8006df2 <_dtoa_r+0xda>
 8006daa:	4b95      	ldr	r3, [pc, #596]	; (8007000 <_dtoa_r+0x2e8>)
 8006dac:	9303      	str	r3, [sp, #12]
 8006dae:	3308      	adds	r3, #8
 8006db0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	9803      	ldr	r0, [sp, #12]
 8006db6:	b019      	add	sp, #100	; 0x64
 8006db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dbc:	4b8f      	ldr	r3, [pc, #572]	; (8006ffc <_dtoa_r+0x2e4>)
 8006dbe:	9303      	str	r3, [sp, #12]
 8006dc0:	3303      	adds	r3, #3
 8006dc2:	e7f5      	b.n	8006db0 <_dtoa_r+0x98>
 8006dc4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006dc8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006dcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f7f9 fde8 	bl	80009a8 <__aeabi_dcmpeq>
 8006dd8:	4680      	mov	r8, r0
 8006dda:	b160      	cbz	r0, 8006df6 <_dtoa_r+0xde>
 8006ddc:	2301      	movs	r3, #1
 8006dde:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006de0:	6013      	str	r3, [r2, #0]
 8006de2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8562 	beq.w	80078ae <_dtoa_r+0xb96>
 8006dea:	4b86      	ldr	r3, [pc, #536]	; (8007004 <_dtoa_r+0x2ec>)
 8006dec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	3b01      	subs	r3, #1
 8006df2:	9303      	str	r3, [sp, #12]
 8006df4:	e7de      	b.n	8006db4 <_dtoa_r+0x9c>
 8006df6:	ab16      	add	r3, sp, #88	; 0x58
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	ab17      	add	r3, sp, #92	; 0x5c
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	4628      	mov	r0, r5
 8006e00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006e04:	f001 f98a 	bl	800811c <__d2b>
 8006e08:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006e0c:	4682      	mov	sl, r0
 8006e0e:	2c00      	cmp	r4, #0
 8006e10:	d07e      	beq.n	8006f10 <_dtoa_r+0x1f8>
 8006e12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e18:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e20:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006e24:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006e28:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	2200      	movs	r2, #0
 8006e30:	4b75      	ldr	r3, [pc, #468]	; (8007008 <_dtoa_r+0x2f0>)
 8006e32:	f7f9 f999 	bl	8000168 <__aeabi_dsub>
 8006e36:	a368      	add	r3, pc, #416	; (adr r3, 8006fd8 <_dtoa_r+0x2c0>)
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f7f9 fb4c 	bl	80004d8 <__aeabi_dmul>
 8006e40:	a367      	add	r3, pc, #412	; (adr r3, 8006fe0 <_dtoa_r+0x2c8>)
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	f7f9 f991 	bl	800016c <__adddf3>
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	4620      	mov	r0, r4
 8006e4e:	460f      	mov	r7, r1
 8006e50:	f7f9 fad8 	bl	8000404 <__aeabi_i2d>
 8006e54:	a364      	add	r3, pc, #400	; (adr r3, 8006fe8 <_dtoa_r+0x2d0>)
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f7f9 fb3d 	bl	80004d8 <__aeabi_dmul>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4630      	mov	r0, r6
 8006e64:	4639      	mov	r1, r7
 8006e66:	f7f9 f981 	bl	800016c <__adddf3>
 8006e6a:	4606      	mov	r6, r0
 8006e6c:	460f      	mov	r7, r1
 8006e6e:	f7f9 fde3 	bl	8000a38 <__aeabi_d2iz>
 8006e72:	2200      	movs	r2, #0
 8006e74:	4683      	mov	fp, r0
 8006e76:	2300      	movs	r3, #0
 8006e78:	4630      	mov	r0, r6
 8006e7a:	4639      	mov	r1, r7
 8006e7c:	f7f9 fd9e 	bl	80009bc <__aeabi_dcmplt>
 8006e80:	b148      	cbz	r0, 8006e96 <_dtoa_r+0x17e>
 8006e82:	4658      	mov	r0, fp
 8006e84:	f7f9 fabe 	bl	8000404 <__aeabi_i2d>
 8006e88:	4632      	mov	r2, r6
 8006e8a:	463b      	mov	r3, r7
 8006e8c:	f7f9 fd8c 	bl	80009a8 <__aeabi_dcmpeq>
 8006e90:	b908      	cbnz	r0, 8006e96 <_dtoa_r+0x17e>
 8006e92:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e96:	f1bb 0f16 	cmp.w	fp, #22
 8006e9a:	d857      	bhi.n	8006f4c <_dtoa_r+0x234>
 8006e9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ea0:	4b5a      	ldr	r3, [pc, #360]	; (800700c <_dtoa_r+0x2f4>)
 8006ea2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eaa:	f7f9 fd87 	bl	80009bc <__aeabi_dcmplt>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	d04e      	beq.n	8006f50 <_dtoa_r+0x238>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006eb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006eba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ebc:	1b1b      	subs	r3, r3, r4
 8006ebe:	1e5a      	subs	r2, r3, #1
 8006ec0:	bf46      	itte	mi
 8006ec2:	f1c3 0901 	rsbmi	r9, r3, #1
 8006ec6:	2300      	movmi	r3, #0
 8006ec8:	f04f 0900 	movpl.w	r9, #0
 8006ecc:	9209      	str	r2, [sp, #36]	; 0x24
 8006ece:	bf48      	it	mi
 8006ed0:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006ed2:	f1bb 0f00 	cmp.w	fp, #0
 8006ed6:	db3d      	blt.n	8006f54 <_dtoa_r+0x23c>
 8006ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eda:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006ede:	445b      	add	r3, fp
 8006ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ee6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ee8:	2b09      	cmp	r3, #9
 8006eea:	d867      	bhi.n	8006fbc <_dtoa_r+0x2a4>
 8006eec:	2b05      	cmp	r3, #5
 8006eee:	bfc4      	itt	gt
 8006ef0:	3b04      	subgt	r3, #4
 8006ef2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006ef4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ef6:	bfc8      	it	gt
 8006ef8:	2400      	movgt	r4, #0
 8006efa:	f1a3 0302 	sub.w	r3, r3, #2
 8006efe:	bfd8      	it	le
 8006f00:	2401      	movle	r4, #1
 8006f02:	2b03      	cmp	r3, #3
 8006f04:	f200 8086 	bhi.w	8007014 <_dtoa_r+0x2fc>
 8006f08:	e8df f003 	tbb	[pc, r3]
 8006f0c:	5637392c 	.word	0x5637392c
 8006f10:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006f14:	441c      	add	r4, r3
 8006f16:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006f1a:	2b20      	cmp	r3, #32
 8006f1c:	bfc1      	itttt	gt
 8006f1e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006f22:	fa09 f903 	lslgt.w	r9, r9, r3
 8006f26:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006f2a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006f2e:	bfd6      	itet	le
 8006f30:	f1c3 0320 	rsble	r3, r3, #32
 8006f34:	ea49 0003 	orrgt.w	r0, r9, r3
 8006f38:	fa06 f003 	lslle.w	r0, r6, r3
 8006f3c:	f7f9 fa52 	bl	80003e4 <__aeabi_ui2d>
 8006f40:	2201      	movs	r2, #1
 8006f42:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006f46:	3c01      	subs	r4, #1
 8006f48:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f4a:	e76f      	b.n	8006e2c <_dtoa_r+0x114>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e7b3      	b.n	8006eb8 <_dtoa_r+0x1a0>
 8006f50:	900f      	str	r0, [sp, #60]	; 0x3c
 8006f52:	e7b2      	b.n	8006eba <_dtoa_r+0x1a2>
 8006f54:	f1cb 0300 	rsb	r3, fp, #0
 8006f58:	930a      	str	r3, [sp, #40]	; 0x28
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	eba9 090b 	sub.w	r9, r9, fp
 8006f60:	930e      	str	r3, [sp, #56]	; 0x38
 8006f62:	e7c0      	b.n	8006ee6 <_dtoa_r+0x1ce>
 8006f64:	2300      	movs	r3, #0
 8006f66:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	dc55      	bgt.n	800701a <_dtoa_r+0x302>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	461a      	mov	r2, r3
 8006f72:	9306      	str	r3, [sp, #24]
 8006f74:	9308      	str	r3, [sp, #32]
 8006f76:	9223      	str	r2, [sp, #140]	; 0x8c
 8006f78:	e00b      	b.n	8006f92 <_dtoa_r+0x27a>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e7f3      	b.n	8006f66 <_dtoa_r+0x24e>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f84:	445b      	add	r3, fp
 8006f86:	9306      	str	r3, [sp, #24]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	9308      	str	r3, [sp, #32]
 8006f8e:	bfb8      	it	lt
 8006f90:	2301      	movlt	r3, #1
 8006f92:	2100      	movs	r1, #0
 8006f94:	2204      	movs	r2, #4
 8006f96:	69e8      	ldr	r0, [r5, #28]
 8006f98:	f102 0614 	add.w	r6, r2, #20
 8006f9c:	429e      	cmp	r6, r3
 8006f9e:	d940      	bls.n	8007022 <_dtoa_r+0x30a>
 8006fa0:	6041      	str	r1, [r0, #4]
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	f000 fd98 	bl	8007ad8 <_Balloc>
 8006fa8:	9003      	str	r0, [sp, #12]
 8006faa:	2800      	cmp	r0, #0
 8006fac:	d13c      	bne.n	8007028 <_dtoa_r+0x310>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	f240 11af 	movw	r1, #431	; 0x1af
 8006fb4:	4b16      	ldr	r3, [pc, #88]	; (8007010 <_dtoa_r+0x2f8>)
 8006fb6:	e6c3      	b.n	8006d40 <_dtoa_r+0x28>
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e7e1      	b.n	8006f80 <_dtoa_r+0x268>
 8006fbc:	2401      	movs	r4, #1
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	940b      	str	r4, [sp, #44]	; 0x2c
 8006fc2:	9322      	str	r3, [sp, #136]	; 0x88
 8006fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc8:	2200      	movs	r2, #0
 8006fca:	9306      	str	r3, [sp, #24]
 8006fcc:	9308      	str	r3, [sp, #32]
 8006fce:	2312      	movs	r3, #18
 8006fd0:	e7d1      	b.n	8006f76 <_dtoa_r+0x25e>
 8006fd2:	bf00      	nop
 8006fd4:	f3af 8000 	nop.w
 8006fd8:	636f4361 	.word	0x636f4361
 8006fdc:	3fd287a7 	.word	0x3fd287a7
 8006fe0:	8b60c8b3 	.word	0x8b60c8b3
 8006fe4:	3fc68a28 	.word	0x3fc68a28
 8006fe8:	509f79fb 	.word	0x509f79fb
 8006fec:	3fd34413 	.word	0x3fd34413
 8006ff0:	0800a9df 	.word	0x0800a9df
 8006ff4:	0800a9f6 	.word	0x0800a9f6
 8006ff8:	7ff00000 	.word	0x7ff00000
 8006ffc:	0800a9db 	.word	0x0800a9db
 8007000:	0800a9d2 	.word	0x0800a9d2
 8007004:	0800a9af 	.word	0x0800a9af
 8007008:	3ff80000 	.word	0x3ff80000
 800700c:	0800aae0 	.word	0x0800aae0
 8007010:	0800aa4e 	.word	0x0800aa4e
 8007014:	2301      	movs	r3, #1
 8007016:	930b      	str	r3, [sp, #44]	; 0x2c
 8007018:	e7d4      	b.n	8006fc4 <_dtoa_r+0x2ac>
 800701a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800701c:	9306      	str	r3, [sp, #24]
 800701e:	9308      	str	r3, [sp, #32]
 8007020:	e7b7      	b.n	8006f92 <_dtoa_r+0x27a>
 8007022:	3101      	adds	r1, #1
 8007024:	0052      	lsls	r2, r2, #1
 8007026:	e7b7      	b.n	8006f98 <_dtoa_r+0x280>
 8007028:	69eb      	ldr	r3, [r5, #28]
 800702a:	9a03      	ldr	r2, [sp, #12]
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	9b08      	ldr	r3, [sp, #32]
 8007030:	2b0e      	cmp	r3, #14
 8007032:	f200 80a8 	bhi.w	8007186 <_dtoa_r+0x46e>
 8007036:	2c00      	cmp	r4, #0
 8007038:	f000 80a5 	beq.w	8007186 <_dtoa_r+0x46e>
 800703c:	f1bb 0f00 	cmp.w	fp, #0
 8007040:	dd34      	ble.n	80070ac <_dtoa_r+0x394>
 8007042:	4b9a      	ldr	r3, [pc, #616]	; (80072ac <_dtoa_r+0x594>)
 8007044:	f00b 020f 	and.w	r2, fp, #15
 8007048:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800704c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007050:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007054:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007058:	ea4f 142b 	mov.w	r4, fp, asr #4
 800705c:	d016      	beq.n	800708c <_dtoa_r+0x374>
 800705e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007062:	4b93      	ldr	r3, [pc, #588]	; (80072b0 <_dtoa_r+0x598>)
 8007064:	2703      	movs	r7, #3
 8007066:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800706a:	f7f9 fb5f 	bl	800072c <__aeabi_ddiv>
 800706e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007072:	f004 040f 	and.w	r4, r4, #15
 8007076:	4e8e      	ldr	r6, [pc, #568]	; (80072b0 <_dtoa_r+0x598>)
 8007078:	b954      	cbnz	r4, 8007090 <_dtoa_r+0x378>
 800707a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800707e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007082:	f7f9 fb53 	bl	800072c <__aeabi_ddiv>
 8007086:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800708a:	e029      	b.n	80070e0 <_dtoa_r+0x3c8>
 800708c:	2702      	movs	r7, #2
 800708e:	e7f2      	b.n	8007076 <_dtoa_r+0x35e>
 8007090:	07e1      	lsls	r1, r4, #31
 8007092:	d508      	bpl.n	80070a6 <_dtoa_r+0x38e>
 8007094:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007098:	e9d6 2300 	ldrd	r2, r3, [r6]
 800709c:	f7f9 fa1c 	bl	80004d8 <__aeabi_dmul>
 80070a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070a4:	3701      	adds	r7, #1
 80070a6:	1064      	asrs	r4, r4, #1
 80070a8:	3608      	adds	r6, #8
 80070aa:	e7e5      	b.n	8007078 <_dtoa_r+0x360>
 80070ac:	f000 80a5 	beq.w	80071fa <_dtoa_r+0x4e2>
 80070b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80070b4:	f1cb 0400 	rsb	r4, fp, #0
 80070b8:	4b7c      	ldr	r3, [pc, #496]	; (80072ac <_dtoa_r+0x594>)
 80070ba:	f004 020f 	and.w	r2, r4, #15
 80070be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	f7f9 fa07 	bl	80004d8 <__aeabi_dmul>
 80070ca:	2702      	movs	r7, #2
 80070cc:	2300      	movs	r3, #0
 80070ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80070d2:	4e77      	ldr	r6, [pc, #476]	; (80072b0 <_dtoa_r+0x598>)
 80070d4:	1124      	asrs	r4, r4, #4
 80070d6:	2c00      	cmp	r4, #0
 80070d8:	f040 8084 	bne.w	80071e4 <_dtoa_r+0x4cc>
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1d2      	bne.n	8007086 <_dtoa_r+0x36e>
 80070e0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80070e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80070e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f000 8087 	beq.w	80071fe <_dtoa_r+0x4e6>
 80070f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80070f4:	2200      	movs	r2, #0
 80070f6:	4b6f      	ldr	r3, [pc, #444]	; (80072b4 <_dtoa_r+0x59c>)
 80070f8:	f7f9 fc60 	bl	80009bc <__aeabi_dcmplt>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d07e      	beq.n	80071fe <_dtoa_r+0x4e6>
 8007100:	9b08      	ldr	r3, [sp, #32]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d07b      	beq.n	80071fe <_dtoa_r+0x4e6>
 8007106:	9b06      	ldr	r3, [sp, #24]
 8007108:	2b00      	cmp	r3, #0
 800710a:	dd38      	ble.n	800717e <_dtoa_r+0x466>
 800710c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007110:	2200      	movs	r2, #0
 8007112:	4b69      	ldr	r3, [pc, #420]	; (80072b8 <_dtoa_r+0x5a0>)
 8007114:	f7f9 f9e0 	bl	80004d8 <__aeabi_dmul>
 8007118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800711c:	9c06      	ldr	r4, [sp, #24]
 800711e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8007122:	3701      	adds	r7, #1
 8007124:	4638      	mov	r0, r7
 8007126:	f7f9 f96d 	bl	8000404 <__aeabi_i2d>
 800712a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712e:	f7f9 f9d3 	bl	80004d8 <__aeabi_dmul>
 8007132:	2200      	movs	r2, #0
 8007134:	4b61      	ldr	r3, [pc, #388]	; (80072bc <_dtoa_r+0x5a4>)
 8007136:	f7f9 f819 	bl	800016c <__adddf3>
 800713a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800713e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007142:	9611      	str	r6, [sp, #68]	; 0x44
 8007144:	2c00      	cmp	r4, #0
 8007146:	d15d      	bne.n	8007204 <_dtoa_r+0x4ec>
 8007148:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800714c:	2200      	movs	r2, #0
 800714e:	4b5c      	ldr	r3, [pc, #368]	; (80072c0 <_dtoa_r+0x5a8>)
 8007150:	f7f9 f80a 	bl	8000168 <__aeabi_dsub>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715c:	4633      	mov	r3, r6
 800715e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007160:	f7f9 fc4a 	bl	80009f8 <__aeabi_dcmpgt>
 8007164:	2800      	cmp	r0, #0
 8007166:	f040 8295 	bne.w	8007694 <_dtoa_r+0x97c>
 800716a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800716e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007170:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007174:	f7f9 fc22 	bl	80009bc <__aeabi_dcmplt>
 8007178:	2800      	cmp	r0, #0
 800717a:	f040 8289 	bne.w	8007690 <_dtoa_r+0x978>
 800717e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007182:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007186:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007188:	2b00      	cmp	r3, #0
 800718a:	f2c0 8151 	blt.w	8007430 <_dtoa_r+0x718>
 800718e:	f1bb 0f0e 	cmp.w	fp, #14
 8007192:	f300 814d 	bgt.w	8007430 <_dtoa_r+0x718>
 8007196:	4b45      	ldr	r3, [pc, #276]	; (80072ac <_dtoa_r+0x594>)
 8007198:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800719c:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071a0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80071a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	f280 80da 	bge.w	8007360 <_dtoa_r+0x648>
 80071ac:	9b08      	ldr	r3, [sp, #32]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f300 80d6 	bgt.w	8007360 <_dtoa_r+0x648>
 80071b4:	f040 826b 	bne.w	800768e <_dtoa_r+0x976>
 80071b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071bc:	2200      	movs	r2, #0
 80071be:	4b40      	ldr	r3, [pc, #256]	; (80072c0 <_dtoa_r+0x5a8>)
 80071c0:	f7f9 f98a 	bl	80004d8 <__aeabi_dmul>
 80071c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071c8:	f7f9 fc0c 	bl	80009e4 <__aeabi_dcmpge>
 80071cc:	9c08      	ldr	r4, [sp, #32]
 80071ce:	4626      	mov	r6, r4
 80071d0:	2800      	cmp	r0, #0
 80071d2:	f040 8241 	bne.w	8007658 <_dtoa_r+0x940>
 80071d6:	2331      	movs	r3, #49	; 0x31
 80071d8:	9f03      	ldr	r7, [sp, #12]
 80071da:	f10b 0b01 	add.w	fp, fp, #1
 80071de:	f807 3b01 	strb.w	r3, [r7], #1
 80071e2:	e23d      	b.n	8007660 <_dtoa_r+0x948>
 80071e4:	07e2      	lsls	r2, r4, #31
 80071e6:	d505      	bpl.n	80071f4 <_dtoa_r+0x4dc>
 80071e8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071ec:	f7f9 f974 	bl	80004d8 <__aeabi_dmul>
 80071f0:	2301      	movs	r3, #1
 80071f2:	3701      	adds	r7, #1
 80071f4:	1064      	asrs	r4, r4, #1
 80071f6:	3608      	adds	r6, #8
 80071f8:	e76d      	b.n	80070d6 <_dtoa_r+0x3be>
 80071fa:	2702      	movs	r7, #2
 80071fc:	e770      	b.n	80070e0 <_dtoa_r+0x3c8>
 80071fe:	46d8      	mov	r8, fp
 8007200:	9c08      	ldr	r4, [sp, #32]
 8007202:	e78f      	b.n	8007124 <_dtoa_r+0x40c>
 8007204:	9903      	ldr	r1, [sp, #12]
 8007206:	4b29      	ldr	r3, [pc, #164]	; (80072ac <_dtoa_r+0x594>)
 8007208:	4421      	add	r1, r4
 800720a:	9112      	str	r1, [sp, #72]	; 0x48
 800720c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800720e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007212:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007216:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800721a:	2900      	cmp	r1, #0
 800721c:	d054      	beq.n	80072c8 <_dtoa_r+0x5b0>
 800721e:	2000      	movs	r0, #0
 8007220:	4928      	ldr	r1, [pc, #160]	; (80072c4 <_dtoa_r+0x5ac>)
 8007222:	f7f9 fa83 	bl	800072c <__aeabi_ddiv>
 8007226:	463b      	mov	r3, r7
 8007228:	4632      	mov	r2, r6
 800722a:	f7f8 ff9d 	bl	8000168 <__aeabi_dsub>
 800722e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007232:	9f03      	ldr	r7, [sp, #12]
 8007234:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007238:	f7f9 fbfe 	bl	8000a38 <__aeabi_d2iz>
 800723c:	4604      	mov	r4, r0
 800723e:	f7f9 f8e1 	bl	8000404 <__aeabi_i2d>
 8007242:	4602      	mov	r2, r0
 8007244:	460b      	mov	r3, r1
 8007246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800724a:	f7f8 ff8d 	bl	8000168 <__aeabi_dsub>
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	3430      	adds	r4, #48	; 0x30
 8007254:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007258:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800725c:	f807 4b01 	strb.w	r4, [r7], #1
 8007260:	f7f9 fbac 	bl	80009bc <__aeabi_dcmplt>
 8007264:	2800      	cmp	r0, #0
 8007266:	d173      	bne.n	8007350 <_dtoa_r+0x638>
 8007268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800726c:	2000      	movs	r0, #0
 800726e:	4911      	ldr	r1, [pc, #68]	; (80072b4 <_dtoa_r+0x59c>)
 8007270:	f7f8 ff7a 	bl	8000168 <__aeabi_dsub>
 8007274:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007278:	f7f9 fba0 	bl	80009bc <__aeabi_dcmplt>
 800727c:	2800      	cmp	r0, #0
 800727e:	f040 80b6 	bne.w	80073ee <_dtoa_r+0x6d6>
 8007282:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007284:	429f      	cmp	r7, r3
 8007286:	f43f af7a 	beq.w	800717e <_dtoa_r+0x466>
 800728a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800728e:	2200      	movs	r2, #0
 8007290:	4b09      	ldr	r3, [pc, #36]	; (80072b8 <_dtoa_r+0x5a0>)
 8007292:	f7f9 f921 	bl	80004d8 <__aeabi_dmul>
 8007296:	2200      	movs	r2, #0
 8007298:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800729c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072a0:	4b05      	ldr	r3, [pc, #20]	; (80072b8 <_dtoa_r+0x5a0>)
 80072a2:	f7f9 f919 	bl	80004d8 <__aeabi_dmul>
 80072a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072aa:	e7c3      	b.n	8007234 <_dtoa_r+0x51c>
 80072ac:	0800aae0 	.word	0x0800aae0
 80072b0:	0800aab8 	.word	0x0800aab8
 80072b4:	3ff00000 	.word	0x3ff00000
 80072b8:	40240000 	.word	0x40240000
 80072bc:	401c0000 	.word	0x401c0000
 80072c0:	40140000 	.word	0x40140000
 80072c4:	3fe00000 	.word	0x3fe00000
 80072c8:	4630      	mov	r0, r6
 80072ca:	4639      	mov	r1, r7
 80072cc:	f7f9 f904 	bl	80004d8 <__aeabi_dmul>
 80072d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072d6:	9c03      	ldr	r4, [sp, #12]
 80072d8:	9314      	str	r3, [sp, #80]	; 0x50
 80072da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072de:	f7f9 fbab 	bl	8000a38 <__aeabi_d2iz>
 80072e2:	9015      	str	r0, [sp, #84]	; 0x54
 80072e4:	f7f9 f88e 	bl	8000404 <__aeabi_i2d>
 80072e8:	4602      	mov	r2, r0
 80072ea:	460b      	mov	r3, r1
 80072ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072f0:	f7f8 ff3a 	bl	8000168 <__aeabi_dsub>
 80072f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072f6:	4606      	mov	r6, r0
 80072f8:	3330      	adds	r3, #48	; 0x30
 80072fa:	f804 3b01 	strb.w	r3, [r4], #1
 80072fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007300:	460f      	mov	r7, r1
 8007302:	429c      	cmp	r4, r3
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	d124      	bne.n	8007354 <_dtoa_r+0x63c>
 800730a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800730e:	4baf      	ldr	r3, [pc, #700]	; (80075cc <_dtoa_r+0x8b4>)
 8007310:	f7f8 ff2c 	bl	800016c <__adddf3>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4630      	mov	r0, r6
 800731a:	4639      	mov	r1, r7
 800731c:	f7f9 fb6c 	bl	80009f8 <__aeabi_dcmpgt>
 8007320:	2800      	cmp	r0, #0
 8007322:	d163      	bne.n	80073ec <_dtoa_r+0x6d4>
 8007324:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007328:	2000      	movs	r0, #0
 800732a:	49a8      	ldr	r1, [pc, #672]	; (80075cc <_dtoa_r+0x8b4>)
 800732c:	f7f8 ff1c 	bl	8000168 <__aeabi_dsub>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4630      	mov	r0, r6
 8007336:	4639      	mov	r1, r7
 8007338:	f7f9 fb40 	bl	80009bc <__aeabi_dcmplt>
 800733c:	2800      	cmp	r0, #0
 800733e:	f43f af1e 	beq.w	800717e <_dtoa_r+0x466>
 8007342:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007344:	1e7b      	subs	r3, r7, #1
 8007346:	9314      	str	r3, [sp, #80]	; 0x50
 8007348:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800734c:	2b30      	cmp	r3, #48	; 0x30
 800734e:	d0f8      	beq.n	8007342 <_dtoa_r+0x62a>
 8007350:	46c3      	mov	fp, r8
 8007352:	e03b      	b.n	80073cc <_dtoa_r+0x6b4>
 8007354:	4b9e      	ldr	r3, [pc, #632]	; (80075d0 <_dtoa_r+0x8b8>)
 8007356:	f7f9 f8bf 	bl	80004d8 <__aeabi_dmul>
 800735a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800735e:	e7bc      	b.n	80072da <_dtoa_r+0x5c2>
 8007360:	9f03      	ldr	r7, [sp, #12]
 8007362:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007366:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800736a:	4640      	mov	r0, r8
 800736c:	4649      	mov	r1, r9
 800736e:	f7f9 f9dd 	bl	800072c <__aeabi_ddiv>
 8007372:	f7f9 fb61 	bl	8000a38 <__aeabi_d2iz>
 8007376:	4604      	mov	r4, r0
 8007378:	f7f9 f844 	bl	8000404 <__aeabi_i2d>
 800737c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007380:	f7f9 f8aa 	bl	80004d8 <__aeabi_dmul>
 8007384:	4602      	mov	r2, r0
 8007386:	460b      	mov	r3, r1
 8007388:	4640      	mov	r0, r8
 800738a:	4649      	mov	r1, r9
 800738c:	f7f8 feec 	bl	8000168 <__aeabi_dsub>
 8007390:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007394:	f807 6b01 	strb.w	r6, [r7], #1
 8007398:	9e03      	ldr	r6, [sp, #12]
 800739a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800739e:	1bbe      	subs	r6, r7, r6
 80073a0:	45b4      	cmp	ip, r6
 80073a2:	4602      	mov	r2, r0
 80073a4:	460b      	mov	r3, r1
 80073a6:	d136      	bne.n	8007416 <_dtoa_r+0x6fe>
 80073a8:	f7f8 fee0 	bl	800016c <__adddf3>
 80073ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073b0:	4680      	mov	r8, r0
 80073b2:	4689      	mov	r9, r1
 80073b4:	f7f9 fb20 	bl	80009f8 <__aeabi_dcmpgt>
 80073b8:	bb58      	cbnz	r0, 8007412 <_dtoa_r+0x6fa>
 80073ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073be:	4640      	mov	r0, r8
 80073c0:	4649      	mov	r1, r9
 80073c2:	f7f9 faf1 	bl	80009a8 <__aeabi_dcmpeq>
 80073c6:	b108      	cbz	r0, 80073cc <_dtoa_r+0x6b4>
 80073c8:	07e3      	lsls	r3, r4, #31
 80073ca:	d422      	bmi.n	8007412 <_dtoa_r+0x6fa>
 80073cc:	4651      	mov	r1, sl
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 fbc2 	bl	8007b58 <_Bfree>
 80073d4:	2300      	movs	r3, #0
 80073d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80073d8:	703b      	strb	r3, [r7, #0]
 80073da:	f10b 0301 	add.w	r3, fp, #1
 80073de:	6013      	str	r3, [r2, #0]
 80073e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f43f ace6 	beq.w	8006db4 <_dtoa_r+0x9c>
 80073e8:	601f      	str	r7, [r3, #0]
 80073ea:	e4e3      	b.n	8006db4 <_dtoa_r+0x9c>
 80073ec:	4627      	mov	r7, r4
 80073ee:	463b      	mov	r3, r7
 80073f0:	461f      	mov	r7, r3
 80073f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073f6:	2a39      	cmp	r2, #57	; 0x39
 80073f8:	d107      	bne.n	800740a <_dtoa_r+0x6f2>
 80073fa:	9a03      	ldr	r2, [sp, #12]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d1f7      	bne.n	80073f0 <_dtoa_r+0x6d8>
 8007400:	2230      	movs	r2, #48	; 0x30
 8007402:	9903      	ldr	r1, [sp, #12]
 8007404:	f108 0801 	add.w	r8, r8, #1
 8007408:	700a      	strb	r2, [r1, #0]
 800740a:	781a      	ldrb	r2, [r3, #0]
 800740c:	3201      	adds	r2, #1
 800740e:	701a      	strb	r2, [r3, #0]
 8007410:	e79e      	b.n	8007350 <_dtoa_r+0x638>
 8007412:	46d8      	mov	r8, fp
 8007414:	e7eb      	b.n	80073ee <_dtoa_r+0x6d6>
 8007416:	2200      	movs	r2, #0
 8007418:	4b6d      	ldr	r3, [pc, #436]	; (80075d0 <_dtoa_r+0x8b8>)
 800741a:	f7f9 f85d 	bl	80004d8 <__aeabi_dmul>
 800741e:	2200      	movs	r2, #0
 8007420:	2300      	movs	r3, #0
 8007422:	4680      	mov	r8, r0
 8007424:	4689      	mov	r9, r1
 8007426:	f7f9 fabf 	bl	80009a8 <__aeabi_dcmpeq>
 800742a:	2800      	cmp	r0, #0
 800742c:	d09b      	beq.n	8007366 <_dtoa_r+0x64e>
 800742e:	e7cd      	b.n	80073cc <_dtoa_r+0x6b4>
 8007430:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007432:	2a00      	cmp	r2, #0
 8007434:	f000 80c4 	beq.w	80075c0 <_dtoa_r+0x8a8>
 8007438:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800743a:	2a01      	cmp	r2, #1
 800743c:	f300 80a8 	bgt.w	8007590 <_dtoa_r+0x878>
 8007440:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007442:	2a00      	cmp	r2, #0
 8007444:	f000 80a0 	beq.w	8007588 <_dtoa_r+0x870>
 8007448:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800744c:	464f      	mov	r7, r9
 800744e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007450:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007452:	2101      	movs	r1, #1
 8007454:	441a      	add	r2, r3
 8007456:	4628      	mov	r0, r5
 8007458:	4499      	add	r9, r3
 800745a:	9209      	str	r2, [sp, #36]	; 0x24
 800745c:	f000 fc32 	bl	8007cc4 <__i2b>
 8007460:	4606      	mov	r6, r0
 8007462:	b15f      	cbz	r7, 800747c <_dtoa_r+0x764>
 8007464:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007466:	2b00      	cmp	r3, #0
 8007468:	dd08      	ble.n	800747c <_dtoa_r+0x764>
 800746a:	42bb      	cmp	r3, r7
 800746c:	bfa8      	it	ge
 800746e:	463b      	movge	r3, r7
 8007470:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007472:	eba9 0903 	sub.w	r9, r9, r3
 8007476:	1aff      	subs	r7, r7, r3
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	9309      	str	r3, [sp, #36]	; 0x24
 800747c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800747e:	b1f3      	cbz	r3, 80074be <_dtoa_r+0x7a6>
 8007480:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 80a0 	beq.w	80075c8 <_dtoa_r+0x8b0>
 8007488:	2c00      	cmp	r4, #0
 800748a:	dd10      	ble.n	80074ae <_dtoa_r+0x796>
 800748c:	4631      	mov	r1, r6
 800748e:	4622      	mov	r2, r4
 8007490:	4628      	mov	r0, r5
 8007492:	f000 fcd5 	bl	8007e40 <__pow5mult>
 8007496:	4652      	mov	r2, sl
 8007498:	4601      	mov	r1, r0
 800749a:	4606      	mov	r6, r0
 800749c:	4628      	mov	r0, r5
 800749e:	f000 fc27 	bl	8007cf0 <__multiply>
 80074a2:	4680      	mov	r8, r0
 80074a4:	4651      	mov	r1, sl
 80074a6:	4628      	mov	r0, r5
 80074a8:	f000 fb56 	bl	8007b58 <_Bfree>
 80074ac:	46c2      	mov	sl, r8
 80074ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b0:	1b1a      	subs	r2, r3, r4
 80074b2:	d004      	beq.n	80074be <_dtoa_r+0x7a6>
 80074b4:	4651      	mov	r1, sl
 80074b6:	4628      	mov	r0, r5
 80074b8:	f000 fcc2 	bl	8007e40 <__pow5mult>
 80074bc:	4682      	mov	sl, r0
 80074be:	2101      	movs	r1, #1
 80074c0:	4628      	mov	r0, r5
 80074c2:	f000 fbff 	bl	8007cc4 <__i2b>
 80074c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074c8:	4604      	mov	r4, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f340 8082 	ble.w	80075d4 <_dtoa_r+0x8bc>
 80074d0:	461a      	mov	r2, r3
 80074d2:	4601      	mov	r1, r0
 80074d4:	4628      	mov	r0, r5
 80074d6:	f000 fcb3 	bl	8007e40 <__pow5mult>
 80074da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074dc:	4604      	mov	r4, r0
 80074de:	2b01      	cmp	r3, #1
 80074e0:	dd7b      	ble.n	80075da <_dtoa_r+0x8c2>
 80074e2:	f04f 0800 	mov.w	r8, #0
 80074e6:	6923      	ldr	r3, [r4, #16]
 80074e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074ec:	6918      	ldr	r0, [r3, #16]
 80074ee:	f000 fb9b 	bl	8007c28 <__hi0bits>
 80074f2:	f1c0 0020 	rsb	r0, r0, #32
 80074f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f8:	4418      	add	r0, r3
 80074fa:	f010 001f 	ands.w	r0, r0, #31
 80074fe:	f000 8092 	beq.w	8007626 <_dtoa_r+0x90e>
 8007502:	f1c0 0320 	rsb	r3, r0, #32
 8007506:	2b04      	cmp	r3, #4
 8007508:	f340 8085 	ble.w	8007616 <_dtoa_r+0x8fe>
 800750c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800750e:	f1c0 001c 	rsb	r0, r0, #28
 8007512:	4403      	add	r3, r0
 8007514:	4481      	add	r9, r0
 8007516:	4407      	add	r7, r0
 8007518:	9309      	str	r3, [sp, #36]	; 0x24
 800751a:	f1b9 0f00 	cmp.w	r9, #0
 800751e:	dd05      	ble.n	800752c <_dtoa_r+0x814>
 8007520:	4651      	mov	r1, sl
 8007522:	464a      	mov	r2, r9
 8007524:	4628      	mov	r0, r5
 8007526:	f000 fce5 	bl	8007ef4 <__lshift>
 800752a:	4682      	mov	sl, r0
 800752c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752e:	2b00      	cmp	r3, #0
 8007530:	dd05      	ble.n	800753e <_dtoa_r+0x826>
 8007532:	4621      	mov	r1, r4
 8007534:	461a      	mov	r2, r3
 8007536:	4628      	mov	r0, r5
 8007538:	f000 fcdc 	bl	8007ef4 <__lshift>
 800753c:	4604      	mov	r4, r0
 800753e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007540:	2b00      	cmp	r3, #0
 8007542:	d072      	beq.n	800762a <_dtoa_r+0x912>
 8007544:	4621      	mov	r1, r4
 8007546:	4650      	mov	r0, sl
 8007548:	f000 fd40 	bl	8007fcc <__mcmp>
 800754c:	2800      	cmp	r0, #0
 800754e:	da6c      	bge.n	800762a <_dtoa_r+0x912>
 8007550:	2300      	movs	r3, #0
 8007552:	4651      	mov	r1, sl
 8007554:	220a      	movs	r2, #10
 8007556:	4628      	mov	r0, r5
 8007558:	f000 fb20 	bl	8007b9c <__multadd>
 800755c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800755e:	4682      	mov	sl, r0
 8007560:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 81ac 	beq.w	80078c2 <_dtoa_r+0xbaa>
 800756a:	2300      	movs	r3, #0
 800756c:	4631      	mov	r1, r6
 800756e:	220a      	movs	r2, #10
 8007570:	4628      	mov	r0, r5
 8007572:	f000 fb13 	bl	8007b9c <__multadd>
 8007576:	9b06      	ldr	r3, [sp, #24]
 8007578:	4606      	mov	r6, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	f300 8093 	bgt.w	80076a6 <_dtoa_r+0x98e>
 8007580:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007582:	2b02      	cmp	r3, #2
 8007584:	dc59      	bgt.n	800763a <_dtoa_r+0x922>
 8007586:	e08e      	b.n	80076a6 <_dtoa_r+0x98e>
 8007588:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800758a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800758e:	e75d      	b.n	800744c <_dtoa_r+0x734>
 8007590:	9b08      	ldr	r3, [sp, #32]
 8007592:	1e5c      	subs	r4, r3, #1
 8007594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007596:	42a3      	cmp	r3, r4
 8007598:	bfbf      	itttt	lt
 800759a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800759c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800759e:	1ae3      	sublt	r3, r4, r3
 80075a0:	18d2      	addlt	r2, r2, r3
 80075a2:	bfa8      	it	ge
 80075a4:	1b1c      	subge	r4, r3, r4
 80075a6:	9b08      	ldr	r3, [sp, #32]
 80075a8:	bfbe      	ittt	lt
 80075aa:	940a      	strlt	r4, [sp, #40]	; 0x28
 80075ac:	920e      	strlt	r2, [sp, #56]	; 0x38
 80075ae:	2400      	movlt	r4, #0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	bfb5      	itete	lt
 80075b4:	eba9 0703 	sublt.w	r7, r9, r3
 80075b8:	464f      	movge	r7, r9
 80075ba:	2300      	movlt	r3, #0
 80075bc:	9b08      	ldrge	r3, [sp, #32]
 80075be:	e747      	b.n	8007450 <_dtoa_r+0x738>
 80075c0:	464f      	mov	r7, r9
 80075c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80075c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80075c6:	e74c      	b.n	8007462 <_dtoa_r+0x74a>
 80075c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075ca:	e773      	b.n	80074b4 <_dtoa_r+0x79c>
 80075cc:	3fe00000 	.word	0x3fe00000
 80075d0:	40240000 	.word	0x40240000
 80075d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	dc18      	bgt.n	800760c <_dtoa_r+0x8f4>
 80075da:	9b04      	ldr	r3, [sp, #16]
 80075dc:	b9b3      	cbnz	r3, 800760c <_dtoa_r+0x8f4>
 80075de:	9b05      	ldr	r3, [sp, #20]
 80075e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075e4:	b993      	cbnz	r3, 800760c <_dtoa_r+0x8f4>
 80075e6:	9b05      	ldr	r3, [sp, #20]
 80075e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075ec:	0d1b      	lsrs	r3, r3, #20
 80075ee:	051b      	lsls	r3, r3, #20
 80075f0:	b17b      	cbz	r3, 8007612 <_dtoa_r+0x8fa>
 80075f2:	f04f 0801 	mov.w	r8, #1
 80075f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f8:	f109 0901 	add.w	r9, r9, #1
 80075fc:	3301      	adds	r3, #1
 80075fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007600:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007602:	2b00      	cmp	r3, #0
 8007604:	f47f af6f 	bne.w	80074e6 <_dtoa_r+0x7ce>
 8007608:	2001      	movs	r0, #1
 800760a:	e774      	b.n	80074f6 <_dtoa_r+0x7de>
 800760c:	f04f 0800 	mov.w	r8, #0
 8007610:	e7f6      	b.n	8007600 <_dtoa_r+0x8e8>
 8007612:	4698      	mov	r8, r3
 8007614:	e7f4      	b.n	8007600 <_dtoa_r+0x8e8>
 8007616:	d080      	beq.n	800751a <_dtoa_r+0x802>
 8007618:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800761a:	331c      	adds	r3, #28
 800761c:	441a      	add	r2, r3
 800761e:	4499      	add	r9, r3
 8007620:	441f      	add	r7, r3
 8007622:	9209      	str	r2, [sp, #36]	; 0x24
 8007624:	e779      	b.n	800751a <_dtoa_r+0x802>
 8007626:	4603      	mov	r3, r0
 8007628:	e7f6      	b.n	8007618 <_dtoa_r+0x900>
 800762a:	9b08      	ldr	r3, [sp, #32]
 800762c:	2b00      	cmp	r3, #0
 800762e:	dc34      	bgt.n	800769a <_dtoa_r+0x982>
 8007630:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007632:	2b02      	cmp	r3, #2
 8007634:	dd31      	ble.n	800769a <_dtoa_r+0x982>
 8007636:	9b08      	ldr	r3, [sp, #32]
 8007638:	9306      	str	r3, [sp, #24]
 800763a:	9b06      	ldr	r3, [sp, #24]
 800763c:	b963      	cbnz	r3, 8007658 <_dtoa_r+0x940>
 800763e:	4621      	mov	r1, r4
 8007640:	2205      	movs	r2, #5
 8007642:	4628      	mov	r0, r5
 8007644:	f000 faaa 	bl	8007b9c <__multadd>
 8007648:	4601      	mov	r1, r0
 800764a:	4604      	mov	r4, r0
 800764c:	4650      	mov	r0, sl
 800764e:	f000 fcbd 	bl	8007fcc <__mcmp>
 8007652:	2800      	cmp	r0, #0
 8007654:	f73f adbf 	bgt.w	80071d6 <_dtoa_r+0x4be>
 8007658:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800765a:	9f03      	ldr	r7, [sp, #12]
 800765c:	ea6f 0b03 	mvn.w	fp, r3
 8007660:	f04f 0800 	mov.w	r8, #0
 8007664:	4621      	mov	r1, r4
 8007666:	4628      	mov	r0, r5
 8007668:	f000 fa76 	bl	8007b58 <_Bfree>
 800766c:	2e00      	cmp	r6, #0
 800766e:	f43f aead 	beq.w	80073cc <_dtoa_r+0x6b4>
 8007672:	f1b8 0f00 	cmp.w	r8, #0
 8007676:	d005      	beq.n	8007684 <_dtoa_r+0x96c>
 8007678:	45b0      	cmp	r8, r6
 800767a:	d003      	beq.n	8007684 <_dtoa_r+0x96c>
 800767c:	4641      	mov	r1, r8
 800767e:	4628      	mov	r0, r5
 8007680:	f000 fa6a 	bl	8007b58 <_Bfree>
 8007684:	4631      	mov	r1, r6
 8007686:	4628      	mov	r0, r5
 8007688:	f000 fa66 	bl	8007b58 <_Bfree>
 800768c:	e69e      	b.n	80073cc <_dtoa_r+0x6b4>
 800768e:	2400      	movs	r4, #0
 8007690:	4626      	mov	r6, r4
 8007692:	e7e1      	b.n	8007658 <_dtoa_r+0x940>
 8007694:	46c3      	mov	fp, r8
 8007696:	4626      	mov	r6, r4
 8007698:	e59d      	b.n	80071d6 <_dtoa_r+0x4be>
 800769a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800769c:	2b00      	cmp	r3, #0
 800769e:	f000 80c8 	beq.w	8007832 <_dtoa_r+0xb1a>
 80076a2:	9b08      	ldr	r3, [sp, #32]
 80076a4:	9306      	str	r3, [sp, #24]
 80076a6:	2f00      	cmp	r7, #0
 80076a8:	dd05      	ble.n	80076b6 <_dtoa_r+0x99e>
 80076aa:	4631      	mov	r1, r6
 80076ac:	463a      	mov	r2, r7
 80076ae:	4628      	mov	r0, r5
 80076b0:	f000 fc20 	bl	8007ef4 <__lshift>
 80076b4:	4606      	mov	r6, r0
 80076b6:	f1b8 0f00 	cmp.w	r8, #0
 80076ba:	d05b      	beq.n	8007774 <_dtoa_r+0xa5c>
 80076bc:	4628      	mov	r0, r5
 80076be:	6871      	ldr	r1, [r6, #4]
 80076c0:	f000 fa0a 	bl	8007ad8 <_Balloc>
 80076c4:	4607      	mov	r7, r0
 80076c6:	b928      	cbnz	r0, 80076d4 <_dtoa_r+0x9bc>
 80076c8:	4602      	mov	r2, r0
 80076ca:	f240 21ef 	movw	r1, #751	; 0x2ef
 80076ce:	4b81      	ldr	r3, [pc, #516]	; (80078d4 <_dtoa_r+0xbbc>)
 80076d0:	f7ff bb36 	b.w	8006d40 <_dtoa_r+0x28>
 80076d4:	6932      	ldr	r2, [r6, #16]
 80076d6:	f106 010c 	add.w	r1, r6, #12
 80076da:	3202      	adds	r2, #2
 80076dc:	0092      	lsls	r2, r2, #2
 80076de:	300c      	adds	r0, #12
 80076e0:	f7ff fa81 	bl	8006be6 <memcpy>
 80076e4:	2201      	movs	r2, #1
 80076e6:	4639      	mov	r1, r7
 80076e8:	4628      	mov	r0, r5
 80076ea:	f000 fc03 	bl	8007ef4 <__lshift>
 80076ee:	46b0      	mov	r8, r6
 80076f0:	4606      	mov	r6, r0
 80076f2:	9b03      	ldr	r3, [sp, #12]
 80076f4:	9a03      	ldr	r2, [sp, #12]
 80076f6:	3301      	adds	r3, #1
 80076f8:	9308      	str	r3, [sp, #32]
 80076fa:	9b06      	ldr	r3, [sp, #24]
 80076fc:	4413      	add	r3, r2
 80076fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007700:	9b04      	ldr	r3, [sp, #16]
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	930a      	str	r3, [sp, #40]	; 0x28
 8007708:	9b08      	ldr	r3, [sp, #32]
 800770a:	4621      	mov	r1, r4
 800770c:	3b01      	subs	r3, #1
 800770e:	4650      	mov	r0, sl
 8007710:	9304      	str	r3, [sp, #16]
 8007712:	f7ff fa76 	bl	8006c02 <quorem>
 8007716:	4641      	mov	r1, r8
 8007718:	9006      	str	r0, [sp, #24]
 800771a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800771e:	4650      	mov	r0, sl
 8007720:	f000 fc54 	bl	8007fcc <__mcmp>
 8007724:	4632      	mov	r2, r6
 8007726:	9009      	str	r0, [sp, #36]	; 0x24
 8007728:	4621      	mov	r1, r4
 800772a:	4628      	mov	r0, r5
 800772c:	f000 fc6a 	bl	8008004 <__mdiff>
 8007730:	68c2      	ldr	r2, [r0, #12]
 8007732:	4607      	mov	r7, r0
 8007734:	bb02      	cbnz	r2, 8007778 <_dtoa_r+0xa60>
 8007736:	4601      	mov	r1, r0
 8007738:	4650      	mov	r0, sl
 800773a:	f000 fc47 	bl	8007fcc <__mcmp>
 800773e:	4602      	mov	r2, r0
 8007740:	4639      	mov	r1, r7
 8007742:	4628      	mov	r0, r5
 8007744:	920c      	str	r2, [sp, #48]	; 0x30
 8007746:	f000 fa07 	bl	8007b58 <_Bfree>
 800774a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800774c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800774e:	9f08      	ldr	r7, [sp, #32]
 8007750:	ea43 0102 	orr.w	r1, r3, r2
 8007754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007756:	4319      	orrs	r1, r3
 8007758:	d110      	bne.n	800777c <_dtoa_r+0xa64>
 800775a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800775e:	d029      	beq.n	80077b4 <_dtoa_r+0xa9c>
 8007760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007762:	2b00      	cmp	r3, #0
 8007764:	dd02      	ble.n	800776c <_dtoa_r+0xa54>
 8007766:	9b06      	ldr	r3, [sp, #24]
 8007768:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800776c:	9b04      	ldr	r3, [sp, #16]
 800776e:	f883 9000 	strb.w	r9, [r3]
 8007772:	e777      	b.n	8007664 <_dtoa_r+0x94c>
 8007774:	4630      	mov	r0, r6
 8007776:	e7ba      	b.n	80076ee <_dtoa_r+0x9d6>
 8007778:	2201      	movs	r2, #1
 800777a:	e7e1      	b.n	8007740 <_dtoa_r+0xa28>
 800777c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800777e:	2b00      	cmp	r3, #0
 8007780:	db04      	blt.n	800778c <_dtoa_r+0xa74>
 8007782:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007784:	430b      	orrs	r3, r1
 8007786:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007788:	430b      	orrs	r3, r1
 800778a:	d120      	bne.n	80077ce <_dtoa_r+0xab6>
 800778c:	2a00      	cmp	r2, #0
 800778e:	dded      	ble.n	800776c <_dtoa_r+0xa54>
 8007790:	4651      	mov	r1, sl
 8007792:	2201      	movs	r2, #1
 8007794:	4628      	mov	r0, r5
 8007796:	f000 fbad 	bl	8007ef4 <__lshift>
 800779a:	4621      	mov	r1, r4
 800779c:	4682      	mov	sl, r0
 800779e:	f000 fc15 	bl	8007fcc <__mcmp>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	dc03      	bgt.n	80077ae <_dtoa_r+0xa96>
 80077a6:	d1e1      	bne.n	800776c <_dtoa_r+0xa54>
 80077a8:	f019 0f01 	tst.w	r9, #1
 80077ac:	d0de      	beq.n	800776c <_dtoa_r+0xa54>
 80077ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077b2:	d1d8      	bne.n	8007766 <_dtoa_r+0xa4e>
 80077b4:	2339      	movs	r3, #57	; 0x39
 80077b6:	9a04      	ldr	r2, [sp, #16]
 80077b8:	7013      	strb	r3, [r2, #0]
 80077ba:	463b      	mov	r3, r7
 80077bc:	461f      	mov	r7, r3
 80077be:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	2a39      	cmp	r2, #57	; 0x39
 80077c6:	d06b      	beq.n	80078a0 <_dtoa_r+0xb88>
 80077c8:	3201      	adds	r2, #1
 80077ca:	701a      	strb	r2, [r3, #0]
 80077cc:	e74a      	b.n	8007664 <_dtoa_r+0x94c>
 80077ce:	2a00      	cmp	r2, #0
 80077d0:	dd07      	ble.n	80077e2 <_dtoa_r+0xaca>
 80077d2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80077d6:	d0ed      	beq.n	80077b4 <_dtoa_r+0xa9c>
 80077d8:	9a04      	ldr	r2, [sp, #16]
 80077da:	f109 0301 	add.w	r3, r9, #1
 80077de:	7013      	strb	r3, [r2, #0]
 80077e0:	e740      	b.n	8007664 <_dtoa_r+0x94c>
 80077e2:	9b08      	ldr	r3, [sp, #32]
 80077e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077e6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d042      	beq.n	8007874 <_dtoa_r+0xb5c>
 80077ee:	4651      	mov	r1, sl
 80077f0:	2300      	movs	r3, #0
 80077f2:	220a      	movs	r2, #10
 80077f4:	4628      	mov	r0, r5
 80077f6:	f000 f9d1 	bl	8007b9c <__multadd>
 80077fa:	45b0      	cmp	r8, r6
 80077fc:	4682      	mov	sl, r0
 80077fe:	f04f 0300 	mov.w	r3, #0
 8007802:	f04f 020a 	mov.w	r2, #10
 8007806:	4641      	mov	r1, r8
 8007808:	4628      	mov	r0, r5
 800780a:	d107      	bne.n	800781c <_dtoa_r+0xb04>
 800780c:	f000 f9c6 	bl	8007b9c <__multadd>
 8007810:	4680      	mov	r8, r0
 8007812:	4606      	mov	r6, r0
 8007814:	9b08      	ldr	r3, [sp, #32]
 8007816:	3301      	adds	r3, #1
 8007818:	9308      	str	r3, [sp, #32]
 800781a:	e775      	b.n	8007708 <_dtoa_r+0x9f0>
 800781c:	f000 f9be 	bl	8007b9c <__multadd>
 8007820:	4631      	mov	r1, r6
 8007822:	4680      	mov	r8, r0
 8007824:	2300      	movs	r3, #0
 8007826:	220a      	movs	r2, #10
 8007828:	4628      	mov	r0, r5
 800782a:	f000 f9b7 	bl	8007b9c <__multadd>
 800782e:	4606      	mov	r6, r0
 8007830:	e7f0      	b.n	8007814 <_dtoa_r+0xafc>
 8007832:	9b08      	ldr	r3, [sp, #32]
 8007834:	9306      	str	r3, [sp, #24]
 8007836:	9f03      	ldr	r7, [sp, #12]
 8007838:	4621      	mov	r1, r4
 800783a:	4650      	mov	r0, sl
 800783c:	f7ff f9e1 	bl	8006c02 <quorem>
 8007840:	9b03      	ldr	r3, [sp, #12]
 8007842:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007846:	f807 9b01 	strb.w	r9, [r7], #1
 800784a:	1afa      	subs	r2, r7, r3
 800784c:	9b06      	ldr	r3, [sp, #24]
 800784e:	4293      	cmp	r3, r2
 8007850:	dd07      	ble.n	8007862 <_dtoa_r+0xb4a>
 8007852:	4651      	mov	r1, sl
 8007854:	2300      	movs	r3, #0
 8007856:	220a      	movs	r2, #10
 8007858:	4628      	mov	r0, r5
 800785a:	f000 f99f 	bl	8007b9c <__multadd>
 800785e:	4682      	mov	sl, r0
 8007860:	e7ea      	b.n	8007838 <_dtoa_r+0xb20>
 8007862:	9b06      	ldr	r3, [sp, #24]
 8007864:	f04f 0800 	mov.w	r8, #0
 8007868:	2b00      	cmp	r3, #0
 800786a:	bfcc      	ite	gt
 800786c:	461f      	movgt	r7, r3
 800786e:	2701      	movle	r7, #1
 8007870:	9b03      	ldr	r3, [sp, #12]
 8007872:	441f      	add	r7, r3
 8007874:	4651      	mov	r1, sl
 8007876:	2201      	movs	r2, #1
 8007878:	4628      	mov	r0, r5
 800787a:	f000 fb3b 	bl	8007ef4 <__lshift>
 800787e:	4621      	mov	r1, r4
 8007880:	4682      	mov	sl, r0
 8007882:	f000 fba3 	bl	8007fcc <__mcmp>
 8007886:	2800      	cmp	r0, #0
 8007888:	dc97      	bgt.n	80077ba <_dtoa_r+0xaa2>
 800788a:	d102      	bne.n	8007892 <_dtoa_r+0xb7a>
 800788c:	f019 0f01 	tst.w	r9, #1
 8007890:	d193      	bne.n	80077ba <_dtoa_r+0xaa2>
 8007892:	463b      	mov	r3, r7
 8007894:	461f      	mov	r7, r3
 8007896:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800789a:	2a30      	cmp	r2, #48	; 0x30
 800789c:	d0fa      	beq.n	8007894 <_dtoa_r+0xb7c>
 800789e:	e6e1      	b.n	8007664 <_dtoa_r+0x94c>
 80078a0:	9a03      	ldr	r2, [sp, #12]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d18a      	bne.n	80077bc <_dtoa_r+0xaa4>
 80078a6:	2331      	movs	r3, #49	; 0x31
 80078a8:	f10b 0b01 	add.w	fp, fp, #1
 80078ac:	e797      	b.n	80077de <_dtoa_r+0xac6>
 80078ae:	4b0a      	ldr	r3, [pc, #40]	; (80078d8 <_dtoa_r+0xbc0>)
 80078b0:	f7ff ba9f 	b.w	8006df2 <_dtoa_r+0xda>
 80078b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f47f aa77 	bne.w	8006daa <_dtoa_r+0x92>
 80078bc:	4b07      	ldr	r3, [pc, #28]	; (80078dc <_dtoa_r+0xbc4>)
 80078be:	f7ff ba98 	b.w	8006df2 <_dtoa_r+0xda>
 80078c2:	9b06      	ldr	r3, [sp, #24]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	dcb6      	bgt.n	8007836 <_dtoa_r+0xb1e>
 80078c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	f73f aeb5 	bgt.w	800763a <_dtoa_r+0x922>
 80078d0:	e7b1      	b.n	8007836 <_dtoa_r+0xb1e>
 80078d2:	bf00      	nop
 80078d4:	0800aa4e 	.word	0x0800aa4e
 80078d8:	0800a9ae 	.word	0x0800a9ae
 80078dc:	0800a9d2 	.word	0x0800a9d2

080078e0 <_free_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4605      	mov	r5, r0
 80078e4:	2900      	cmp	r1, #0
 80078e6:	d040      	beq.n	800796a <_free_r+0x8a>
 80078e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078ec:	1f0c      	subs	r4, r1, #4
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	bfb8      	it	lt
 80078f2:	18e4      	addlt	r4, r4, r3
 80078f4:	f000 f8e4 	bl	8007ac0 <__malloc_lock>
 80078f8:	4a1c      	ldr	r2, [pc, #112]	; (800796c <_free_r+0x8c>)
 80078fa:	6813      	ldr	r3, [r2, #0]
 80078fc:	b933      	cbnz	r3, 800790c <_free_r+0x2c>
 80078fe:	6063      	str	r3, [r4, #4]
 8007900:	6014      	str	r4, [r2, #0]
 8007902:	4628      	mov	r0, r5
 8007904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007908:	f000 b8e0 	b.w	8007acc <__malloc_unlock>
 800790c:	42a3      	cmp	r3, r4
 800790e:	d908      	bls.n	8007922 <_free_r+0x42>
 8007910:	6820      	ldr	r0, [r4, #0]
 8007912:	1821      	adds	r1, r4, r0
 8007914:	428b      	cmp	r3, r1
 8007916:	bf01      	itttt	eq
 8007918:	6819      	ldreq	r1, [r3, #0]
 800791a:	685b      	ldreq	r3, [r3, #4]
 800791c:	1809      	addeq	r1, r1, r0
 800791e:	6021      	streq	r1, [r4, #0]
 8007920:	e7ed      	b.n	80078fe <_free_r+0x1e>
 8007922:	461a      	mov	r2, r3
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	b10b      	cbz	r3, 800792c <_free_r+0x4c>
 8007928:	42a3      	cmp	r3, r4
 800792a:	d9fa      	bls.n	8007922 <_free_r+0x42>
 800792c:	6811      	ldr	r1, [r2, #0]
 800792e:	1850      	adds	r0, r2, r1
 8007930:	42a0      	cmp	r0, r4
 8007932:	d10b      	bne.n	800794c <_free_r+0x6c>
 8007934:	6820      	ldr	r0, [r4, #0]
 8007936:	4401      	add	r1, r0
 8007938:	1850      	adds	r0, r2, r1
 800793a:	4283      	cmp	r3, r0
 800793c:	6011      	str	r1, [r2, #0]
 800793e:	d1e0      	bne.n	8007902 <_free_r+0x22>
 8007940:	6818      	ldr	r0, [r3, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	4408      	add	r0, r1
 8007946:	6010      	str	r0, [r2, #0]
 8007948:	6053      	str	r3, [r2, #4]
 800794a:	e7da      	b.n	8007902 <_free_r+0x22>
 800794c:	d902      	bls.n	8007954 <_free_r+0x74>
 800794e:	230c      	movs	r3, #12
 8007950:	602b      	str	r3, [r5, #0]
 8007952:	e7d6      	b.n	8007902 <_free_r+0x22>
 8007954:	6820      	ldr	r0, [r4, #0]
 8007956:	1821      	adds	r1, r4, r0
 8007958:	428b      	cmp	r3, r1
 800795a:	bf01      	itttt	eq
 800795c:	6819      	ldreq	r1, [r3, #0]
 800795e:	685b      	ldreq	r3, [r3, #4]
 8007960:	1809      	addeq	r1, r1, r0
 8007962:	6021      	streq	r1, [r4, #0]
 8007964:	6063      	str	r3, [r4, #4]
 8007966:	6054      	str	r4, [r2, #4]
 8007968:	e7cb      	b.n	8007902 <_free_r+0x22>
 800796a:	bd38      	pop	{r3, r4, r5, pc}
 800796c:	20001074 	.word	0x20001074

08007970 <malloc>:
 8007970:	4b02      	ldr	r3, [pc, #8]	; (800797c <malloc+0xc>)
 8007972:	4601      	mov	r1, r0
 8007974:	6818      	ldr	r0, [r3, #0]
 8007976:	f000 b823 	b.w	80079c0 <_malloc_r>
 800797a:	bf00      	nop
 800797c:	20000088 	.word	0x20000088

08007980 <sbrk_aligned>:
 8007980:	b570      	push	{r4, r5, r6, lr}
 8007982:	4e0e      	ldr	r6, [pc, #56]	; (80079bc <sbrk_aligned+0x3c>)
 8007984:	460c      	mov	r4, r1
 8007986:	6831      	ldr	r1, [r6, #0]
 8007988:	4605      	mov	r5, r0
 800798a:	b911      	cbnz	r1, 8007992 <sbrk_aligned+0x12>
 800798c:	f000 fe1e 	bl	80085cc <_sbrk_r>
 8007990:	6030      	str	r0, [r6, #0]
 8007992:	4621      	mov	r1, r4
 8007994:	4628      	mov	r0, r5
 8007996:	f000 fe19 	bl	80085cc <_sbrk_r>
 800799a:	1c43      	adds	r3, r0, #1
 800799c:	d00a      	beq.n	80079b4 <sbrk_aligned+0x34>
 800799e:	1cc4      	adds	r4, r0, #3
 80079a0:	f024 0403 	bic.w	r4, r4, #3
 80079a4:	42a0      	cmp	r0, r4
 80079a6:	d007      	beq.n	80079b8 <sbrk_aligned+0x38>
 80079a8:	1a21      	subs	r1, r4, r0
 80079aa:	4628      	mov	r0, r5
 80079ac:	f000 fe0e 	bl	80085cc <_sbrk_r>
 80079b0:	3001      	adds	r0, #1
 80079b2:	d101      	bne.n	80079b8 <sbrk_aligned+0x38>
 80079b4:	f04f 34ff 	mov.w	r4, #4294967295
 80079b8:	4620      	mov	r0, r4
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	20001078 	.word	0x20001078

080079c0 <_malloc_r>:
 80079c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079c4:	1ccd      	adds	r5, r1, #3
 80079c6:	f025 0503 	bic.w	r5, r5, #3
 80079ca:	3508      	adds	r5, #8
 80079cc:	2d0c      	cmp	r5, #12
 80079ce:	bf38      	it	cc
 80079d0:	250c      	movcc	r5, #12
 80079d2:	2d00      	cmp	r5, #0
 80079d4:	4607      	mov	r7, r0
 80079d6:	db01      	blt.n	80079dc <_malloc_r+0x1c>
 80079d8:	42a9      	cmp	r1, r5
 80079da:	d905      	bls.n	80079e8 <_malloc_r+0x28>
 80079dc:	230c      	movs	r3, #12
 80079de:	2600      	movs	r6, #0
 80079e0:	603b      	str	r3, [r7, #0]
 80079e2:	4630      	mov	r0, r6
 80079e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007abc <_malloc_r+0xfc>
 80079ec:	f000 f868 	bl	8007ac0 <__malloc_lock>
 80079f0:	f8d8 3000 	ldr.w	r3, [r8]
 80079f4:	461c      	mov	r4, r3
 80079f6:	bb5c      	cbnz	r4, 8007a50 <_malloc_r+0x90>
 80079f8:	4629      	mov	r1, r5
 80079fa:	4638      	mov	r0, r7
 80079fc:	f7ff ffc0 	bl	8007980 <sbrk_aligned>
 8007a00:	1c43      	adds	r3, r0, #1
 8007a02:	4604      	mov	r4, r0
 8007a04:	d155      	bne.n	8007ab2 <_malloc_r+0xf2>
 8007a06:	f8d8 4000 	ldr.w	r4, [r8]
 8007a0a:	4626      	mov	r6, r4
 8007a0c:	2e00      	cmp	r6, #0
 8007a0e:	d145      	bne.n	8007a9c <_malloc_r+0xdc>
 8007a10:	2c00      	cmp	r4, #0
 8007a12:	d048      	beq.n	8007aa6 <_malloc_r+0xe6>
 8007a14:	6823      	ldr	r3, [r4, #0]
 8007a16:	4631      	mov	r1, r6
 8007a18:	4638      	mov	r0, r7
 8007a1a:	eb04 0903 	add.w	r9, r4, r3
 8007a1e:	f000 fdd5 	bl	80085cc <_sbrk_r>
 8007a22:	4581      	cmp	r9, r0
 8007a24:	d13f      	bne.n	8007aa6 <_malloc_r+0xe6>
 8007a26:	6821      	ldr	r1, [r4, #0]
 8007a28:	4638      	mov	r0, r7
 8007a2a:	1a6d      	subs	r5, r5, r1
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	f7ff ffa7 	bl	8007980 <sbrk_aligned>
 8007a32:	3001      	adds	r0, #1
 8007a34:	d037      	beq.n	8007aa6 <_malloc_r+0xe6>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	442b      	add	r3, r5
 8007a3a:	6023      	str	r3, [r4, #0]
 8007a3c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d038      	beq.n	8007ab6 <_malloc_r+0xf6>
 8007a44:	685a      	ldr	r2, [r3, #4]
 8007a46:	42a2      	cmp	r2, r4
 8007a48:	d12b      	bne.n	8007aa2 <_malloc_r+0xe2>
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	605a      	str	r2, [r3, #4]
 8007a4e:	e00f      	b.n	8007a70 <_malloc_r+0xb0>
 8007a50:	6822      	ldr	r2, [r4, #0]
 8007a52:	1b52      	subs	r2, r2, r5
 8007a54:	d41f      	bmi.n	8007a96 <_malloc_r+0xd6>
 8007a56:	2a0b      	cmp	r2, #11
 8007a58:	d917      	bls.n	8007a8a <_malloc_r+0xca>
 8007a5a:	1961      	adds	r1, r4, r5
 8007a5c:	42a3      	cmp	r3, r4
 8007a5e:	6025      	str	r5, [r4, #0]
 8007a60:	bf18      	it	ne
 8007a62:	6059      	strne	r1, [r3, #4]
 8007a64:	6863      	ldr	r3, [r4, #4]
 8007a66:	bf08      	it	eq
 8007a68:	f8c8 1000 	streq.w	r1, [r8]
 8007a6c:	5162      	str	r2, [r4, r5]
 8007a6e:	604b      	str	r3, [r1, #4]
 8007a70:	4638      	mov	r0, r7
 8007a72:	f104 060b 	add.w	r6, r4, #11
 8007a76:	f000 f829 	bl	8007acc <__malloc_unlock>
 8007a7a:	f026 0607 	bic.w	r6, r6, #7
 8007a7e:	1d23      	adds	r3, r4, #4
 8007a80:	1af2      	subs	r2, r6, r3
 8007a82:	d0ae      	beq.n	80079e2 <_malloc_r+0x22>
 8007a84:	1b9b      	subs	r3, r3, r6
 8007a86:	50a3      	str	r3, [r4, r2]
 8007a88:	e7ab      	b.n	80079e2 <_malloc_r+0x22>
 8007a8a:	42a3      	cmp	r3, r4
 8007a8c:	6862      	ldr	r2, [r4, #4]
 8007a8e:	d1dd      	bne.n	8007a4c <_malloc_r+0x8c>
 8007a90:	f8c8 2000 	str.w	r2, [r8]
 8007a94:	e7ec      	b.n	8007a70 <_malloc_r+0xb0>
 8007a96:	4623      	mov	r3, r4
 8007a98:	6864      	ldr	r4, [r4, #4]
 8007a9a:	e7ac      	b.n	80079f6 <_malloc_r+0x36>
 8007a9c:	4634      	mov	r4, r6
 8007a9e:	6876      	ldr	r6, [r6, #4]
 8007aa0:	e7b4      	b.n	8007a0c <_malloc_r+0x4c>
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	e7cc      	b.n	8007a40 <_malloc_r+0x80>
 8007aa6:	230c      	movs	r3, #12
 8007aa8:	4638      	mov	r0, r7
 8007aaa:	603b      	str	r3, [r7, #0]
 8007aac:	f000 f80e 	bl	8007acc <__malloc_unlock>
 8007ab0:	e797      	b.n	80079e2 <_malloc_r+0x22>
 8007ab2:	6025      	str	r5, [r4, #0]
 8007ab4:	e7dc      	b.n	8007a70 <_malloc_r+0xb0>
 8007ab6:	605b      	str	r3, [r3, #4]
 8007ab8:	deff      	udf	#255	; 0xff
 8007aba:	bf00      	nop
 8007abc:	20001074 	.word	0x20001074

08007ac0 <__malloc_lock>:
 8007ac0:	4801      	ldr	r0, [pc, #4]	; (8007ac8 <__malloc_lock+0x8>)
 8007ac2:	f7ff b880 	b.w	8006bc6 <__retarget_lock_acquire_recursive>
 8007ac6:	bf00      	nop
 8007ac8:	20001070 	.word	0x20001070

08007acc <__malloc_unlock>:
 8007acc:	4801      	ldr	r0, [pc, #4]	; (8007ad4 <__malloc_unlock+0x8>)
 8007ace:	f7ff b87b 	b.w	8006bc8 <__retarget_lock_release_recursive>
 8007ad2:	bf00      	nop
 8007ad4:	20001070 	.word	0x20001070

08007ad8 <_Balloc>:
 8007ad8:	b570      	push	{r4, r5, r6, lr}
 8007ada:	69c6      	ldr	r6, [r0, #28]
 8007adc:	4604      	mov	r4, r0
 8007ade:	460d      	mov	r5, r1
 8007ae0:	b976      	cbnz	r6, 8007b00 <_Balloc+0x28>
 8007ae2:	2010      	movs	r0, #16
 8007ae4:	f7ff ff44 	bl	8007970 <malloc>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	61e0      	str	r0, [r4, #28]
 8007aec:	b920      	cbnz	r0, 8007af8 <_Balloc+0x20>
 8007aee:	216b      	movs	r1, #107	; 0x6b
 8007af0:	4b17      	ldr	r3, [pc, #92]	; (8007b50 <_Balloc+0x78>)
 8007af2:	4818      	ldr	r0, [pc, #96]	; (8007b54 <_Balloc+0x7c>)
 8007af4:	f000 fd7a 	bl	80085ec <__assert_func>
 8007af8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007afc:	6006      	str	r6, [r0, #0]
 8007afe:	60c6      	str	r6, [r0, #12]
 8007b00:	69e6      	ldr	r6, [r4, #28]
 8007b02:	68f3      	ldr	r3, [r6, #12]
 8007b04:	b183      	cbz	r3, 8007b28 <_Balloc+0x50>
 8007b06:	69e3      	ldr	r3, [r4, #28]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b0e:	b9b8      	cbnz	r0, 8007b40 <_Balloc+0x68>
 8007b10:	2101      	movs	r1, #1
 8007b12:	fa01 f605 	lsl.w	r6, r1, r5
 8007b16:	1d72      	adds	r2, r6, #5
 8007b18:	4620      	mov	r0, r4
 8007b1a:	0092      	lsls	r2, r2, #2
 8007b1c:	f000 fd84 	bl	8008628 <_calloc_r>
 8007b20:	b160      	cbz	r0, 8007b3c <_Balloc+0x64>
 8007b22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b26:	e00e      	b.n	8007b46 <_Balloc+0x6e>
 8007b28:	2221      	movs	r2, #33	; 0x21
 8007b2a:	2104      	movs	r1, #4
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	f000 fd7b 	bl	8008628 <_calloc_r>
 8007b32:	69e3      	ldr	r3, [r4, #28]
 8007b34:	60f0      	str	r0, [r6, #12]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1e4      	bne.n	8007b06 <_Balloc+0x2e>
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	6802      	ldr	r2, [r0, #0]
 8007b42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b46:	2300      	movs	r3, #0
 8007b48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b4c:	e7f7      	b.n	8007b3e <_Balloc+0x66>
 8007b4e:	bf00      	nop
 8007b50:	0800a9df 	.word	0x0800a9df
 8007b54:	0800aa5f 	.word	0x0800aa5f

08007b58 <_Bfree>:
 8007b58:	b570      	push	{r4, r5, r6, lr}
 8007b5a:	69c6      	ldr	r6, [r0, #28]
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	460c      	mov	r4, r1
 8007b60:	b976      	cbnz	r6, 8007b80 <_Bfree+0x28>
 8007b62:	2010      	movs	r0, #16
 8007b64:	f7ff ff04 	bl	8007970 <malloc>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	61e8      	str	r0, [r5, #28]
 8007b6c:	b920      	cbnz	r0, 8007b78 <_Bfree+0x20>
 8007b6e:	218f      	movs	r1, #143	; 0x8f
 8007b70:	4b08      	ldr	r3, [pc, #32]	; (8007b94 <_Bfree+0x3c>)
 8007b72:	4809      	ldr	r0, [pc, #36]	; (8007b98 <_Bfree+0x40>)
 8007b74:	f000 fd3a 	bl	80085ec <__assert_func>
 8007b78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b7c:	6006      	str	r6, [r0, #0]
 8007b7e:	60c6      	str	r6, [r0, #12]
 8007b80:	b13c      	cbz	r4, 8007b92 <_Bfree+0x3a>
 8007b82:	69eb      	ldr	r3, [r5, #28]
 8007b84:	6862      	ldr	r2, [r4, #4]
 8007b86:	68db      	ldr	r3, [r3, #12]
 8007b88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b8c:	6021      	str	r1, [r4, #0]
 8007b8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b92:	bd70      	pop	{r4, r5, r6, pc}
 8007b94:	0800a9df 	.word	0x0800a9df
 8007b98:	0800aa5f 	.word	0x0800aa5f

08007b9c <__multadd>:
 8007b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ba0:	4607      	mov	r7, r0
 8007ba2:	460c      	mov	r4, r1
 8007ba4:	461e      	mov	r6, r3
 8007ba6:	2000      	movs	r0, #0
 8007ba8:	690d      	ldr	r5, [r1, #16]
 8007baa:	f101 0c14 	add.w	ip, r1, #20
 8007bae:	f8dc 3000 	ldr.w	r3, [ip]
 8007bb2:	3001      	adds	r0, #1
 8007bb4:	b299      	uxth	r1, r3
 8007bb6:	fb02 6101 	mla	r1, r2, r1, r6
 8007bba:	0c1e      	lsrs	r6, r3, #16
 8007bbc:	0c0b      	lsrs	r3, r1, #16
 8007bbe:	fb02 3306 	mla	r3, r2, r6, r3
 8007bc2:	b289      	uxth	r1, r1
 8007bc4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007bc8:	4285      	cmp	r5, r0
 8007bca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007bce:	f84c 1b04 	str.w	r1, [ip], #4
 8007bd2:	dcec      	bgt.n	8007bae <__multadd+0x12>
 8007bd4:	b30e      	cbz	r6, 8007c1a <__multadd+0x7e>
 8007bd6:	68a3      	ldr	r3, [r4, #8]
 8007bd8:	42ab      	cmp	r3, r5
 8007bda:	dc19      	bgt.n	8007c10 <__multadd+0x74>
 8007bdc:	6861      	ldr	r1, [r4, #4]
 8007bde:	4638      	mov	r0, r7
 8007be0:	3101      	adds	r1, #1
 8007be2:	f7ff ff79 	bl	8007ad8 <_Balloc>
 8007be6:	4680      	mov	r8, r0
 8007be8:	b928      	cbnz	r0, 8007bf6 <__multadd+0x5a>
 8007bea:	4602      	mov	r2, r0
 8007bec:	21ba      	movs	r1, #186	; 0xba
 8007bee:	4b0c      	ldr	r3, [pc, #48]	; (8007c20 <__multadd+0x84>)
 8007bf0:	480c      	ldr	r0, [pc, #48]	; (8007c24 <__multadd+0x88>)
 8007bf2:	f000 fcfb 	bl	80085ec <__assert_func>
 8007bf6:	6922      	ldr	r2, [r4, #16]
 8007bf8:	f104 010c 	add.w	r1, r4, #12
 8007bfc:	3202      	adds	r2, #2
 8007bfe:	0092      	lsls	r2, r2, #2
 8007c00:	300c      	adds	r0, #12
 8007c02:	f7fe fff0 	bl	8006be6 <memcpy>
 8007c06:	4621      	mov	r1, r4
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f7ff ffa5 	bl	8007b58 <_Bfree>
 8007c0e:	4644      	mov	r4, r8
 8007c10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c14:	3501      	adds	r5, #1
 8007c16:	615e      	str	r6, [r3, #20]
 8007c18:	6125      	str	r5, [r4, #16]
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c20:	0800aa4e 	.word	0x0800aa4e
 8007c24:	0800aa5f 	.word	0x0800aa5f

08007c28 <__hi0bits>:
 8007c28:	0c02      	lsrs	r2, r0, #16
 8007c2a:	0412      	lsls	r2, r2, #16
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	b9ca      	cbnz	r2, 8007c64 <__hi0bits+0x3c>
 8007c30:	0403      	lsls	r3, r0, #16
 8007c32:	2010      	movs	r0, #16
 8007c34:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007c38:	bf04      	itt	eq
 8007c3a:	021b      	lsleq	r3, r3, #8
 8007c3c:	3008      	addeq	r0, #8
 8007c3e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007c42:	bf04      	itt	eq
 8007c44:	011b      	lsleq	r3, r3, #4
 8007c46:	3004      	addeq	r0, #4
 8007c48:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007c4c:	bf04      	itt	eq
 8007c4e:	009b      	lsleq	r3, r3, #2
 8007c50:	3002      	addeq	r0, #2
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	db05      	blt.n	8007c62 <__hi0bits+0x3a>
 8007c56:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007c5a:	f100 0001 	add.w	r0, r0, #1
 8007c5e:	bf08      	it	eq
 8007c60:	2020      	moveq	r0, #32
 8007c62:	4770      	bx	lr
 8007c64:	2000      	movs	r0, #0
 8007c66:	e7e5      	b.n	8007c34 <__hi0bits+0xc>

08007c68 <__lo0bits>:
 8007c68:	6803      	ldr	r3, [r0, #0]
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	f013 0007 	ands.w	r0, r3, #7
 8007c70:	d00b      	beq.n	8007c8a <__lo0bits+0x22>
 8007c72:	07d9      	lsls	r1, r3, #31
 8007c74:	d421      	bmi.n	8007cba <__lo0bits+0x52>
 8007c76:	0798      	lsls	r0, r3, #30
 8007c78:	bf49      	itett	mi
 8007c7a:	085b      	lsrmi	r3, r3, #1
 8007c7c:	089b      	lsrpl	r3, r3, #2
 8007c7e:	2001      	movmi	r0, #1
 8007c80:	6013      	strmi	r3, [r2, #0]
 8007c82:	bf5c      	itt	pl
 8007c84:	2002      	movpl	r0, #2
 8007c86:	6013      	strpl	r3, [r2, #0]
 8007c88:	4770      	bx	lr
 8007c8a:	b299      	uxth	r1, r3
 8007c8c:	b909      	cbnz	r1, 8007c92 <__lo0bits+0x2a>
 8007c8e:	2010      	movs	r0, #16
 8007c90:	0c1b      	lsrs	r3, r3, #16
 8007c92:	b2d9      	uxtb	r1, r3
 8007c94:	b909      	cbnz	r1, 8007c9a <__lo0bits+0x32>
 8007c96:	3008      	adds	r0, #8
 8007c98:	0a1b      	lsrs	r3, r3, #8
 8007c9a:	0719      	lsls	r1, r3, #28
 8007c9c:	bf04      	itt	eq
 8007c9e:	091b      	lsreq	r3, r3, #4
 8007ca0:	3004      	addeq	r0, #4
 8007ca2:	0799      	lsls	r1, r3, #30
 8007ca4:	bf04      	itt	eq
 8007ca6:	089b      	lsreq	r3, r3, #2
 8007ca8:	3002      	addeq	r0, #2
 8007caa:	07d9      	lsls	r1, r3, #31
 8007cac:	d403      	bmi.n	8007cb6 <__lo0bits+0x4e>
 8007cae:	085b      	lsrs	r3, r3, #1
 8007cb0:	f100 0001 	add.w	r0, r0, #1
 8007cb4:	d003      	beq.n	8007cbe <__lo0bits+0x56>
 8007cb6:	6013      	str	r3, [r2, #0]
 8007cb8:	4770      	bx	lr
 8007cba:	2000      	movs	r0, #0
 8007cbc:	4770      	bx	lr
 8007cbe:	2020      	movs	r0, #32
 8007cc0:	4770      	bx	lr
	...

08007cc4 <__i2b>:
 8007cc4:	b510      	push	{r4, lr}
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	2101      	movs	r1, #1
 8007cca:	f7ff ff05 	bl	8007ad8 <_Balloc>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	b928      	cbnz	r0, 8007cde <__i2b+0x1a>
 8007cd2:	f240 1145 	movw	r1, #325	; 0x145
 8007cd6:	4b04      	ldr	r3, [pc, #16]	; (8007ce8 <__i2b+0x24>)
 8007cd8:	4804      	ldr	r0, [pc, #16]	; (8007cec <__i2b+0x28>)
 8007cda:	f000 fc87 	bl	80085ec <__assert_func>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	6144      	str	r4, [r0, #20]
 8007ce2:	6103      	str	r3, [r0, #16]
 8007ce4:	bd10      	pop	{r4, pc}
 8007ce6:	bf00      	nop
 8007ce8:	0800aa4e 	.word	0x0800aa4e
 8007cec:	0800aa5f 	.word	0x0800aa5f

08007cf0 <__multiply>:
 8007cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf4:	4691      	mov	r9, r2
 8007cf6:	690a      	ldr	r2, [r1, #16]
 8007cf8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007cfc:	460c      	mov	r4, r1
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	bfbe      	ittt	lt
 8007d02:	460b      	movlt	r3, r1
 8007d04:	464c      	movlt	r4, r9
 8007d06:	4699      	movlt	r9, r3
 8007d08:	6927      	ldr	r7, [r4, #16]
 8007d0a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d0e:	68a3      	ldr	r3, [r4, #8]
 8007d10:	6861      	ldr	r1, [r4, #4]
 8007d12:	eb07 060a 	add.w	r6, r7, sl
 8007d16:	42b3      	cmp	r3, r6
 8007d18:	b085      	sub	sp, #20
 8007d1a:	bfb8      	it	lt
 8007d1c:	3101      	addlt	r1, #1
 8007d1e:	f7ff fedb 	bl	8007ad8 <_Balloc>
 8007d22:	b930      	cbnz	r0, 8007d32 <__multiply+0x42>
 8007d24:	4602      	mov	r2, r0
 8007d26:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007d2a:	4b43      	ldr	r3, [pc, #268]	; (8007e38 <__multiply+0x148>)
 8007d2c:	4843      	ldr	r0, [pc, #268]	; (8007e3c <__multiply+0x14c>)
 8007d2e:	f000 fc5d 	bl	80085ec <__assert_func>
 8007d32:	f100 0514 	add.w	r5, r0, #20
 8007d36:	462b      	mov	r3, r5
 8007d38:	2200      	movs	r2, #0
 8007d3a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d3e:	4543      	cmp	r3, r8
 8007d40:	d321      	bcc.n	8007d86 <__multiply+0x96>
 8007d42:	f104 0314 	add.w	r3, r4, #20
 8007d46:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d4a:	f109 0314 	add.w	r3, r9, #20
 8007d4e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d52:	9202      	str	r2, [sp, #8]
 8007d54:	1b3a      	subs	r2, r7, r4
 8007d56:	3a15      	subs	r2, #21
 8007d58:	f022 0203 	bic.w	r2, r2, #3
 8007d5c:	3204      	adds	r2, #4
 8007d5e:	f104 0115 	add.w	r1, r4, #21
 8007d62:	428f      	cmp	r7, r1
 8007d64:	bf38      	it	cc
 8007d66:	2204      	movcc	r2, #4
 8007d68:	9201      	str	r2, [sp, #4]
 8007d6a:	9a02      	ldr	r2, [sp, #8]
 8007d6c:	9303      	str	r3, [sp, #12]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	d80c      	bhi.n	8007d8c <__multiply+0x9c>
 8007d72:	2e00      	cmp	r6, #0
 8007d74:	dd03      	ble.n	8007d7e <__multiply+0x8e>
 8007d76:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d05a      	beq.n	8007e34 <__multiply+0x144>
 8007d7e:	6106      	str	r6, [r0, #16]
 8007d80:	b005      	add	sp, #20
 8007d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d86:	f843 2b04 	str.w	r2, [r3], #4
 8007d8a:	e7d8      	b.n	8007d3e <__multiply+0x4e>
 8007d8c:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d90:	f1ba 0f00 	cmp.w	sl, #0
 8007d94:	d023      	beq.n	8007dde <__multiply+0xee>
 8007d96:	46a9      	mov	r9, r5
 8007d98:	f04f 0c00 	mov.w	ip, #0
 8007d9c:	f104 0e14 	add.w	lr, r4, #20
 8007da0:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007da4:	f8d9 1000 	ldr.w	r1, [r9]
 8007da8:	fa1f fb82 	uxth.w	fp, r2
 8007dac:	b289      	uxth	r1, r1
 8007dae:	fb0a 110b 	mla	r1, sl, fp, r1
 8007db2:	4461      	add	r1, ip
 8007db4:	f8d9 c000 	ldr.w	ip, [r9]
 8007db8:	0c12      	lsrs	r2, r2, #16
 8007dba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007dbe:	fb0a c202 	mla	r2, sl, r2, ip
 8007dc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007dc6:	b289      	uxth	r1, r1
 8007dc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007dcc:	4577      	cmp	r7, lr
 8007dce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dd2:	f849 1b04 	str.w	r1, [r9], #4
 8007dd6:	d8e3      	bhi.n	8007da0 <__multiply+0xb0>
 8007dd8:	9a01      	ldr	r2, [sp, #4]
 8007dda:	f845 c002 	str.w	ip, [r5, r2]
 8007dde:	9a03      	ldr	r2, [sp, #12]
 8007de0:	3304      	adds	r3, #4
 8007de2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007de6:	f1b9 0f00 	cmp.w	r9, #0
 8007dea:	d021      	beq.n	8007e30 <__multiply+0x140>
 8007dec:	46ae      	mov	lr, r5
 8007dee:	f04f 0a00 	mov.w	sl, #0
 8007df2:	6829      	ldr	r1, [r5, #0]
 8007df4:	f104 0c14 	add.w	ip, r4, #20
 8007df8:	f8bc b000 	ldrh.w	fp, [ip]
 8007dfc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e00:	b289      	uxth	r1, r1
 8007e02:	fb09 220b 	mla	r2, r9, fp, r2
 8007e06:	4452      	add	r2, sl
 8007e08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e0c:	f84e 1b04 	str.w	r1, [lr], #4
 8007e10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007e14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e18:	f8be 1000 	ldrh.w	r1, [lr]
 8007e1c:	4567      	cmp	r7, ip
 8007e1e:	fb09 110a 	mla	r1, r9, sl, r1
 8007e22:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007e26:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e2a:	d8e5      	bhi.n	8007df8 <__multiply+0x108>
 8007e2c:	9a01      	ldr	r2, [sp, #4]
 8007e2e:	50a9      	str	r1, [r5, r2]
 8007e30:	3504      	adds	r5, #4
 8007e32:	e79a      	b.n	8007d6a <__multiply+0x7a>
 8007e34:	3e01      	subs	r6, #1
 8007e36:	e79c      	b.n	8007d72 <__multiply+0x82>
 8007e38:	0800aa4e 	.word	0x0800aa4e
 8007e3c:	0800aa5f 	.word	0x0800aa5f

08007e40 <__pow5mult>:
 8007e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e44:	4615      	mov	r5, r2
 8007e46:	f012 0203 	ands.w	r2, r2, #3
 8007e4a:	4606      	mov	r6, r0
 8007e4c:	460f      	mov	r7, r1
 8007e4e:	d007      	beq.n	8007e60 <__pow5mult+0x20>
 8007e50:	4c25      	ldr	r4, [pc, #148]	; (8007ee8 <__pow5mult+0xa8>)
 8007e52:	3a01      	subs	r2, #1
 8007e54:	2300      	movs	r3, #0
 8007e56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e5a:	f7ff fe9f 	bl	8007b9c <__multadd>
 8007e5e:	4607      	mov	r7, r0
 8007e60:	10ad      	asrs	r5, r5, #2
 8007e62:	d03d      	beq.n	8007ee0 <__pow5mult+0xa0>
 8007e64:	69f4      	ldr	r4, [r6, #28]
 8007e66:	b97c      	cbnz	r4, 8007e88 <__pow5mult+0x48>
 8007e68:	2010      	movs	r0, #16
 8007e6a:	f7ff fd81 	bl	8007970 <malloc>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	61f0      	str	r0, [r6, #28]
 8007e72:	b928      	cbnz	r0, 8007e80 <__pow5mult+0x40>
 8007e74:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007e78:	4b1c      	ldr	r3, [pc, #112]	; (8007eec <__pow5mult+0xac>)
 8007e7a:	481d      	ldr	r0, [pc, #116]	; (8007ef0 <__pow5mult+0xb0>)
 8007e7c:	f000 fbb6 	bl	80085ec <__assert_func>
 8007e80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e84:	6004      	str	r4, [r0, #0]
 8007e86:	60c4      	str	r4, [r0, #12]
 8007e88:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007e8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e90:	b94c      	cbnz	r4, 8007ea6 <__pow5mult+0x66>
 8007e92:	f240 2171 	movw	r1, #625	; 0x271
 8007e96:	4630      	mov	r0, r6
 8007e98:	f7ff ff14 	bl	8007cc4 <__i2b>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	4604      	mov	r4, r0
 8007ea0:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ea4:	6003      	str	r3, [r0, #0]
 8007ea6:	f04f 0900 	mov.w	r9, #0
 8007eaa:	07eb      	lsls	r3, r5, #31
 8007eac:	d50a      	bpl.n	8007ec4 <__pow5mult+0x84>
 8007eae:	4639      	mov	r1, r7
 8007eb0:	4622      	mov	r2, r4
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f7ff ff1c 	bl	8007cf0 <__multiply>
 8007eb8:	4680      	mov	r8, r0
 8007eba:	4639      	mov	r1, r7
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	f7ff fe4b 	bl	8007b58 <_Bfree>
 8007ec2:	4647      	mov	r7, r8
 8007ec4:	106d      	asrs	r5, r5, #1
 8007ec6:	d00b      	beq.n	8007ee0 <__pow5mult+0xa0>
 8007ec8:	6820      	ldr	r0, [r4, #0]
 8007eca:	b938      	cbnz	r0, 8007edc <__pow5mult+0x9c>
 8007ecc:	4622      	mov	r2, r4
 8007ece:	4621      	mov	r1, r4
 8007ed0:	4630      	mov	r0, r6
 8007ed2:	f7ff ff0d 	bl	8007cf0 <__multiply>
 8007ed6:	6020      	str	r0, [r4, #0]
 8007ed8:	f8c0 9000 	str.w	r9, [r0]
 8007edc:	4604      	mov	r4, r0
 8007ede:	e7e4      	b.n	8007eaa <__pow5mult+0x6a>
 8007ee0:	4638      	mov	r0, r7
 8007ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ee6:	bf00      	nop
 8007ee8:	0800aba8 	.word	0x0800aba8
 8007eec:	0800a9df 	.word	0x0800a9df
 8007ef0:	0800aa5f 	.word	0x0800aa5f

08007ef4 <__lshift>:
 8007ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ef8:	460c      	mov	r4, r1
 8007efa:	4607      	mov	r7, r0
 8007efc:	4691      	mov	r9, r2
 8007efe:	6923      	ldr	r3, [r4, #16]
 8007f00:	6849      	ldr	r1, [r1, #4]
 8007f02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f06:	68a3      	ldr	r3, [r4, #8]
 8007f08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f0c:	f108 0601 	add.w	r6, r8, #1
 8007f10:	42b3      	cmp	r3, r6
 8007f12:	db0b      	blt.n	8007f2c <__lshift+0x38>
 8007f14:	4638      	mov	r0, r7
 8007f16:	f7ff fddf 	bl	8007ad8 <_Balloc>
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	b948      	cbnz	r0, 8007f32 <__lshift+0x3e>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007f24:	4b27      	ldr	r3, [pc, #156]	; (8007fc4 <__lshift+0xd0>)
 8007f26:	4828      	ldr	r0, [pc, #160]	; (8007fc8 <__lshift+0xd4>)
 8007f28:	f000 fb60 	bl	80085ec <__assert_func>
 8007f2c:	3101      	adds	r1, #1
 8007f2e:	005b      	lsls	r3, r3, #1
 8007f30:	e7ee      	b.n	8007f10 <__lshift+0x1c>
 8007f32:	2300      	movs	r3, #0
 8007f34:	f100 0114 	add.w	r1, r0, #20
 8007f38:	f100 0210 	add.w	r2, r0, #16
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	4553      	cmp	r3, sl
 8007f40:	db33      	blt.n	8007faa <__lshift+0xb6>
 8007f42:	6920      	ldr	r0, [r4, #16]
 8007f44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f48:	f104 0314 	add.w	r3, r4, #20
 8007f4c:	f019 091f 	ands.w	r9, r9, #31
 8007f50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f58:	d02b      	beq.n	8007fb2 <__lshift+0xbe>
 8007f5a:	468a      	mov	sl, r1
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f1c9 0e20 	rsb	lr, r9, #32
 8007f62:	6818      	ldr	r0, [r3, #0]
 8007f64:	fa00 f009 	lsl.w	r0, r0, r9
 8007f68:	4310      	orrs	r0, r2
 8007f6a:	f84a 0b04 	str.w	r0, [sl], #4
 8007f6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f72:	459c      	cmp	ip, r3
 8007f74:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f78:	d8f3      	bhi.n	8007f62 <__lshift+0x6e>
 8007f7a:	ebac 0304 	sub.w	r3, ip, r4
 8007f7e:	3b15      	subs	r3, #21
 8007f80:	f023 0303 	bic.w	r3, r3, #3
 8007f84:	3304      	adds	r3, #4
 8007f86:	f104 0015 	add.w	r0, r4, #21
 8007f8a:	4584      	cmp	ip, r0
 8007f8c:	bf38      	it	cc
 8007f8e:	2304      	movcc	r3, #4
 8007f90:	50ca      	str	r2, [r1, r3]
 8007f92:	b10a      	cbz	r2, 8007f98 <__lshift+0xa4>
 8007f94:	f108 0602 	add.w	r6, r8, #2
 8007f98:	3e01      	subs	r6, #1
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	4621      	mov	r1, r4
 8007f9e:	612e      	str	r6, [r5, #16]
 8007fa0:	f7ff fdda 	bl	8007b58 <_Bfree>
 8007fa4:	4628      	mov	r0, r5
 8007fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007faa:	f842 0f04 	str.w	r0, [r2, #4]!
 8007fae:	3301      	adds	r3, #1
 8007fb0:	e7c5      	b.n	8007f3e <__lshift+0x4a>
 8007fb2:	3904      	subs	r1, #4
 8007fb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fb8:	459c      	cmp	ip, r3
 8007fba:	f841 2f04 	str.w	r2, [r1, #4]!
 8007fbe:	d8f9      	bhi.n	8007fb4 <__lshift+0xc0>
 8007fc0:	e7ea      	b.n	8007f98 <__lshift+0xa4>
 8007fc2:	bf00      	nop
 8007fc4:	0800aa4e 	.word	0x0800aa4e
 8007fc8:	0800aa5f 	.word	0x0800aa5f

08007fcc <__mcmp>:
 8007fcc:	4603      	mov	r3, r0
 8007fce:	690a      	ldr	r2, [r1, #16]
 8007fd0:	6900      	ldr	r0, [r0, #16]
 8007fd2:	b530      	push	{r4, r5, lr}
 8007fd4:	1a80      	subs	r0, r0, r2
 8007fd6:	d10d      	bne.n	8007ff4 <__mcmp+0x28>
 8007fd8:	3314      	adds	r3, #20
 8007fda:	3114      	adds	r1, #20
 8007fdc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007fe0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007fe4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007fe8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007fec:	4295      	cmp	r5, r2
 8007fee:	d002      	beq.n	8007ff6 <__mcmp+0x2a>
 8007ff0:	d304      	bcc.n	8007ffc <__mcmp+0x30>
 8007ff2:	2001      	movs	r0, #1
 8007ff4:	bd30      	pop	{r4, r5, pc}
 8007ff6:	42a3      	cmp	r3, r4
 8007ff8:	d3f4      	bcc.n	8007fe4 <__mcmp+0x18>
 8007ffa:	e7fb      	b.n	8007ff4 <__mcmp+0x28>
 8007ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8008000:	e7f8      	b.n	8007ff4 <__mcmp+0x28>
	...

08008004 <__mdiff>:
 8008004:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008008:	460d      	mov	r5, r1
 800800a:	4607      	mov	r7, r0
 800800c:	4611      	mov	r1, r2
 800800e:	4628      	mov	r0, r5
 8008010:	4614      	mov	r4, r2
 8008012:	f7ff ffdb 	bl	8007fcc <__mcmp>
 8008016:	1e06      	subs	r6, r0, #0
 8008018:	d111      	bne.n	800803e <__mdiff+0x3a>
 800801a:	4631      	mov	r1, r6
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff fd5b 	bl	8007ad8 <_Balloc>
 8008022:	4602      	mov	r2, r0
 8008024:	b928      	cbnz	r0, 8008032 <__mdiff+0x2e>
 8008026:	f240 2137 	movw	r1, #567	; 0x237
 800802a:	4b3a      	ldr	r3, [pc, #232]	; (8008114 <__mdiff+0x110>)
 800802c:	483a      	ldr	r0, [pc, #232]	; (8008118 <__mdiff+0x114>)
 800802e:	f000 fadd 	bl	80085ec <__assert_func>
 8008032:	2301      	movs	r3, #1
 8008034:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008038:	4610      	mov	r0, r2
 800803a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803e:	bfa4      	itt	ge
 8008040:	4623      	movge	r3, r4
 8008042:	462c      	movge	r4, r5
 8008044:	4638      	mov	r0, r7
 8008046:	6861      	ldr	r1, [r4, #4]
 8008048:	bfa6      	itte	ge
 800804a:	461d      	movge	r5, r3
 800804c:	2600      	movge	r6, #0
 800804e:	2601      	movlt	r6, #1
 8008050:	f7ff fd42 	bl	8007ad8 <_Balloc>
 8008054:	4602      	mov	r2, r0
 8008056:	b918      	cbnz	r0, 8008060 <__mdiff+0x5c>
 8008058:	f240 2145 	movw	r1, #581	; 0x245
 800805c:	4b2d      	ldr	r3, [pc, #180]	; (8008114 <__mdiff+0x110>)
 800805e:	e7e5      	b.n	800802c <__mdiff+0x28>
 8008060:	f102 0814 	add.w	r8, r2, #20
 8008064:	46c2      	mov	sl, r8
 8008066:	f04f 0c00 	mov.w	ip, #0
 800806a:	6927      	ldr	r7, [r4, #16]
 800806c:	60c6      	str	r6, [r0, #12]
 800806e:	692e      	ldr	r6, [r5, #16]
 8008070:	f104 0014 	add.w	r0, r4, #20
 8008074:	f105 0914 	add.w	r9, r5, #20
 8008078:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800807c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008080:	3410      	adds	r4, #16
 8008082:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008086:	f859 3b04 	ldr.w	r3, [r9], #4
 800808a:	fa1f f18b 	uxth.w	r1, fp
 800808e:	4461      	add	r1, ip
 8008090:	fa1f fc83 	uxth.w	ip, r3
 8008094:	0c1b      	lsrs	r3, r3, #16
 8008096:	eba1 010c 	sub.w	r1, r1, ip
 800809a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800809e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80080a2:	b289      	uxth	r1, r1
 80080a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80080a8:	454e      	cmp	r6, r9
 80080aa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80080ae:	f84a 1b04 	str.w	r1, [sl], #4
 80080b2:	d8e6      	bhi.n	8008082 <__mdiff+0x7e>
 80080b4:	1b73      	subs	r3, r6, r5
 80080b6:	3b15      	subs	r3, #21
 80080b8:	f023 0303 	bic.w	r3, r3, #3
 80080bc:	3515      	adds	r5, #21
 80080be:	3304      	adds	r3, #4
 80080c0:	42ae      	cmp	r6, r5
 80080c2:	bf38      	it	cc
 80080c4:	2304      	movcc	r3, #4
 80080c6:	4418      	add	r0, r3
 80080c8:	4443      	add	r3, r8
 80080ca:	461e      	mov	r6, r3
 80080cc:	4605      	mov	r5, r0
 80080ce:	4575      	cmp	r5, lr
 80080d0:	d30e      	bcc.n	80080f0 <__mdiff+0xec>
 80080d2:	f10e 0103 	add.w	r1, lr, #3
 80080d6:	1a09      	subs	r1, r1, r0
 80080d8:	f021 0103 	bic.w	r1, r1, #3
 80080dc:	3803      	subs	r0, #3
 80080de:	4586      	cmp	lr, r0
 80080e0:	bf38      	it	cc
 80080e2:	2100      	movcc	r1, #0
 80080e4:	440b      	add	r3, r1
 80080e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80080ea:	b189      	cbz	r1, 8008110 <__mdiff+0x10c>
 80080ec:	6117      	str	r7, [r2, #16]
 80080ee:	e7a3      	b.n	8008038 <__mdiff+0x34>
 80080f0:	f855 8b04 	ldr.w	r8, [r5], #4
 80080f4:	fa1f f188 	uxth.w	r1, r8
 80080f8:	4461      	add	r1, ip
 80080fa:	140c      	asrs	r4, r1, #16
 80080fc:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008100:	b289      	uxth	r1, r1
 8008102:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008106:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800810a:	f846 1b04 	str.w	r1, [r6], #4
 800810e:	e7de      	b.n	80080ce <__mdiff+0xca>
 8008110:	3f01      	subs	r7, #1
 8008112:	e7e8      	b.n	80080e6 <__mdiff+0xe2>
 8008114:	0800aa4e 	.word	0x0800aa4e
 8008118:	0800aa5f 	.word	0x0800aa5f

0800811c <__d2b>:
 800811c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800811e:	2101      	movs	r1, #1
 8008120:	4617      	mov	r7, r2
 8008122:	461c      	mov	r4, r3
 8008124:	9e08      	ldr	r6, [sp, #32]
 8008126:	f7ff fcd7 	bl	8007ad8 <_Balloc>
 800812a:	4605      	mov	r5, r0
 800812c:	b930      	cbnz	r0, 800813c <__d2b+0x20>
 800812e:	4602      	mov	r2, r0
 8008130:	f240 310f 	movw	r1, #783	; 0x30f
 8008134:	4b22      	ldr	r3, [pc, #136]	; (80081c0 <__d2b+0xa4>)
 8008136:	4823      	ldr	r0, [pc, #140]	; (80081c4 <__d2b+0xa8>)
 8008138:	f000 fa58 	bl	80085ec <__assert_func>
 800813c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008140:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008144:	bb24      	cbnz	r4, 8008190 <__d2b+0x74>
 8008146:	2f00      	cmp	r7, #0
 8008148:	9301      	str	r3, [sp, #4]
 800814a:	d026      	beq.n	800819a <__d2b+0x7e>
 800814c:	4668      	mov	r0, sp
 800814e:	9700      	str	r7, [sp, #0]
 8008150:	f7ff fd8a 	bl	8007c68 <__lo0bits>
 8008154:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008158:	b1e8      	cbz	r0, 8008196 <__d2b+0x7a>
 800815a:	f1c0 0320 	rsb	r3, r0, #32
 800815e:	fa02 f303 	lsl.w	r3, r2, r3
 8008162:	430b      	orrs	r3, r1
 8008164:	40c2      	lsrs	r2, r0
 8008166:	616b      	str	r3, [r5, #20]
 8008168:	9201      	str	r2, [sp, #4]
 800816a:	9b01      	ldr	r3, [sp, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	bf14      	ite	ne
 8008170:	2102      	movne	r1, #2
 8008172:	2101      	moveq	r1, #1
 8008174:	61ab      	str	r3, [r5, #24]
 8008176:	6129      	str	r1, [r5, #16]
 8008178:	b1bc      	cbz	r4, 80081aa <__d2b+0x8e>
 800817a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800817e:	4404      	add	r4, r0
 8008180:	6034      	str	r4, [r6, #0]
 8008182:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008188:	6018      	str	r0, [r3, #0]
 800818a:	4628      	mov	r0, r5
 800818c:	b003      	add	sp, #12
 800818e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008194:	e7d7      	b.n	8008146 <__d2b+0x2a>
 8008196:	6169      	str	r1, [r5, #20]
 8008198:	e7e7      	b.n	800816a <__d2b+0x4e>
 800819a:	a801      	add	r0, sp, #4
 800819c:	f7ff fd64 	bl	8007c68 <__lo0bits>
 80081a0:	9b01      	ldr	r3, [sp, #4]
 80081a2:	2101      	movs	r1, #1
 80081a4:	616b      	str	r3, [r5, #20]
 80081a6:	3020      	adds	r0, #32
 80081a8:	e7e5      	b.n	8008176 <__d2b+0x5a>
 80081aa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081ae:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80081b2:	6030      	str	r0, [r6, #0]
 80081b4:	6918      	ldr	r0, [r3, #16]
 80081b6:	f7ff fd37 	bl	8007c28 <__hi0bits>
 80081ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80081be:	e7e2      	b.n	8008186 <__d2b+0x6a>
 80081c0:	0800aa4e 	.word	0x0800aa4e
 80081c4:	0800aa5f 	.word	0x0800aa5f

080081c8 <__ssputs_r>:
 80081c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081cc:	461f      	mov	r7, r3
 80081ce:	688e      	ldr	r6, [r1, #8]
 80081d0:	4682      	mov	sl, r0
 80081d2:	42be      	cmp	r6, r7
 80081d4:	460c      	mov	r4, r1
 80081d6:	4690      	mov	r8, r2
 80081d8:	680b      	ldr	r3, [r1, #0]
 80081da:	d82c      	bhi.n	8008236 <__ssputs_r+0x6e>
 80081dc:	898a      	ldrh	r2, [r1, #12]
 80081de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80081e2:	d026      	beq.n	8008232 <__ssputs_r+0x6a>
 80081e4:	6965      	ldr	r5, [r4, #20]
 80081e6:	6909      	ldr	r1, [r1, #16]
 80081e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081ec:	eba3 0901 	sub.w	r9, r3, r1
 80081f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081f4:	1c7b      	adds	r3, r7, #1
 80081f6:	444b      	add	r3, r9
 80081f8:	106d      	asrs	r5, r5, #1
 80081fa:	429d      	cmp	r5, r3
 80081fc:	bf38      	it	cc
 80081fe:	461d      	movcc	r5, r3
 8008200:	0553      	lsls	r3, r2, #21
 8008202:	d527      	bpl.n	8008254 <__ssputs_r+0x8c>
 8008204:	4629      	mov	r1, r5
 8008206:	f7ff fbdb 	bl	80079c0 <_malloc_r>
 800820a:	4606      	mov	r6, r0
 800820c:	b360      	cbz	r0, 8008268 <__ssputs_r+0xa0>
 800820e:	464a      	mov	r2, r9
 8008210:	6921      	ldr	r1, [r4, #16]
 8008212:	f7fe fce8 	bl	8006be6 <memcpy>
 8008216:	89a3      	ldrh	r3, [r4, #12]
 8008218:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800821c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	6126      	str	r6, [r4, #16]
 8008224:	444e      	add	r6, r9
 8008226:	6026      	str	r6, [r4, #0]
 8008228:	463e      	mov	r6, r7
 800822a:	6165      	str	r5, [r4, #20]
 800822c:	eba5 0509 	sub.w	r5, r5, r9
 8008230:	60a5      	str	r5, [r4, #8]
 8008232:	42be      	cmp	r6, r7
 8008234:	d900      	bls.n	8008238 <__ssputs_r+0x70>
 8008236:	463e      	mov	r6, r7
 8008238:	4632      	mov	r2, r6
 800823a:	4641      	mov	r1, r8
 800823c:	6820      	ldr	r0, [r4, #0]
 800823e:	f7fe fc2a 	bl	8006a96 <memmove>
 8008242:	2000      	movs	r0, #0
 8008244:	68a3      	ldr	r3, [r4, #8]
 8008246:	1b9b      	subs	r3, r3, r6
 8008248:	60a3      	str	r3, [r4, #8]
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	4433      	add	r3, r6
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008254:	462a      	mov	r2, r5
 8008256:	f000 fa0d 	bl	8008674 <_realloc_r>
 800825a:	4606      	mov	r6, r0
 800825c:	2800      	cmp	r0, #0
 800825e:	d1e0      	bne.n	8008222 <__ssputs_r+0x5a>
 8008260:	4650      	mov	r0, sl
 8008262:	6921      	ldr	r1, [r4, #16]
 8008264:	f7ff fb3c 	bl	80078e0 <_free_r>
 8008268:	230c      	movs	r3, #12
 800826a:	f8ca 3000 	str.w	r3, [sl]
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008278:	81a3      	strh	r3, [r4, #12]
 800827a:	e7e9      	b.n	8008250 <__ssputs_r+0x88>

0800827c <_svfiprintf_r>:
 800827c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008280:	4698      	mov	r8, r3
 8008282:	898b      	ldrh	r3, [r1, #12]
 8008284:	4607      	mov	r7, r0
 8008286:	061b      	lsls	r3, r3, #24
 8008288:	460d      	mov	r5, r1
 800828a:	4614      	mov	r4, r2
 800828c:	b09d      	sub	sp, #116	; 0x74
 800828e:	d50e      	bpl.n	80082ae <_svfiprintf_r+0x32>
 8008290:	690b      	ldr	r3, [r1, #16]
 8008292:	b963      	cbnz	r3, 80082ae <_svfiprintf_r+0x32>
 8008294:	2140      	movs	r1, #64	; 0x40
 8008296:	f7ff fb93 	bl	80079c0 <_malloc_r>
 800829a:	6028      	str	r0, [r5, #0]
 800829c:	6128      	str	r0, [r5, #16]
 800829e:	b920      	cbnz	r0, 80082aa <_svfiprintf_r+0x2e>
 80082a0:	230c      	movs	r3, #12
 80082a2:	603b      	str	r3, [r7, #0]
 80082a4:	f04f 30ff 	mov.w	r0, #4294967295
 80082a8:	e0d0      	b.n	800844c <_svfiprintf_r+0x1d0>
 80082aa:	2340      	movs	r3, #64	; 0x40
 80082ac:	616b      	str	r3, [r5, #20]
 80082ae:	2300      	movs	r3, #0
 80082b0:	9309      	str	r3, [sp, #36]	; 0x24
 80082b2:	2320      	movs	r3, #32
 80082b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082b8:	2330      	movs	r3, #48	; 0x30
 80082ba:	f04f 0901 	mov.w	r9, #1
 80082be:	f8cd 800c 	str.w	r8, [sp, #12]
 80082c2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008464 <_svfiprintf_r+0x1e8>
 80082c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082ca:	4623      	mov	r3, r4
 80082cc:	469a      	mov	sl, r3
 80082ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082d2:	b10a      	cbz	r2, 80082d8 <_svfiprintf_r+0x5c>
 80082d4:	2a25      	cmp	r2, #37	; 0x25
 80082d6:	d1f9      	bne.n	80082cc <_svfiprintf_r+0x50>
 80082d8:	ebba 0b04 	subs.w	fp, sl, r4
 80082dc:	d00b      	beq.n	80082f6 <_svfiprintf_r+0x7a>
 80082de:	465b      	mov	r3, fp
 80082e0:	4622      	mov	r2, r4
 80082e2:	4629      	mov	r1, r5
 80082e4:	4638      	mov	r0, r7
 80082e6:	f7ff ff6f 	bl	80081c8 <__ssputs_r>
 80082ea:	3001      	adds	r0, #1
 80082ec:	f000 80a9 	beq.w	8008442 <_svfiprintf_r+0x1c6>
 80082f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f2:	445a      	add	r2, fp
 80082f4:	9209      	str	r2, [sp, #36]	; 0x24
 80082f6:	f89a 3000 	ldrb.w	r3, [sl]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 80a1 	beq.w	8008442 <_svfiprintf_r+0x1c6>
 8008300:	2300      	movs	r3, #0
 8008302:	f04f 32ff 	mov.w	r2, #4294967295
 8008306:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800830a:	f10a 0a01 	add.w	sl, sl, #1
 800830e:	9304      	str	r3, [sp, #16]
 8008310:	9307      	str	r3, [sp, #28]
 8008312:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008316:	931a      	str	r3, [sp, #104]	; 0x68
 8008318:	4654      	mov	r4, sl
 800831a:	2205      	movs	r2, #5
 800831c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008320:	4850      	ldr	r0, [pc, #320]	; (8008464 <_svfiprintf_r+0x1e8>)
 8008322:	f7fe fc52 	bl	8006bca <memchr>
 8008326:	9a04      	ldr	r2, [sp, #16]
 8008328:	b9d8      	cbnz	r0, 8008362 <_svfiprintf_r+0xe6>
 800832a:	06d0      	lsls	r0, r2, #27
 800832c:	bf44      	itt	mi
 800832e:	2320      	movmi	r3, #32
 8008330:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008334:	0711      	lsls	r1, r2, #28
 8008336:	bf44      	itt	mi
 8008338:	232b      	movmi	r3, #43	; 0x2b
 800833a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800833e:	f89a 3000 	ldrb.w	r3, [sl]
 8008342:	2b2a      	cmp	r3, #42	; 0x2a
 8008344:	d015      	beq.n	8008372 <_svfiprintf_r+0xf6>
 8008346:	4654      	mov	r4, sl
 8008348:	2000      	movs	r0, #0
 800834a:	f04f 0c0a 	mov.w	ip, #10
 800834e:	9a07      	ldr	r2, [sp, #28]
 8008350:	4621      	mov	r1, r4
 8008352:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008356:	3b30      	subs	r3, #48	; 0x30
 8008358:	2b09      	cmp	r3, #9
 800835a:	d94d      	bls.n	80083f8 <_svfiprintf_r+0x17c>
 800835c:	b1b0      	cbz	r0, 800838c <_svfiprintf_r+0x110>
 800835e:	9207      	str	r2, [sp, #28]
 8008360:	e014      	b.n	800838c <_svfiprintf_r+0x110>
 8008362:	eba0 0308 	sub.w	r3, r0, r8
 8008366:	fa09 f303 	lsl.w	r3, r9, r3
 800836a:	4313      	orrs	r3, r2
 800836c:	46a2      	mov	sl, r4
 800836e:	9304      	str	r3, [sp, #16]
 8008370:	e7d2      	b.n	8008318 <_svfiprintf_r+0x9c>
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	1d19      	adds	r1, r3, #4
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	9103      	str	r1, [sp, #12]
 800837a:	2b00      	cmp	r3, #0
 800837c:	bfbb      	ittet	lt
 800837e:	425b      	neglt	r3, r3
 8008380:	f042 0202 	orrlt.w	r2, r2, #2
 8008384:	9307      	strge	r3, [sp, #28]
 8008386:	9307      	strlt	r3, [sp, #28]
 8008388:	bfb8      	it	lt
 800838a:	9204      	strlt	r2, [sp, #16]
 800838c:	7823      	ldrb	r3, [r4, #0]
 800838e:	2b2e      	cmp	r3, #46	; 0x2e
 8008390:	d10c      	bne.n	80083ac <_svfiprintf_r+0x130>
 8008392:	7863      	ldrb	r3, [r4, #1]
 8008394:	2b2a      	cmp	r3, #42	; 0x2a
 8008396:	d134      	bne.n	8008402 <_svfiprintf_r+0x186>
 8008398:	9b03      	ldr	r3, [sp, #12]
 800839a:	3402      	adds	r4, #2
 800839c:	1d1a      	adds	r2, r3, #4
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	9203      	str	r2, [sp, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	bfb8      	it	lt
 80083a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80083aa:	9305      	str	r3, [sp, #20]
 80083ac:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008468 <_svfiprintf_r+0x1ec>
 80083b0:	2203      	movs	r2, #3
 80083b2:	4650      	mov	r0, sl
 80083b4:	7821      	ldrb	r1, [r4, #0]
 80083b6:	f7fe fc08 	bl	8006bca <memchr>
 80083ba:	b138      	cbz	r0, 80083cc <_svfiprintf_r+0x150>
 80083bc:	2240      	movs	r2, #64	; 0x40
 80083be:	9b04      	ldr	r3, [sp, #16]
 80083c0:	eba0 000a 	sub.w	r0, r0, sl
 80083c4:	4082      	lsls	r2, r0
 80083c6:	4313      	orrs	r3, r2
 80083c8:	3401      	adds	r4, #1
 80083ca:	9304      	str	r3, [sp, #16]
 80083cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d0:	2206      	movs	r2, #6
 80083d2:	4826      	ldr	r0, [pc, #152]	; (800846c <_svfiprintf_r+0x1f0>)
 80083d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083d8:	f7fe fbf7 	bl	8006bca <memchr>
 80083dc:	2800      	cmp	r0, #0
 80083de:	d038      	beq.n	8008452 <_svfiprintf_r+0x1d6>
 80083e0:	4b23      	ldr	r3, [pc, #140]	; (8008470 <_svfiprintf_r+0x1f4>)
 80083e2:	bb1b      	cbnz	r3, 800842c <_svfiprintf_r+0x1b0>
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	3307      	adds	r3, #7
 80083e8:	f023 0307 	bic.w	r3, r3, #7
 80083ec:	3308      	adds	r3, #8
 80083ee:	9303      	str	r3, [sp, #12]
 80083f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f2:	4433      	add	r3, r6
 80083f4:	9309      	str	r3, [sp, #36]	; 0x24
 80083f6:	e768      	b.n	80082ca <_svfiprintf_r+0x4e>
 80083f8:	460c      	mov	r4, r1
 80083fa:	2001      	movs	r0, #1
 80083fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008400:	e7a6      	b.n	8008350 <_svfiprintf_r+0xd4>
 8008402:	2300      	movs	r3, #0
 8008404:	f04f 0c0a 	mov.w	ip, #10
 8008408:	4619      	mov	r1, r3
 800840a:	3401      	adds	r4, #1
 800840c:	9305      	str	r3, [sp, #20]
 800840e:	4620      	mov	r0, r4
 8008410:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008414:	3a30      	subs	r2, #48	; 0x30
 8008416:	2a09      	cmp	r2, #9
 8008418:	d903      	bls.n	8008422 <_svfiprintf_r+0x1a6>
 800841a:	2b00      	cmp	r3, #0
 800841c:	d0c6      	beq.n	80083ac <_svfiprintf_r+0x130>
 800841e:	9105      	str	r1, [sp, #20]
 8008420:	e7c4      	b.n	80083ac <_svfiprintf_r+0x130>
 8008422:	4604      	mov	r4, r0
 8008424:	2301      	movs	r3, #1
 8008426:	fb0c 2101 	mla	r1, ip, r1, r2
 800842a:	e7f0      	b.n	800840e <_svfiprintf_r+0x192>
 800842c:	ab03      	add	r3, sp, #12
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	462a      	mov	r2, r5
 8008432:	4638      	mov	r0, r7
 8008434:	4b0f      	ldr	r3, [pc, #60]	; (8008474 <_svfiprintf_r+0x1f8>)
 8008436:	a904      	add	r1, sp, #16
 8008438:	f7fd fe46 	bl	80060c8 <_printf_float>
 800843c:	1c42      	adds	r2, r0, #1
 800843e:	4606      	mov	r6, r0
 8008440:	d1d6      	bne.n	80083f0 <_svfiprintf_r+0x174>
 8008442:	89ab      	ldrh	r3, [r5, #12]
 8008444:	065b      	lsls	r3, r3, #25
 8008446:	f53f af2d 	bmi.w	80082a4 <_svfiprintf_r+0x28>
 800844a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800844c:	b01d      	add	sp, #116	; 0x74
 800844e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008452:	ab03      	add	r3, sp, #12
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	462a      	mov	r2, r5
 8008458:	4638      	mov	r0, r7
 800845a:	4b06      	ldr	r3, [pc, #24]	; (8008474 <_svfiprintf_r+0x1f8>)
 800845c:	a904      	add	r1, sp, #16
 800845e:	f7fe f8d3 	bl	8006608 <_printf_i>
 8008462:	e7eb      	b.n	800843c <_svfiprintf_r+0x1c0>
 8008464:	0800abb4 	.word	0x0800abb4
 8008468:	0800abba 	.word	0x0800abba
 800846c:	0800abbe 	.word	0x0800abbe
 8008470:	080060c9 	.word	0x080060c9
 8008474:	080081c9 	.word	0x080081c9

08008478 <__sflush_r>:
 8008478:	898a      	ldrh	r2, [r1, #12]
 800847a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847c:	4605      	mov	r5, r0
 800847e:	0710      	lsls	r0, r2, #28
 8008480:	460c      	mov	r4, r1
 8008482:	d457      	bmi.n	8008534 <__sflush_r+0xbc>
 8008484:	684b      	ldr	r3, [r1, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	dc04      	bgt.n	8008494 <__sflush_r+0x1c>
 800848a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800848c:	2b00      	cmp	r3, #0
 800848e:	dc01      	bgt.n	8008494 <__sflush_r+0x1c>
 8008490:	2000      	movs	r0, #0
 8008492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008494:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008496:	2e00      	cmp	r6, #0
 8008498:	d0fa      	beq.n	8008490 <__sflush_r+0x18>
 800849a:	2300      	movs	r3, #0
 800849c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084a0:	682f      	ldr	r7, [r5, #0]
 80084a2:	6a21      	ldr	r1, [r4, #32]
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	d032      	beq.n	800850e <__sflush_r+0x96>
 80084a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	075a      	lsls	r2, r3, #29
 80084ae:	d505      	bpl.n	80084bc <__sflush_r+0x44>
 80084b0:	6863      	ldr	r3, [r4, #4]
 80084b2:	1ac0      	subs	r0, r0, r3
 80084b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084b6:	b10b      	cbz	r3, 80084bc <__sflush_r+0x44>
 80084b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084ba:	1ac0      	subs	r0, r0, r3
 80084bc:	2300      	movs	r3, #0
 80084be:	4602      	mov	r2, r0
 80084c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084c2:	4628      	mov	r0, r5
 80084c4:	6a21      	ldr	r1, [r4, #32]
 80084c6:	47b0      	blx	r6
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	d106      	bne.n	80084dc <__sflush_r+0x64>
 80084ce:	6829      	ldr	r1, [r5, #0]
 80084d0:	291d      	cmp	r1, #29
 80084d2:	d82b      	bhi.n	800852c <__sflush_r+0xb4>
 80084d4:	4a28      	ldr	r2, [pc, #160]	; (8008578 <__sflush_r+0x100>)
 80084d6:	410a      	asrs	r2, r1
 80084d8:	07d6      	lsls	r6, r2, #31
 80084da:	d427      	bmi.n	800852c <__sflush_r+0xb4>
 80084dc:	2200      	movs	r2, #0
 80084de:	6062      	str	r2, [r4, #4]
 80084e0:	6922      	ldr	r2, [r4, #16]
 80084e2:	04d9      	lsls	r1, r3, #19
 80084e4:	6022      	str	r2, [r4, #0]
 80084e6:	d504      	bpl.n	80084f2 <__sflush_r+0x7a>
 80084e8:	1c42      	adds	r2, r0, #1
 80084ea:	d101      	bne.n	80084f0 <__sflush_r+0x78>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b903      	cbnz	r3, 80084f2 <__sflush_r+0x7a>
 80084f0:	6560      	str	r0, [r4, #84]	; 0x54
 80084f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084f4:	602f      	str	r7, [r5, #0]
 80084f6:	2900      	cmp	r1, #0
 80084f8:	d0ca      	beq.n	8008490 <__sflush_r+0x18>
 80084fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084fe:	4299      	cmp	r1, r3
 8008500:	d002      	beq.n	8008508 <__sflush_r+0x90>
 8008502:	4628      	mov	r0, r5
 8008504:	f7ff f9ec 	bl	80078e0 <_free_r>
 8008508:	2000      	movs	r0, #0
 800850a:	6360      	str	r0, [r4, #52]	; 0x34
 800850c:	e7c1      	b.n	8008492 <__sflush_r+0x1a>
 800850e:	2301      	movs	r3, #1
 8008510:	4628      	mov	r0, r5
 8008512:	47b0      	blx	r6
 8008514:	1c41      	adds	r1, r0, #1
 8008516:	d1c8      	bne.n	80084aa <__sflush_r+0x32>
 8008518:	682b      	ldr	r3, [r5, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0c5      	beq.n	80084aa <__sflush_r+0x32>
 800851e:	2b1d      	cmp	r3, #29
 8008520:	d001      	beq.n	8008526 <__sflush_r+0xae>
 8008522:	2b16      	cmp	r3, #22
 8008524:	d101      	bne.n	800852a <__sflush_r+0xb2>
 8008526:	602f      	str	r7, [r5, #0]
 8008528:	e7b2      	b.n	8008490 <__sflush_r+0x18>
 800852a:	89a3      	ldrh	r3, [r4, #12]
 800852c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008530:	81a3      	strh	r3, [r4, #12]
 8008532:	e7ae      	b.n	8008492 <__sflush_r+0x1a>
 8008534:	690f      	ldr	r7, [r1, #16]
 8008536:	2f00      	cmp	r7, #0
 8008538:	d0aa      	beq.n	8008490 <__sflush_r+0x18>
 800853a:	0793      	lsls	r3, r2, #30
 800853c:	bf18      	it	ne
 800853e:	2300      	movne	r3, #0
 8008540:	680e      	ldr	r6, [r1, #0]
 8008542:	bf08      	it	eq
 8008544:	694b      	ldreq	r3, [r1, #20]
 8008546:	1bf6      	subs	r6, r6, r7
 8008548:	600f      	str	r7, [r1, #0]
 800854a:	608b      	str	r3, [r1, #8]
 800854c:	2e00      	cmp	r6, #0
 800854e:	dd9f      	ble.n	8008490 <__sflush_r+0x18>
 8008550:	4633      	mov	r3, r6
 8008552:	463a      	mov	r2, r7
 8008554:	4628      	mov	r0, r5
 8008556:	6a21      	ldr	r1, [r4, #32]
 8008558:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800855c:	47e0      	blx	ip
 800855e:	2800      	cmp	r0, #0
 8008560:	dc06      	bgt.n	8008570 <__sflush_r+0xf8>
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	f04f 30ff 	mov.w	r0, #4294967295
 8008568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800856c:	81a3      	strh	r3, [r4, #12]
 800856e:	e790      	b.n	8008492 <__sflush_r+0x1a>
 8008570:	4407      	add	r7, r0
 8008572:	1a36      	subs	r6, r6, r0
 8008574:	e7ea      	b.n	800854c <__sflush_r+0xd4>
 8008576:	bf00      	nop
 8008578:	dfbffffe 	.word	0xdfbffffe

0800857c <_fflush_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	690b      	ldr	r3, [r1, #16]
 8008580:	4605      	mov	r5, r0
 8008582:	460c      	mov	r4, r1
 8008584:	b913      	cbnz	r3, 800858c <_fflush_r+0x10>
 8008586:	2500      	movs	r5, #0
 8008588:	4628      	mov	r0, r5
 800858a:	bd38      	pop	{r3, r4, r5, pc}
 800858c:	b118      	cbz	r0, 8008596 <_fflush_r+0x1a>
 800858e:	6a03      	ldr	r3, [r0, #32]
 8008590:	b90b      	cbnz	r3, 8008596 <_fflush_r+0x1a>
 8008592:	f7fe f9e7 	bl	8006964 <__sinit>
 8008596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d0f3      	beq.n	8008586 <_fflush_r+0xa>
 800859e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085a0:	07d0      	lsls	r0, r2, #31
 80085a2:	d404      	bmi.n	80085ae <_fflush_r+0x32>
 80085a4:	0599      	lsls	r1, r3, #22
 80085a6:	d402      	bmi.n	80085ae <_fflush_r+0x32>
 80085a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085aa:	f7fe fb0c 	bl	8006bc6 <__retarget_lock_acquire_recursive>
 80085ae:	4628      	mov	r0, r5
 80085b0:	4621      	mov	r1, r4
 80085b2:	f7ff ff61 	bl	8008478 <__sflush_r>
 80085b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085b8:	4605      	mov	r5, r0
 80085ba:	07da      	lsls	r2, r3, #31
 80085bc:	d4e4      	bmi.n	8008588 <_fflush_r+0xc>
 80085be:	89a3      	ldrh	r3, [r4, #12]
 80085c0:	059b      	lsls	r3, r3, #22
 80085c2:	d4e1      	bmi.n	8008588 <_fflush_r+0xc>
 80085c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085c6:	f7fe faff 	bl	8006bc8 <__retarget_lock_release_recursive>
 80085ca:	e7dd      	b.n	8008588 <_fflush_r+0xc>

080085cc <_sbrk_r>:
 80085cc:	b538      	push	{r3, r4, r5, lr}
 80085ce:	2300      	movs	r3, #0
 80085d0:	4d05      	ldr	r5, [pc, #20]	; (80085e8 <_sbrk_r+0x1c>)
 80085d2:	4604      	mov	r4, r0
 80085d4:	4608      	mov	r0, r1
 80085d6:	602b      	str	r3, [r5, #0]
 80085d8:	f7fa fda2 	bl	8003120 <_sbrk>
 80085dc:	1c43      	adds	r3, r0, #1
 80085de:	d102      	bne.n	80085e6 <_sbrk_r+0x1a>
 80085e0:	682b      	ldr	r3, [r5, #0]
 80085e2:	b103      	cbz	r3, 80085e6 <_sbrk_r+0x1a>
 80085e4:	6023      	str	r3, [r4, #0]
 80085e6:	bd38      	pop	{r3, r4, r5, pc}
 80085e8:	2000106c 	.word	0x2000106c

080085ec <__assert_func>:
 80085ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085ee:	4614      	mov	r4, r2
 80085f0:	461a      	mov	r2, r3
 80085f2:	4b09      	ldr	r3, [pc, #36]	; (8008618 <__assert_func+0x2c>)
 80085f4:	4605      	mov	r5, r0
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68d8      	ldr	r0, [r3, #12]
 80085fa:	b14c      	cbz	r4, 8008610 <__assert_func+0x24>
 80085fc:	4b07      	ldr	r3, [pc, #28]	; (800861c <__assert_func+0x30>)
 80085fe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008602:	9100      	str	r1, [sp, #0]
 8008604:	462b      	mov	r3, r5
 8008606:	4906      	ldr	r1, [pc, #24]	; (8008620 <__assert_func+0x34>)
 8008608:	f000 f870 	bl	80086ec <fiprintf>
 800860c:	f000 f880 	bl	8008710 <abort>
 8008610:	4b04      	ldr	r3, [pc, #16]	; (8008624 <__assert_func+0x38>)
 8008612:	461c      	mov	r4, r3
 8008614:	e7f3      	b.n	80085fe <__assert_func+0x12>
 8008616:	bf00      	nop
 8008618:	20000088 	.word	0x20000088
 800861c:	0800abcf 	.word	0x0800abcf
 8008620:	0800abdc 	.word	0x0800abdc
 8008624:	0800ac0a 	.word	0x0800ac0a

08008628 <_calloc_r>:
 8008628:	b570      	push	{r4, r5, r6, lr}
 800862a:	fba1 5402 	umull	r5, r4, r1, r2
 800862e:	b934      	cbnz	r4, 800863e <_calloc_r+0x16>
 8008630:	4629      	mov	r1, r5
 8008632:	f7ff f9c5 	bl	80079c0 <_malloc_r>
 8008636:	4606      	mov	r6, r0
 8008638:	b928      	cbnz	r0, 8008646 <_calloc_r+0x1e>
 800863a:	4630      	mov	r0, r6
 800863c:	bd70      	pop	{r4, r5, r6, pc}
 800863e:	220c      	movs	r2, #12
 8008640:	2600      	movs	r6, #0
 8008642:	6002      	str	r2, [r0, #0]
 8008644:	e7f9      	b.n	800863a <_calloc_r+0x12>
 8008646:	462a      	mov	r2, r5
 8008648:	4621      	mov	r1, r4
 800864a:	f7fe fa3e 	bl	8006aca <memset>
 800864e:	e7f4      	b.n	800863a <_calloc_r+0x12>

08008650 <__ascii_mbtowc>:
 8008650:	b082      	sub	sp, #8
 8008652:	b901      	cbnz	r1, 8008656 <__ascii_mbtowc+0x6>
 8008654:	a901      	add	r1, sp, #4
 8008656:	b142      	cbz	r2, 800866a <__ascii_mbtowc+0x1a>
 8008658:	b14b      	cbz	r3, 800866e <__ascii_mbtowc+0x1e>
 800865a:	7813      	ldrb	r3, [r2, #0]
 800865c:	600b      	str	r3, [r1, #0]
 800865e:	7812      	ldrb	r2, [r2, #0]
 8008660:	1e10      	subs	r0, r2, #0
 8008662:	bf18      	it	ne
 8008664:	2001      	movne	r0, #1
 8008666:	b002      	add	sp, #8
 8008668:	4770      	bx	lr
 800866a:	4610      	mov	r0, r2
 800866c:	e7fb      	b.n	8008666 <__ascii_mbtowc+0x16>
 800866e:	f06f 0001 	mvn.w	r0, #1
 8008672:	e7f8      	b.n	8008666 <__ascii_mbtowc+0x16>

08008674 <_realloc_r>:
 8008674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008678:	4680      	mov	r8, r0
 800867a:	4614      	mov	r4, r2
 800867c:	460e      	mov	r6, r1
 800867e:	b921      	cbnz	r1, 800868a <_realloc_r+0x16>
 8008680:	4611      	mov	r1, r2
 8008682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008686:	f7ff b99b 	b.w	80079c0 <_malloc_r>
 800868a:	b92a      	cbnz	r2, 8008698 <_realloc_r+0x24>
 800868c:	f7ff f928 	bl	80078e0 <_free_r>
 8008690:	4625      	mov	r5, r4
 8008692:	4628      	mov	r0, r5
 8008694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008698:	f000 f841 	bl	800871e <_malloc_usable_size_r>
 800869c:	4284      	cmp	r4, r0
 800869e:	4607      	mov	r7, r0
 80086a0:	d802      	bhi.n	80086a8 <_realloc_r+0x34>
 80086a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086a6:	d812      	bhi.n	80086ce <_realloc_r+0x5a>
 80086a8:	4621      	mov	r1, r4
 80086aa:	4640      	mov	r0, r8
 80086ac:	f7ff f988 	bl	80079c0 <_malloc_r>
 80086b0:	4605      	mov	r5, r0
 80086b2:	2800      	cmp	r0, #0
 80086b4:	d0ed      	beq.n	8008692 <_realloc_r+0x1e>
 80086b6:	42bc      	cmp	r4, r7
 80086b8:	4622      	mov	r2, r4
 80086ba:	4631      	mov	r1, r6
 80086bc:	bf28      	it	cs
 80086be:	463a      	movcs	r2, r7
 80086c0:	f7fe fa91 	bl	8006be6 <memcpy>
 80086c4:	4631      	mov	r1, r6
 80086c6:	4640      	mov	r0, r8
 80086c8:	f7ff f90a 	bl	80078e0 <_free_r>
 80086cc:	e7e1      	b.n	8008692 <_realloc_r+0x1e>
 80086ce:	4635      	mov	r5, r6
 80086d0:	e7df      	b.n	8008692 <_realloc_r+0x1e>

080086d2 <__ascii_wctomb>:
 80086d2:	4603      	mov	r3, r0
 80086d4:	4608      	mov	r0, r1
 80086d6:	b141      	cbz	r1, 80086ea <__ascii_wctomb+0x18>
 80086d8:	2aff      	cmp	r2, #255	; 0xff
 80086da:	d904      	bls.n	80086e6 <__ascii_wctomb+0x14>
 80086dc:	228a      	movs	r2, #138	; 0x8a
 80086de:	f04f 30ff 	mov.w	r0, #4294967295
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	4770      	bx	lr
 80086e6:	2001      	movs	r0, #1
 80086e8:	700a      	strb	r2, [r1, #0]
 80086ea:	4770      	bx	lr

080086ec <fiprintf>:
 80086ec:	b40e      	push	{r1, r2, r3}
 80086ee:	b503      	push	{r0, r1, lr}
 80086f0:	4601      	mov	r1, r0
 80086f2:	ab03      	add	r3, sp, #12
 80086f4:	4805      	ldr	r0, [pc, #20]	; (800870c <fiprintf+0x20>)
 80086f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086fa:	6800      	ldr	r0, [r0, #0]
 80086fc:	9301      	str	r3, [sp, #4]
 80086fe:	f000 f83d 	bl	800877c <_vfiprintf_r>
 8008702:	b002      	add	sp, #8
 8008704:	f85d eb04 	ldr.w	lr, [sp], #4
 8008708:	b003      	add	sp, #12
 800870a:	4770      	bx	lr
 800870c:	20000088 	.word	0x20000088

08008710 <abort>:
 8008710:	2006      	movs	r0, #6
 8008712:	b508      	push	{r3, lr}
 8008714:	f000 fa0a 	bl	8008b2c <raise>
 8008718:	2001      	movs	r0, #1
 800871a:	f7fa fc8e 	bl	800303a <_exit>

0800871e <_malloc_usable_size_r>:
 800871e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008722:	1f18      	subs	r0, r3, #4
 8008724:	2b00      	cmp	r3, #0
 8008726:	bfbc      	itt	lt
 8008728:	580b      	ldrlt	r3, [r1, r0]
 800872a:	18c0      	addlt	r0, r0, r3
 800872c:	4770      	bx	lr

0800872e <__sfputc_r>:
 800872e:	6893      	ldr	r3, [r2, #8]
 8008730:	b410      	push	{r4}
 8008732:	3b01      	subs	r3, #1
 8008734:	2b00      	cmp	r3, #0
 8008736:	6093      	str	r3, [r2, #8]
 8008738:	da07      	bge.n	800874a <__sfputc_r+0x1c>
 800873a:	6994      	ldr	r4, [r2, #24]
 800873c:	42a3      	cmp	r3, r4
 800873e:	db01      	blt.n	8008744 <__sfputc_r+0x16>
 8008740:	290a      	cmp	r1, #10
 8008742:	d102      	bne.n	800874a <__sfputc_r+0x1c>
 8008744:	bc10      	pop	{r4}
 8008746:	f000 b933 	b.w	80089b0 <__swbuf_r>
 800874a:	6813      	ldr	r3, [r2, #0]
 800874c:	1c58      	adds	r0, r3, #1
 800874e:	6010      	str	r0, [r2, #0]
 8008750:	7019      	strb	r1, [r3, #0]
 8008752:	4608      	mov	r0, r1
 8008754:	bc10      	pop	{r4}
 8008756:	4770      	bx	lr

08008758 <__sfputs_r>:
 8008758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800875a:	4606      	mov	r6, r0
 800875c:	460f      	mov	r7, r1
 800875e:	4614      	mov	r4, r2
 8008760:	18d5      	adds	r5, r2, r3
 8008762:	42ac      	cmp	r4, r5
 8008764:	d101      	bne.n	800876a <__sfputs_r+0x12>
 8008766:	2000      	movs	r0, #0
 8008768:	e007      	b.n	800877a <__sfputs_r+0x22>
 800876a:	463a      	mov	r2, r7
 800876c:	4630      	mov	r0, r6
 800876e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008772:	f7ff ffdc 	bl	800872e <__sfputc_r>
 8008776:	1c43      	adds	r3, r0, #1
 8008778:	d1f3      	bne.n	8008762 <__sfputs_r+0xa>
 800877a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800877c <_vfiprintf_r>:
 800877c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008780:	460d      	mov	r5, r1
 8008782:	4614      	mov	r4, r2
 8008784:	4698      	mov	r8, r3
 8008786:	4606      	mov	r6, r0
 8008788:	b09d      	sub	sp, #116	; 0x74
 800878a:	b118      	cbz	r0, 8008794 <_vfiprintf_r+0x18>
 800878c:	6a03      	ldr	r3, [r0, #32]
 800878e:	b90b      	cbnz	r3, 8008794 <_vfiprintf_r+0x18>
 8008790:	f7fe f8e8 	bl	8006964 <__sinit>
 8008794:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008796:	07d9      	lsls	r1, r3, #31
 8008798:	d405      	bmi.n	80087a6 <_vfiprintf_r+0x2a>
 800879a:	89ab      	ldrh	r3, [r5, #12]
 800879c:	059a      	lsls	r2, r3, #22
 800879e:	d402      	bmi.n	80087a6 <_vfiprintf_r+0x2a>
 80087a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087a2:	f7fe fa10 	bl	8006bc6 <__retarget_lock_acquire_recursive>
 80087a6:	89ab      	ldrh	r3, [r5, #12]
 80087a8:	071b      	lsls	r3, r3, #28
 80087aa:	d501      	bpl.n	80087b0 <_vfiprintf_r+0x34>
 80087ac:	692b      	ldr	r3, [r5, #16]
 80087ae:	b99b      	cbnz	r3, 80087d8 <_vfiprintf_r+0x5c>
 80087b0:	4629      	mov	r1, r5
 80087b2:	4630      	mov	r0, r6
 80087b4:	f000 f93a 	bl	8008a2c <__swsetup_r>
 80087b8:	b170      	cbz	r0, 80087d8 <_vfiprintf_r+0x5c>
 80087ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087bc:	07dc      	lsls	r4, r3, #31
 80087be:	d504      	bpl.n	80087ca <_vfiprintf_r+0x4e>
 80087c0:	f04f 30ff 	mov.w	r0, #4294967295
 80087c4:	b01d      	add	sp, #116	; 0x74
 80087c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ca:	89ab      	ldrh	r3, [r5, #12]
 80087cc:	0598      	lsls	r0, r3, #22
 80087ce:	d4f7      	bmi.n	80087c0 <_vfiprintf_r+0x44>
 80087d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087d2:	f7fe f9f9 	bl	8006bc8 <__retarget_lock_release_recursive>
 80087d6:	e7f3      	b.n	80087c0 <_vfiprintf_r+0x44>
 80087d8:	2300      	movs	r3, #0
 80087da:	9309      	str	r3, [sp, #36]	; 0x24
 80087dc:	2320      	movs	r3, #32
 80087de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087e2:	2330      	movs	r3, #48	; 0x30
 80087e4:	f04f 0901 	mov.w	r9, #1
 80087e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80087ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800899c <_vfiprintf_r+0x220>
 80087f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087f4:	4623      	mov	r3, r4
 80087f6:	469a      	mov	sl, r3
 80087f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087fc:	b10a      	cbz	r2, 8008802 <_vfiprintf_r+0x86>
 80087fe:	2a25      	cmp	r2, #37	; 0x25
 8008800:	d1f9      	bne.n	80087f6 <_vfiprintf_r+0x7a>
 8008802:	ebba 0b04 	subs.w	fp, sl, r4
 8008806:	d00b      	beq.n	8008820 <_vfiprintf_r+0xa4>
 8008808:	465b      	mov	r3, fp
 800880a:	4622      	mov	r2, r4
 800880c:	4629      	mov	r1, r5
 800880e:	4630      	mov	r0, r6
 8008810:	f7ff ffa2 	bl	8008758 <__sfputs_r>
 8008814:	3001      	adds	r0, #1
 8008816:	f000 80a9 	beq.w	800896c <_vfiprintf_r+0x1f0>
 800881a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800881c:	445a      	add	r2, fp
 800881e:	9209      	str	r2, [sp, #36]	; 0x24
 8008820:	f89a 3000 	ldrb.w	r3, [sl]
 8008824:	2b00      	cmp	r3, #0
 8008826:	f000 80a1 	beq.w	800896c <_vfiprintf_r+0x1f0>
 800882a:	2300      	movs	r3, #0
 800882c:	f04f 32ff 	mov.w	r2, #4294967295
 8008830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008834:	f10a 0a01 	add.w	sl, sl, #1
 8008838:	9304      	str	r3, [sp, #16]
 800883a:	9307      	str	r3, [sp, #28]
 800883c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008840:	931a      	str	r3, [sp, #104]	; 0x68
 8008842:	4654      	mov	r4, sl
 8008844:	2205      	movs	r2, #5
 8008846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884a:	4854      	ldr	r0, [pc, #336]	; (800899c <_vfiprintf_r+0x220>)
 800884c:	f7fe f9bd 	bl	8006bca <memchr>
 8008850:	9a04      	ldr	r2, [sp, #16]
 8008852:	b9d8      	cbnz	r0, 800888c <_vfiprintf_r+0x110>
 8008854:	06d1      	lsls	r1, r2, #27
 8008856:	bf44      	itt	mi
 8008858:	2320      	movmi	r3, #32
 800885a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800885e:	0713      	lsls	r3, r2, #28
 8008860:	bf44      	itt	mi
 8008862:	232b      	movmi	r3, #43	; 0x2b
 8008864:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008868:	f89a 3000 	ldrb.w	r3, [sl]
 800886c:	2b2a      	cmp	r3, #42	; 0x2a
 800886e:	d015      	beq.n	800889c <_vfiprintf_r+0x120>
 8008870:	4654      	mov	r4, sl
 8008872:	2000      	movs	r0, #0
 8008874:	f04f 0c0a 	mov.w	ip, #10
 8008878:	9a07      	ldr	r2, [sp, #28]
 800887a:	4621      	mov	r1, r4
 800887c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008880:	3b30      	subs	r3, #48	; 0x30
 8008882:	2b09      	cmp	r3, #9
 8008884:	d94d      	bls.n	8008922 <_vfiprintf_r+0x1a6>
 8008886:	b1b0      	cbz	r0, 80088b6 <_vfiprintf_r+0x13a>
 8008888:	9207      	str	r2, [sp, #28]
 800888a:	e014      	b.n	80088b6 <_vfiprintf_r+0x13a>
 800888c:	eba0 0308 	sub.w	r3, r0, r8
 8008890:	fa09 f303 	lsl.w	r3, r9, r3
 8008894:	4313      	orrs	r3, r2
 8008896:	46a2      	mov	sl, r4
 8008898:	9304      	str	r3, [sp, #16]
 800889a:	e7d2      	b.n	8008842 <_vfiprintf_r+0xc6>
 800889c:	9b03      	ldr	r3, [sp, #12]
 800889e:	1d19      	adds	r1, r3, #4
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	9103      	str	r1, [sp, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	bfbb      	ittet	lt
 80088a8:	425b      	neglt	r3, r3
 80088aa:	f042 0202 	orrlt.w	r2, r2, #2
 80088ae:	9307      	strge	r3, [sp, #28]
 80088b0:	9307      	strlt	r3, [sp, #28]
 80088b2:	bfb8      	it	lt
 80088b4:	9204      	strlt	r2, [sp, #16]
 80088b6:	7823      	ldrb	r3, [r4, #0]
 80088b8:	2b2e      	cmp	r3, #46	; 0x2e
 80088ba:	d10c      	bne.n	80088d6 <_vfiprintf_r+0x15a>
 80088bc:	7863      	ldrb	r3, [r4, #1]
 80088be:	2b2a      	cmp	r3, #42	; 0x2a
 80088c0:	d134      	bne.n	800892c <_vfiprintf_r+0x1b0>
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	3402      	adds	r4, #2
 80088c6:	1d1a      	adds	r2, r3, #4
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	9203      	str	r2, [sp, #12]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	bfb8      	it	lt
 80088d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80089a0 <_vfiprintf_r+0x224>
 80088da:	2203      	movs	r2, #3
 80088dc:	4650      	mov	r0, sl
 80088de:	7821      	ldrb	r1, [r4, #0]
 80088e0:	f7fe f973 	bl	8006bca <memchr>
 80088e4:	b138      	cbz	r0, 80088f6 <_vfiprintf_r+0x17a>
 80088e6:	2240      	movs	r2, #64	; 0x40
 80088e8:	9b04      	ldr	r3, [sp, #16]
 80088ea:	eba0 000a 	sub.w	r0, r0, sl
 80088ee:	4082      	lsls	r2, r0
 80088f0:	4313      	orrs	r3, r2
 80088f2:	3401      	adds	r4, #1
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088fa:	2206      	movs	r2, #6
 80088fc:	4829      	ldr	r0, [pc, #164]	; (80089a4 <_vfiprintf_r+0x228>)
 80088fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008902:	f7fe f962 	bl	8006bca <memchr>
 8008906:	2800      	cmp	r0, #0
 8008908:	d03f      	beq.n	800898a <_vfiprintf_r+0x20e>
 800890a:	4b27      	ldr	r3, [pc, #156]	; (80089a8 <_vfiprintf_r+0x22c>)
 800890c:	bb1b      	cbnz	r3, 8008956 <_vfiprintf_r+0x1da>
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	3307      	adds	r3, #7
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	3308      	adds	r3, #8
 8008918:	9303      	str	r3, [sp, #12]
 800891a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800891c:	443b      	add	r3, r7
 800891e:	9309      	str	r3, [sp, #36]	; 0x24
 8008920:	e768      	b.n	80087f4 <_vfiprintf_r+0x78>
 8008922:	460c      	mov	r4, r1
 8008924:	2001      	movs	r0, #1
 8008926:	fb0c 3202 	mla	r2, ip, r2, r3
 800892a:	e7a6      	b.n	800887a <_vfiprintf_r+0xfe>
 800892c:	2300      	movs	r3, #0
 800892e:	f04f 0c0a 	mov.w	ip, #10
 8008932:	4619      	mov	r1, r3
 8008934:	3401      	adds	r4, #1
 8008936:	9305      	str	r3, [sp, #20]
 8008938:	4620      	mov	r0, r4
 800893a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800893e:	3a30      	subs	r2, #48	; 0x30
 8008940:	2a09      	cmp	r2, #9
 8008942:	d903      	bls.n	800894c <_vfiprintf_r+0x1d0>
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0c6      	beq.n	80088d6 <_vfiprintf_r+0x15a>
 8008948:	9105      	str	r1, [sp, #20]
 800894a:	e7c4      	b.n	80088d6 <_vfiprintf_r+0x15a>
 800894c:	4604      	mov	r4, r0
 800894e:	2301      	movs	r3, #1
 8008950:	fb0c 2101 	mla	r1, ip, r1, r2
 8008954:	e7f0      	b.n	8008938 <_vfiprintf_r+0x1bc>
 8008956:	ab03      	add	r3, sp, #12
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	462a      	mov	r2, r5
 800895c:	4630      	mov	r0, r6
 800895e:	4b13      	ldr	r3, [pc, #76]	; (80089ac <_vfiprintf_r+0x230>)
 8008960:	a904      	add	r1, sp, #16
 8008962:	f7fd fbb1 	bl	80060c8 <_printf_float>
 8008966:	4607      	mov	r7, r0
 8008968:	1c78      	adds	r0, r7, #1
 800896a:	d1d6      	bne.n	800891a <_vfiprintf_r+0x19e>
 800896c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800896e:	07d9      	lsls	r1, r3, #31
 8008970:	d405      	bmi.n	800897e <_vfiprintf_r+0x202>
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	059a      	lsls	r2, r3, #22
 8008976:	d402      	bmi.n	800897e <_vfiprintf_r+0x202>
 8008978:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800897a:	f7fe f925 	bl	8006bc8 <__retarget_lock_release_recursive>
 800897e:	89ab      	ldrh	r3, [r5, #12]
 8008980:	065b      	lsls	r3, r3, #25
 8008982:	f53f af1d 	bmi.w	80087c0 <_vfiprintf_r+0x44>
 8008986:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008988:	e71c      	b.n	80087c4 <_vfiprintf_r+0x48>
 800898a:	ab03      	add	r3, sp, #12
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	462a      	mov	r2, r5
 8008990:	4630      	mov	r0, r6
 8008992:	4b06      	ldr	r3, [pc, #24]	; (80089ac <_vfiprintf_r+0x230>)
 8008994:	a904      	add	r1, sp, #16
 8008996:	f7fd fe37 	bl	8006608 <_printf_i>
 800899a:	e7e4      	b.n	8008966 <_vfiprintf_r+0x1ea>
 800899c:	0800abb4 	.word	0x0800abb4
 80089a0:	0800abba 	.word	0x0800abba
 80089a4:	0800abbe 	.word	0x0800abbe
 80089a8:	080060c9 	.word	0x080060c9
 80089ac:	08008759 	.word	0x08008759

080089b0 <__swbuf_r>:
 80089b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089b2:	460e      	mov	r6, r1
 80089b4:	4614      	mov	r4, r2
 80089b6:	4605      	mov	r5, r0
 80089b8:	b118      	cbz	r0, 80089c2 <__swbuf_r+0x12>
 80089ba:	6a03      	ldr	r3, [r0, #32]
 80089bc:	b90b      	cbnz	r3, 80089c2 <__swbuf_r+0x12>
 80089be:	f7fd ffd1 	bl	8006964 <__sinit>
 80089c2:	69a3      	ldr	r3, [r4, #24]
 80089c4:	60a3      	str	r3, [r4, #8]
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	071a      	lsls	r2, r3, #28
 80089ca:	d525      	bpl.n	8008a18 <__swbuf_r+0x68>
 80089cc:	6923      	ldr	r3, [r4, #16]
 80089ce:	b31b      	cbz	r3, 8008a18 <__swbuf_r+0x68>
 80089d0:	6823      	ldr	r3, [r4, #0]
 80089d2:	6922      	ldr	r2, [r4, #16]
 80089d4:	b2f6      	uxtb	r6, r6
 80089d6:	1a98      	subs	r0, r3, r2
 80089d8:	6963      	ldr	r3, [r4, #20]
 80089da:	4637      	mov	r7, r6
 80089dc:	4283      	cmp	r3, r0
 80089de:	dc04      	bgt.n	80089ea <__swbuf_r+0x3a>
 80089e0:	4621      	mov	r1, r4
 80089e2:	4628      	mov	r0, r5
 80089e4:	f7ff fdca 	bl	800857c <_fflush_r>
 80089e8:	b9e0      	cbnz	r0, 8008a24 <__swbuf_r+0x74>
 80089ea:	68a3      	ldr	r3, [r4, #8]
 80089ec:	3b01      	subs	r3, #1
 80089ee:	60a3      	str	r3, [r4, #8]
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	1c5a      	adds	r2, r3, #1
 80089f4:	6022      	str	r2, [r4, #0]
 80089f6:	701e      	strb	r6, [r3, #0]
 80089f8:	6962      	ldr	r2, [r4, #20]
 80089fa:	1c43      	adds	r3, r0, #1
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d004      	beq.n	8008a0a <__swbuf_r+0x5a>
 8008a00:	89a3      	ldrh	r3, [r4, #12]
 8008a02:	07db      	lsls	r3, r3, #31
 8008a04:	d506      	bpl.n	8008a14 <__swbuf_r+0x64>
 8008a06:	2e0a      	cmp	r6, #10
 8008a08:	d104      	bne.n	8008a14 <__swbuf_r+0x64>
 8008a0a:	4621      	mov	r1, r4
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	f7ff fdb5 	bl	800857c <_fflush_r>
 8008a12:	b938      	cbnz	r0, 8008a24 <__swbuf_r+0x74>
 8008a14:	4638      	mov	r0, r7
 8008a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a18:	4621      	mov	r1, r4
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	f000 f806 	bl	8008a2c <__swsetup_r>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	d0d5      	beq.n	80089d0 <__swbuf_r+0x20>
 8008a24:	f04f 37ff 	mov.w	r7, #4294967295
 8008a28:	e7f4      	b.n	8008a14 <__swbuf_r+0x64>
	...

08008a2c <__swsetup_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	4b2a      	ldr	r3, [pc, #168]	; (8008ad8 <__swsetup_r+0xac>)
 8008a30:	4605      	mov	r5, r0
 8008a32:	6818      	ldr	r0, [r3, #0]
 8008a34:	460c      	mov	r4, r1
 8008a36:	b118      	cbz	r0, 8008a40 <__swsetup_r+0x14>
 8008a38:	6a03      	ldr	r3, [r0, #32]
 8008a3a:	b90b      	cbnz	r3, 8008a40 <__swsetup_r+0x14>
 8008a3c:	f7fd ff92 	bl	8006964 <__sinit>
 8008a40:	89a3      	ldrh	r3, [r4, #12]
 8008a42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a46:	0718      	lsls	r0, r3, #28
 8008a48:	d422      	bmi.n	8008a90 <__swsetup_r+0x64>
 8008a4a:	06d9      	lsls	r1, r3, #27
 8008a4c:	d407      	bmi.n	8008a5e <__swsetup_r+0x32>
 8008a4e:	2309      	movs	r3, #9
 8008a50:	602b      	str	r3, [r5, #0]
 8008a52:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a56:	f04f 30ff 	mov.w	r0, #4294967295
 8008a5a:	81a3      	strh	r3, [r4, #12]
 8008a5c:	e034      	b.n	8008ac8 <__swsetup_r+0x9c>
 8008a5e:	0758      	lsls	r0, r3, #29
 8008a60:	d512      	bpl.n	8008a88 <__swsetup_r+0x5c>
 8008a62:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a64:	b141      	cbz	r1, 8008a78 <__swsetup_r+0x4c>
 8008a66:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a6a:	4299      	cmp	r1, r3
 8008a6c:	d002      	beq.n	8008a74 <__swsetup_r+0x48>
 8008a6e:	4628      	mov	r0, r5
 8008a70:	f7fe ff36 	bl	80078e0 <_free_r>
 8008a74:	2300      	movs	r3, #0
 8008a76:	6363      	str	r3, [r4, #52]	; 0x34
 8008a78:	89a3      	ldrh	r3, [r4, #12]
 8008a7a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a7e:	81a3      	strh	r3, [r4, #12]
 8008a80:	2300      	movs	r3, #0
 8008a82:	6063      	str	r3, [r4, #4]
 8008a84:	6923      	ldr	r3, [r4, #16]
 8008a86:	6023      	str	r3, [r4, #0]
 8008a88:	89a3      	ldrh	r3, [r4, #12]
 8008a8a:	f043 0308 	orr.w	r3, r3, #8
 8008a8e:	81a3      	strh	r3, [r4, #12]
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	b94b      	cbnz	r3, 8008aa8 <__swsetup_r+0x7c>
 8008a94:	89a3      	ldrh	r3, [r4, #12]
 8008a96:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a9e:	d003      	beq.n	8008aa8 <__swsetup_r+0x7c>
 8008aa0:	4621      	mov	r1, r4
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	f000 f883 	bl	8008bae <__smakebuf_r>
 8008aa8:	89a0      	ldrh	r0, [r4, #12]
 8008aaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aae:	f010 0301 	ands.w	r3, r0, #1
 8008ab2:	d00a      	beq.n	8008aca <__swsetup_r+0x9e>
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60a3      	str	r3, [r4, #8]
 8008ab8:	6963      	ldr	r3, [r4, #20]
 8008aba:	425b      	negs	r3, r3
 8008abc:	61a3      	str	r3, [r4, #24]
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	b943      	cbnz	r3, 8008ad4 <__swsetup_r+0xa8>
 8008ac2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ac6:	d1c4      	bne.n	8008a52 <__swsetup_r+0x26>
 8008ac8:	bd38      	pop	{r3, r4, r5, pc}
 8008aca:	0781      	lsls	r1, r0, #30
 8008acc:	bf58      	it	pl
 8008ace:	6963      	ldrpl	r3, [r4, #20]
 8008ad0:	60a3      	str	r3, [r4, #8]
 8008ad2:	e7f4      	b.n	8008abe <__swsetup_r+0x92>
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	e7f7      	b.n	8008ac8 <__swsetup_r+0x9c>
 8008ad8:	20000088 	.word	0x20000088

08008adc <_raise_r>:
 8008adc:	291f      	cmp	r1, #31
 8008ade:	b538      	push	{r3, r4, r5, lr}
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	460d      	mov	r5, r1
 8008ae4:	d904      	bls.n	8008af0 <_raise_r+0x14>
 8008ae6:	2316      	movs	r3, #22
 8008ae8:	6003      	str	r3, [r0, #0]
 8008aea:	f04f 30ff 	mov.w	r0, #4294967295
 8008aee:	bd38      	pop	{r3, r4, r5, pc}
 8008af0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008af2:	b112      	cbz	r2, 8008afa <_raise_r+0x1e>
 8008af4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008af8:	b94b      	cbnz	r3, 8008b0e <_raise_r+0x32>
 8008afa:	4620      	mov	r0, r4
 8008afc:	f000 f830 	bl	8008b60 <_getpid_r>
 8008b00:	462a      	mov	r2, r5
 8008b02:	4601      	mov	r1, r0
 8008b04:	4620      	mov	r0, r4
 8008b06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b0a:	f000 b817 	b.w	8008b3c <_kill_r>
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d00a      	beq.n	8008b28 <_raise_r+0x4c>
 8008b12:	1c59      	adds	r1, r3, #1
 8008b14:	d103      	bne.n	8008b1e <_raise_r+0x42>
 8008b16:	2316      	movs	r3, #22
 8008b18:	6003      	str	r3, [r0, #0]
 8008b1a:	2001      	movs	r0, #1
 8008b1c:	e7e7      	b.n	8008aee <_raise_r+0x12>
 8008b1e:	2400      	movs	r4, #0
 8008b20:	4628      	mov	r0, r5
 8008b22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b26:	4798      	blx	r3
 8008b28:	2000      	movs	r0, #0
 8008b2a:	e7e0      	b.n	8008aee <_raise_r+0x12>

08008b2c <raise>:
 8008b2c:	4b02      	ldr	r3, [pc, #8]	; (8008b38 <raise+0xc>)
 8008b2e:	4601      	mov	r1, r0
 8008b30:	6818      	ldr	r0, [r3, #0]
 8008b32:	f7ff bfd3 	b.w	8008adc <_raise_r>
 8008b36:	bf00      	nop
 8008b38:	20000088 	.word	0x20000088

08008b3c <_kill_r>:
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	2300      	movs	r3, #0
 8008b40:	4d06      	ldr	r5, [pc, #24]	; (8008b5c <_kill_r+0x20>)
 8008b42:	4604      	mov	r4, r0
 8008b44:	4608      	mov	r0, r1
 8008b46:	4611      	mov	r1, r2
 8008b48:	602b      	str	r3, [r5, #0]
 8008b4a:	f7fa fa66 	bl	800301a <_kill>
 8008b4e:	1c43      	adds	r3, r0, #1
 8008b50:	d102      	bne.n	8008b58 <_kill_r+0x1c>
 8008b52:	682b      	ldr	r3, [r5, #0]
 8008b54:	b103      	cbz	r3, 8008b58 <_kill_r+0x1c>
 8008b56:	6023      	str	r3, [r4, #0]
 8008b58:	bd38      	pop	{r3, r4, r5, pc}
 8008b5a:	bf00      	nop
 8008b5c:	2000106c 	.word	0x2000106c

08008b60 <_getpid_r>:
 8008b60:	f7fa ba54 	b.w	800300c <_getpid>

08008b64 <__swhatbuf_r>:
 8008b64:	b570      	push	{r4, r5, r6, lr}
 8008b66:	460c      	mov	r4, r1
 8008b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b6c:	4615      	mov	r5, r2
 8008b6e:	2900      	cmp	r1, #0
 8008b70:	461e      	mov	r6, r3
 8008b72:	b096      	sub	sp, #88	; 0x58
 8008b74:	da0c      	bge.n	8008b90 <__swhatbuf_r+0x2c>
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	2100      	movs	r1, #0
 8008b7a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008b7e:	bf0c      	ite	eq
 8008b80:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008b84:	2340      	movne	r3, #64	; 0x40
 8008b86:	2000      	movs	r0, #0
 8008b88:	6031      	str	r1, [r6, #0]
 8008b8a:	602b      	str	r3, [r5, #0]
 8008b8c:	b016      	add	sp, #88	; 0x58
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
 8008b90:	466a      	mov	r2, sp
 8008b92:	f000 f849 	bl	8008c28 <_fstat_r>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	dbed      	blt.n	8008b76 <__swhatbuf_r+0x12>
 8008b9a:	9901      	ldr	r1, [sp, #4]
 8008b9c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008ba0:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008ba4:	4259      	negs	r1, r3
 8008ba6:	4159      	adcs	r1, r3
 8008ba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bac:	e7eb      	b.n	8008b86 <__swhatbuf_r+0x22>

08008bae <__smakebuf_r>:
 8008bae:	898b      	ldrh	r3, [r1, #12]
 8008bb0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008bb2:	079d      	lsls	r5, r3, #30
 8008bb4:	4606      	mov	r6, r0
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	d507      	bpl.n	8008bca <__smakebuf_r+0x1c>
 8008bba:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008bbe:	6023      	str	r3, [r4, #0]
 8008bc0:	6123      	str	r3, [r4, #16]
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	6163      	str	r3, [r4, #20]
 8008bc6:	b002      	add	sp, #8
 8008bc8:	bd70      	pop	{r4, r5, r6, pc}
 8008bca:	466a      	mov	r2, sp
 8008bcc:	ab01      	add	r3, sp, #4
 8008bce:	f7ff ffc9 	bl	8008b64 <__swhatbuf_r>
 8008bd2:	9900      	ldr	r1, [sp, #0]
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7fe fef2 	bl	80079c0 <_malloc_r>
 8008bdc:	b948      	cbnz	r0, 8008bf2 <__smakebuf_r+0x44>
 8008bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be2:	059a      	lsls	r2, r3, #22
 8008be4:	d4ef      	bmi.n	8008bc6 <__smakebuf_r+0x18>
 8008be6:	f023 0303 	bic.w	r3, r3, #3
 8008bea:	f043 0302 	orr.w	r3, r3, #2
 8008bee:	81a3      	strh	r3, [r4, #12]
 8008bf0:	e7e3      	b.n	8008bba <__smakebuf_r+0xc>
 8008bf2:	89a3      	ldrh	r3, [r4, #12]
 8008bf4:	6020      	str	r0, [r4, #0]
 8008bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bfa:	81a3      	strh	r3, [r4, #12]
 8008bfc:	9b00      	ldr	r3, [sp, #0]
 8008bfe:	6120      	str	r0, [r4, #16]
 8008c00:	6163      	str	r3, [r4, #20]
 8008c02:	9b01      	ldr	r3, [sp, #4]
 8008c04:	b15b      	cbz	r3, 8008c1e <__smakebuf_r+0x70>
 8008c06:	4630      	mov	r0, r6
 8008c08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c0c:	f000 f81e 	bl	8008c4c <_isatty_r>
 8008c10:	b128      	cbz	r0, 8008c1e <__smakebuf_r+0x70>
 8008c12:	89a3      	ldrh	r3, [r4, #12]
 8008c14:	f023 0303 	bic.w	r3, r3, #3
 8008c18:	f043 0301 	orr.w	r3, r3, #1
 8008c1c:	81a3      	strh	r3, [r4, #12]
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	431d      	orrs	r5, r3
 8008c22:	81a5      	strh	r5, [r4, #12]
 8008c24:	e7cf      	b.n	8008bc6 <__smakebuf_r+0x18>
	...

08008c28 <_fstat_r>:
 8008c28:	b538      	push	{r3, r4, r5, lr}
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	4d06      	ldr	r5, [pc, #24]	; (8008c48 <_fstat_r+0x20>)
 8008c2e:	4604      	mov	r4, r0
 8008c30:	4608      	mov	r0, r1
 8008c32:	4611      	mov	r1, r2
 8008c34:	602b      	str	r3, [r5, #0]
 8008c36:	f7fa fa4e 	bl	80030d6 <_fstat>
 8008c3a:	1c43      	adds	r3, r0, #1
 8008c3c:	d102      	bne.n	8008c44 <_fstat_r+0x1c>
 8008c3e:	682b      	ldr	r3, [r5, #0]
 8008c40:	b103      	cbz	r3, 8008c44 <_fstat_r+0x1c>
 8008c42:	6023      	str	r3, [r4, #0]
 8008c44:	bd38      	pop	{r3, r4, r5, pc}
 8008c46:	bf00      	nop
 8008c48:	2000106c 	.word	0x2000106c

08008c4c <_isatty_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	2300      	movs	r3, #0
 8008c50:	4d05      	ldr	r5, [pc, #20]	; (8008c68 <_isatty_r+0x1c>)
 8008c52:	4604      	mov	r4, r0
 8008c54:	4608      	mov	r0, r1
 8008c56:	602b      	str	r3, [r5, #0]
 8008c58:	f7fa fa4c 	bl	80030f4 <_isatty>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_isatty_r+0x1a>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_isatty_r+0x1a>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	2000106c 	.word	0x2000106c

08008c6c <_init>:
 8008c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6e:	bf00      	nop
 8008c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c72:	bc08      	pop	{r3}
 8008c74:	469e      	mov	lr, r3
 8008c76:	4770      	bx	lr

08008c78 <_fini>:
 8008c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c7a:	bf00      	nop
 8008c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7e:	bc08      	pop	{r3}
 8008c80:	469e      	mov	lr, r3
 8008c82:	4770      	bx	lr
