

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 instances converted, 13 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@KP:ckid0_2       chip_pll.pll_inst.CLKOUTD     PLL                    32         D1.Lcnt[15:0]  
@KP:ckid0_3       XTAL_IN                       port                   23         count[22:0]    
=================================================================================================
=============================================================== Gated/Generated Clocks ===============================================================
Clock Tree ID     Driving Element       Drive Element Type     Unconverted Fanout     Sample Instance       Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       count[22:0].Q[22]     sdffr                  13                     td4_logic.PC[3:0]     Derived clock on input (not legal for GCC)
======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

