

================================================================
== Vitis HLS Report for 'Block_entry3_proc'
================================================================
* Date:           Mon Mar 10 15:35:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 37 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 72 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [top.cpp:25]   --->   Operation 73 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [top.cpp:25]   --->   Operation 74 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C" [top.cpp:25]   --->   Operation 75 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %S" [top.cpp:25]   --->   Operation 76 'read' 'S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K" [top.cpp:25]   --->   Operation 77 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [top.cpp:25]   --->   Operation 78 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%P_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P" [top.cpp:25]   --->   Operation 79 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [top.cpp:25]   --->   Operation 80 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %mode_read, void %if.else, void %if.then" [top.cpp:25]   --->   Operation 81 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.73ns)   --->   "%mul_ln37 = mul i32 %R_read, i32 %M_read" [top.cpp:37]   --->   Operation 82 'mul' 'mul_ln37' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (2.73ns)   --->   "%mul_ln37_1 = mul i32 %mul_ln37, i32 %N_read" [top.cpp:37]   --->   Operation 83 'mul' 'mul_ln37_1' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%num_a_sa_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln37_1, i32 8, i32 31" [top.cpp:37]   --->   Operation 84 'partselect' 'num_a_sa_3' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln27 = shl i32 %P_read, i32 1" [top.cpp:27]   --->   Operation 85 'shl' 'shl_ln27' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i32 %R_read, i32 %K_read" [top.cpp:27]   --->   Operation 86 'sub' 'sub_ln27' <Predicate = (mode_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.65ns) (root node of TernaryAdder)   --->   "%add_ln27 = add i32 %sub_ln27, i32 %shl_ln27" [top.cpp:27]   --->   Operation 87 'add' 'add_ln27' <Predicate = (mode_read)> <Delay = 0.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [36/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 88 'udiv' 'udiv_ln27' <Predicate = (mode_read)> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28 = sub i32 %C_read, i32 %K_read" [top.cpp:28]   --->   Operation 89 'sub' 'sub_ln28' <Predicate = (mode_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.65ns) (root node of TernaryAdder)   --->   "%add_ln28 = add i32 %sub_ln28, i32 %shl_ln27" [top.cpp:28]   --->   Operation 90 'add' 'add_ln28' <Predicate = (mode_read)> <Delay = 0.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.32> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [36/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 91 'udiv' 'udiv_ln28' <Predicate = (mode_read)> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.36>
ST_36 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i24 %num_a_sa_3" [top.cpp:37]   --->   Operation 92 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i24 %num_a_sa_3" [top.cpp:18]   --->   Operation 93 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 94 [1/1] (0.36ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 37 <SV = 1> <Delay = 1.07>
ST_37 : Operation 95 [35/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 95 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 96 [35/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 96 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 2> <Delay = 1.07>
ST_38 : Operation 97 [34/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 97 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 98 [34/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 98 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 3> <Delay = 1.07>
ST_39 : Operation 99 [33/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 99 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 100 [33/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 100 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 4> <Delay = 1.07>
ST_40 : Operation 101 [32/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 101 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 102 [32/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 102 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 5> <Delay = 1.07>
ST_41 : Operation 103 [31/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 103 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 104 [31/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 104 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 6> <Delay = 1.07>
ST_42 : Operation 105 [30/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 105 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 106 [30/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 106 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 7> <Delay = 1.07>
ST_43 : Operation 107 [29/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 107 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 108 [29/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 108 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 8> <Delay = 1.07>
ST_44 : Operation 109 [28/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 109 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 110 [28/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 110 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 9> <Delay = 1.07>
ST_45 : Operation 111 [27/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 111 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 112 [27/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 112 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 10> <Delay = 1.07>
ST_46 : Operation 113 [26/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 113 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 114 [26/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 114 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 11> <Delay = 1.07>
ST_47 : Operation 115 [25/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 115 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 116 [25/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 116 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 12> <Delay = 1.07>
ST_48 : Operation 117 [24/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 117 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 118 [24/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 118 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 13> <Delay = 1.07>
ST_49 : Operation 119 [23/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 119 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 120 [23/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 120 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 14> <Delay = 1.07>
ST_50 : Operation 121 [22/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 121 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 122 [22/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 122 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 15> <Delay = 1.07>
ST_51 : Operation 123 [21/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 123 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 124 [21/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 124 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 16> <Delay = 1.07>
ST_52 : Operation 125 [20/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 125 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 126 [20/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 126 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 17> <Delay = 1.07>
ST_53 : Operation 127 [19/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 127 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 128 [19/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 128 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 18> <Delay = 1.07>
ST_54 : Operation 129 [18/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 129 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 130 [18/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 130 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 19> <Delay = 1.07>
ST_55 : Operation 131 [17/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 131 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 132 [17/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 132 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 20> <Delay = 1.07>
ST_56 : Operation 133 [16/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 133 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 134 [16/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 134 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 21> <Delay = 1.07>
ST_57 : Operation 135 [15/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 135 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 136 [15/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 136 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 22> <Delay = 1.07>
ST_58 : Operation 137 [14/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 137 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 138 [14/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 138 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 23> <Delay = 1.07>
ST_59 : Operation 139 [13/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 139 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 140 [13/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 140 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 1.07>
ST_60 : Operation 141 [12/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 141 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 142 [12/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 142 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 25> <Delay = 1.07>
ST_61 : Operation 143 [11/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 143 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 144 [11/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 144 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 26> <Delay = 1.07>
ST_62 : Operation 145 [10/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 145 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 146 [10/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 146 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 27> <Delay = 1.07>
ST_63 : Operation 147 [9/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 147 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 148 [9/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 148 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 28> <Delay = 1.07>
ST_64 : Operation 149 [8/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 149 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 150 [8/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 150 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 29> <Delay = 1.07>
ST_65 : Operation 151 [7/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 151 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 152 [7/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 152 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 30> <Delay = 1.07>
ST_66 : Operation 153 [6/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 153 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 154 [6/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 154 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 31> <Delay = 1.07>
ST_67 : Operation 155 [5/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 155 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 156 [5/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 156 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 32> <Delay = 1.07>
ST_68 : Operation 157 [4/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 157 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 158 [4/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 158 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 33> <Delay = 1.07>
ST_69 : Operation 159 [3/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 159 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 160 [3/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 160 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 34> <Delay = 1.07>
ST_70 : Operation 161 [2/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 161 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 162 [2/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 162 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 35> <Delay = 4.60>
ST_71 : Operation 163 [1/36] (1.07ns)   --->   "%udiv_ln27 = udiv i32 %add_ln27, i32 %S_read" [top.cpp:27]   --->   Operation 163 'udiv' 'udiv_ln27' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 164 [1/1] (0.79ns)   --->   "%out_r = add i32 %udiv_ln27, i32 1" [top.cpp:27]   --->   Operation 164 'add' 'out_r' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 165 [1/36] (1.07ns)   --->   "%udiv_ln28 = udiv i32 %add_ln28, i32 %S_read" [top.cpp:28]   --->   Operation 165 'udiv' 'udiv_ln28' <Predicate = true> <Delay = 1.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.07> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 166 [1/1] (0.79ns)   --->   "%out_c = add i32 %udiv_ln28, i32 1" [top.cpp:28]   --->   Operation 166 'add' 'out_c' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln29_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31" [top.cpp:29]   --->   Operation 167 'partselect' 'lshr_ln29_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i28 %lshr_ln29_1" [top.cpp:29]   --->   Operation 168 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 169 [1/1] (2.73ns)   --->   "%mul_ln29 = mul i32 %zext_ln29_1, i32 %K_read" [top.cpp:29]   --->   Operation 169 'mul' 'mul_ln29' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 170 [1/1] (2.73ns)   --->   "%mul_ln29_2 = mul i32 %out_r, i32 %out_c" [top.cpp:29]   --->   Operation 170 'mul' 'mul_ln29_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 171 [1/1] (2.73ns)   --->   "%mul_ln30 = mul i32 %K_read, i32 %N_read" [top.cpp:30]   --->   Operation 171 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 172 [1/1] (2.73ns)   --->   "%mul_ln30_1 = mul i32 %out_r, i32 %K_read" [top.cpp:30]   --->   Operation 172 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 36> <Delay = 5.82>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [top.cpp:29]   --->   Operation 173 'partselect' 'lshr_ln' <Predicate = (mode_read)> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i28 %lshr_ln" [top.cpp:29]   --->   Operation 174 'zext' 'zext_ln29' <Predicate = (mode_read)> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (2.73ns)   --->   "%mul_ln29_1 = mul i32 %mul_ln29, i32 %zext_ln29" [top.cpp:29]   --->   Operation 175 'mul' 'mul_ln29_1' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 176 [1/1] (2.73ns)   --->   "%mul_ln29_3 = mul i32 %mul_ln29_2, i32 %K_read" [top.cpp:29]   --->   Operation 176 'mul' 'mul_ln29_3' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 177 [1/1] (2.73ns)   --->   "%num_a_sa = mul i32 %mul_ln29_3, i32 %mul_ln29_1" [top.cpp:29]   --->   Operation 177 'mul' 'num_a_sa' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 178 [1/1] (2.73ns)   --->   "%mul_ln30_2 = mul i32 %mul_ln30_1, i32 %mul_ln30" [top.cpp:30]   --->   Operation 178 'mul' 'mul_ln30_2' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 179 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln30_2, i32 4, i32 31" [top.cpp:30]   --->   Operation 179 'partselect' 'lshr_ln4' <Predicate = (mode_read)> <Delay = 0.00>
ST_72 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i28 %lshr_ln4" [top.cpp:30]   --->   Operation 180 'zext' 'zext_ln30' <Predicate = (mode_read)> <Delay = 0.00>
ST_72 : Operation 181 [1/1] (2.73ns)   --->   "%mul_ln30_3 = mul i32 %zext_ln30, i32 %M_read" [top.cpp:30]   --->   Operation 181 'mul' 'mul_ln30_3' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 182 [1/1] (0.00ns)   --->   "%num_w_in_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul_ln30_3, i32 2, i32 31" [top.cpp:30]   --->   Operation 182 'partselect' 'num_w_in_1' <Predicate = (mode_read)> <Delay = 0.00>
ST_72 : Operation 183 [1/1] (0.36ns)   --->   "%br_ln34 = br void %if.end" [top.cpp:34]   --->   Operation 183 'br' 'br_ln34' <Predicate = (mode_read)> <Delay = 0.36>
ST_72 : Operation 184 [1/1] (0.00ns)   --->   "%num_a_sa_2 = phi i32 %num_a_sa, void %if.then, i32 %zext_ln37, void %if.else"   --->   Operation 184 'phi' 'num_a_sa_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 185 [1/1] (0.00ns)   --->   "%num_w_sa = phi i30 %num_w_in_1, void %if.then, i30 %zext_ln18, void %if.else"   --->   Operation 185 'phi' 'num_w_sa' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 186 [1/1] (0.00ns)   --->   "%out_c_1 = phi i32 %out_c, void %if.then, i32 %N_read, void %if.else"   --->   Operation 186 'phi' 'out_c_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 187 [1/1] (0.00ns)   --->   "%out_r_1 = phi i32 %out_r, void %if.then, i32 0, void %if.else"   --->   Operation 187 'phi' 'out_r_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 188 [1/1] (0.00ns)   --->   "%mrv = insertvalue i156 <undef>, i30 %num_w_sa" [top.cpp:18]   --->   Operation 188 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i156 %mrv, i30 %num_w_sa" [top.cpp:18]   --->   Operation 189 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i156 %mrv_1, i32 %out_r_1" [top.cpp:18]   --->   Operation 190 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i156 %mrv_2, i32 %out_c_1" [top.cpp:18]   --->   Operation 191 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i156 %mrv_3, i32 %num_a_sa_2" [top.cpp:18]   --->   Operation 192 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i156 %mrv_4" [top.cpp:18]   --->   Operation 193 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.460ns
The critical path consists of the following:
	wire read operation ('M_read', top.cpp:25) on port 'M' (top.cpp:25) [10]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln37', top.cpp:37) [19]  (2.730 ns)
	'mul' operation 32 bit ('mul_ln37_1', top.cpp:37) [20]  (2.730 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.362ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('num_a_sa') with incoming values : ('zext_ln37', top.cpp:37) ('num_a_sa', top.cpp:29) [53]  (0.362 ns)

 <State 37>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 38>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 39>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 40>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 41>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 42>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 43>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 44>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 45>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 46>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 47>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 48>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 49>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 50>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 51>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 52>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 53>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 54>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 55>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 56>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 57>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 58>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 59>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 60>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 61>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 62>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 63>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 64>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 65>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 66>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 67>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 68>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 69>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 70>: 1.078ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)

 <State 71>: 4.601ns
The critical path consists of the following:
	'udiv' operation 32 bit ('udiv_ln27', top.cpp:27) [29]  (1.078 ns)
	'add' operation 32 bit ('out_r', top.cpp:27) [30]  (0.793 ns)
	'mul' operation 32 bit ('mul_ln29_2', top.cpp:29) [41]  (2.730 ns)

 <State 72>: 5.822ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln29_1', top.cpp:29) [40]  (2.730 ns)
	'mul' operation 32 bit ('num_a_sa', top.cpp:29) [43]  (2.730 ns)
	multiplexor before 'phi' operation 32 bit ('num_a_sa') with incoming values : ('zext_ln37', top.cpp:37) ('num_a_sa', top.cpp:29) [53]  (0.362 ns)
	'phi' operation 32 bit ('num_a_sa') with incoming values : ('zext_ln37', top.cpp:37) ('num_a_sa', top.cpp:29) [53]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
