{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530880839717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530880839717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 20:40:39 2018 " "Processing started: Fri Jul 06 20:40:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530880839717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880839717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shuzizhong -c shuzizhong " "Command: quartus_map --read_settings_files=on --write_settings_files=off shuzizhong -c shuzizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880839717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530880841862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530880841862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "szz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file szz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 szz-Behavioral " "Found design unit 1: szz-Behavioral" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877232 ""} { "Info" "ISGN_ENTITY_NAME" "1 szz " "Found entity 1: szz" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-mc " "Found design unit 1: counter-mc" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877278 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freq_div-Behavioral " "Found design unit 1: freq_div-Behavioral" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877341 ""} { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877388 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scanner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanner-Behavioral " "Found design unit 1: scanner-Behavioral" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877434 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "block2.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/shuzizhong/block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530880877497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "szz " "Elaborating entity \"szz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530880877684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secc szz.vhd(20) " "Verilog HDL or VHDL warning at szz.vhd(20): object \"secc\" assigned a value but never read" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530880877700 "|szz"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minc szz.vhd(20) " "Verilog HDL or VHDL warning at szz.vhd(20): object \"minc\" assigned a value but never read" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530880877700 "|szz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:u1\"" {  } { { "szz.vhd" "u1" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_counter_1KHz freq.vhd(32) " "VHDL Process Statement warning at freq.vhd(32): signal \"temp_counter_1KHz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 "|szz|freq_div:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_counter_1Hz freq.vhd(48) " "VHDL Process Statement warning at freq.vhd(48): signal \"temp_counter_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877778 "|szz|freq_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanner scanner:u2 " "Elaborating entity \"scanner\" for hierarchy \"scanner:u2\"" {  } { { "szz.vhd" "u2" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u3 " "Elaborating entity \"counter\" for hierarchy \"counter:u3\"" {  } { { "szz.vhd" "u3" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(24) " "VHDL Process Statement warning at counter.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(24) " "VHDL Process Statement warning at counter.vhd(24): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(25) " "VHDL Process Statement warning at counter.vhd(25): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(29) " "VHDL Process Statement warning at counter.vhd(29): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnt1 counter.vhd(51) " "VHDL Process Statement warning at counter.vhd(51): signal \"seccnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnt0 counter.vhd(52) " "VHDL Process Statement warning at counter.vhd(52): signal \"seccnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccarry counter.vhd(53) " "VHDL Process Statement warning at counter.vhd(53): signal \"seccarry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(58) " "VHDL Process Statement warning at counter.vhd(58): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(58) " "VHDL Process Statement warning at counter.vhd(58): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(59) " "VHDL Process Statement warning at counter.vhd(59): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(63) " "VHDL Process Statement warning at counter.vhd(63): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnt1 counter.vhd(85) " "VHDL Process Statement warning at counter.vhd(85): signal \"mincnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnt0 counter.vhd(86) " "VHDL Process Statement warning at counter.vhd(86): signal \"mincnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincarry counter.vhd(87) " "VHDL Process Statement warning at counter.vhd(87): signal \"mincarry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(92) " "VHDL Process Statement warning at counter.vhd(92): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(92) " "VHDL Process Statement warning at counter.vhd(92): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr counter.vhd(93) " "VHDL Process Statement warning at counter.vhd(93): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set counter.vhd(97) " "VHDL Process Statement warning at counter.vhd(97): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "houcnt1 counter.vhd(116) " "VHDL Process Statement warning at counter.vhd(116): signal \"houcnt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "houcnt0 counter.vhd(117) " "VHDL Process Statement warning at counter.vhd(117): signal \"houcnt0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877887 "|szz|counter:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u4 " "Elaborating entity \"display\" for hierarchy \"display:u4\"" {  } { { "szz.vhd" "u4" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig_temp display.vhd(32) " "VHDL Process Statement warning at display.vhd(32): signal \"dig_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig_temp display.vhd(19) " "VHDL Process Statement warning at display.vhd(19): inferring latch(es) for signal or variable \"dig_temp\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[0\] display.vhd(19) " "Inferred latch for \"dig_temp\[0\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[1\] display.vhd(19) " "Inferred latch for \"dig_temp\[1\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[2\] display.vhd(19) " "Inferred latch for \"dig_temp\[2\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig_temp\[3\] display.vhd(19) " "Inferred latch for \"dig_temp\[3\]\" at display.vhd(19)" {  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880877950 "|szz|display:u4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[0\] " "Latch display:u4\|dig_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[1\] " "Latch display:u4\|dig_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[2\] " "Latch display:u4\|dig_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display:u4\|dig_temp\[3\] " "Latch display:u4\|dig_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA scanner:u2\|led_sel\[5\] " "Ports D and ENA on the latch are fed by the same signal scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530880879263 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt1\[0\] counter:u3\|seccnt1\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt1\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt1\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt0\[0\] counter:u3\|mincnt0\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt0\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt0\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt1\[0\] counter:u3\|mincnt1\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt1\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt1\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt0\[0\] counter:u3\|seccnt0\[0\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt0\[0\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt0\[0\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt1\[2\] counter:u3\|seccnt1\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt1\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt1\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt1\[2\] counter:u3\|mincnt1\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt1\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt1\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|seccnt0\[2\] counter:u3\|seccnt0\[2\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|seccnt0\[2\]\" is converted into an equivalent circuit using register \"counter:u3\|seccnt0\[2\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|seccnt0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:u3\|mincnt0\[3\] counter:u3\|mincnt0\[3\]~_emulated counter:u3\|seccnt1\[0\]~1 " "Register \"counter:u3\|mincnt0\[3\]\" is converted into an equivalent circuit using register \"counter:u3\|mincnt0\[3\]~_emulated\" and latch \"counter:u3\|seccnt1\[0\]~1\"" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1530880879263 "|szz|counter:u3|mincnt0[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1530880879263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "speaker VCC " "Pin \"speaker\" is stuck at VCC" {  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530880879325 "|szz|speaker"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530880879325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530880879561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530880881327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530880881327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530880882218 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530880882218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530880882218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530880882218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 20:41:22 2018 " "Processing ended: Fri Jul 06 20:41:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530880882281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530880882281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1530880885152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530880885152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 20:41:23 2018 " "Processing started: Fri Jul 06 20:41:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530880885152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530880885152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shuzizhong -c shuzizhong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off shuzizhong -c shuzizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530880885152 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530880886908 ""}
{ "Info" "0" "" "Project  = shuzizhong" {  } {  } 0 0 "Project  = shuzizhong" 0 0 "Fitter" 0 0 1530880886908 ""}
{ "Info" "0" "" "Revision = shuzizhong" {  } {  } 0 0 "Revision = shuzizhong" 0 0 "Fitter" 0 0 1530880886908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1530880887142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530880887142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shuzizhong EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"shuzizhong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530880887205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530880887314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530880887314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530880887596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530880887627 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530880887986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530880887986 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1530880887986 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530880887986 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530880888017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530880888017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530880888017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530880888017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1530880888017 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530880888017 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530880888017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1530880888393 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1530880888674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shuzizhong.sdc " "Synopsys Design Constraints File file not found: 'shuzizhong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4\|Mux9~0  from: dataa  to: combout " "Cell: u4\|Mux9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530880888689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530880888689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "szz.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/szz.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:u1\|temp_counter_1KHz  " "Automatically promoted node freq_div:u1\|temp_counter_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanner:u2\|led_sel\[1\] " "Destination node scanner:u2\|led_sel\[1\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanner:u2\|led_sel\[2\] " "Destination node scanner:u2\|led_sel\[2\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanner:u2\|led_sel\[3\] " "Destination node scanner:u2\|led_sel\[3\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanner:u2\|led_sel\[4\] " "Destination node scanner:u2\|led_sel\[4\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scanner:u2\|led_sel\[5\] " "Destination node scanner:u2\|led_sel\[5\]" {  } { { "scanner.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/scanner.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:u1\|temp_counter_1KHz~0 " "Destination node freq_div:u1\|temp_counter_1KHz~0" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u3\|mincarry  " "Automatically promoted node counter:u3\|mincarry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u3\|mincarry~0 " "Destination node counter:u3\|mincarry~0" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u3\|seccarry  " "Automatically promoted node counter:u3\|seccarry " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u3\|seccarry~0 " "Destination node counter:u3\|seccarry~0" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div:u1\|temp_counter_1Hz  " "Automatically promoted node freq_div:u1\|temp_counter_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_div:u1\|temp_counter_1Hz~0 " "Destination node freq_div:u1\|temp_counter_1Hz~0" {  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "freq.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/freq.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display:u4\|Mux9~2  " "Automatically promoted node display:u4\|Mux9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "display.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/display.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u3\|process_0~2  " "Automatically promoted node counter:u3\|process_0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u3\|mincarry " "Destination node counter:u3\|mincarry" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:u3\|seccarry " "Destination node counter:u3\|seccarry" {  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:u3\|seccnt1\[0\]~0  " "Automatically promoted node counter:u3\|seccnt1\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1530880888736 ""}  } { { "counter.vhd" "" { Text "//Mac/Home/Desktop/WIN10/shuzizhong/counter.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530880888736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530880889096 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530880889111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530880889111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1530880889111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530880889111 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 2 15 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 2 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1530880889111 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1530880889111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530880889111 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1530880889111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1530880889111 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530880889111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530880889128 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530880889142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530880889955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530880890064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530880890095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530880891643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530880891643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530880891972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "//Mac/Home/Desktop/WIN10/shuzizhong/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1530880892731 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530880892731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1530880893684 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530880893684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530880893684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530880893857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530880893871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530880894074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530880894074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530880894371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530880894892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/WIN10/shuzizhong/output_files/shuzizhong.fit.smsg " "Generated suppressed messages file /Desktop/WIN10/shuzizhong/output_files/shuzizhong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530880895282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5266 " "Peak virtual memory: 5266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530880896035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 20:41:36 2018 " "Processing ended: Fri Jul 06 20:41:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530880896035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530880896035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530880896035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530880896035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530880898189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530880898189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 20:41:38 2018 " "Processing started: Fri Jul 06 20:41:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530880898189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530880898189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shuzizhong -c shuzizhong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shuzizhong -c shuzizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530880898189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1530880898697 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530880899228 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530880899244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530880899634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 20:41:39 2018 " "Processing ended: Fri Jul 06 20:41:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530880899634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530880899634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530880899634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530880899634 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530880900541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530880901759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530880901775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 20:41:41 2018 " "Processing started: Fri Jul 06 20:41:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530880901775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1530880901775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shuzizhong -c shuzizhong " "Command: quartus_sta shuzizhong -c shuzizhong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1530880901775 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1530880901978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1530880902415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1530880902415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902478 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1530880902681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shuzizhong.sdc " "Synopsys Design Constraints File file not found: 'shuzizhong.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1530880902744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902744 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div:u1\|temp_counter_1KHz freq_div:u1\|temp_counter_1KHz " "create_clock -period 1.000 -name freq_div:u1\|temp_counter_1KHz freq_div:u1\|temp_counter_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name scanner:u2\|led_sel\[0\] scanner:u2\|led_sel\[0\] " "create_clock -period 1.000 -name scanner:u2\|led_sel\[0\] scanner:u2\|led_sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:u3\|seccarry counter:u3\|seccarry " "create_clock -period 1.000 -name counter:u3\|seccarry counter:u3\|seccarry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div:u1\|temp_counter_1Hz freq_div:u1\|temp_counter_1Hz " "create_clock -period 1.000 -name freq_div:u1\|temp_counter_1Hz freq_div:u1\|temp_counter_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:u3\|mincarry counter:u3\|mincarry " "create_clock -period 1.000 -name counter:u3\|mincarry counter:u3\|mincarry" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530880902744 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4\|Mux9~0  from: datab  to: combout " "Cell: u4\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530880902744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1530880902744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1530880902744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530880902759 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1530880902759 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1530880902806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530880902869 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530880902869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.421 " "Worst-case setup slack is -3.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421             -42.211 clk_in  " "   -3.421             -42.211 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.135             -16.327 counter:u3\|seccarry  " "   -3.135             -16.327 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.124             -17.083 freq_div:u1\|temp_counter_1Hz  " "   -3.124             -17.083 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673              -9.437 scanner:u2\|led_sel\[0\]  " "   -2.673              -9.437 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.597             -23.191 freq_div:u1\|temp_counter_1KHz  " "   -2.597             -23.191 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837             -10.660 counter:u3\|mincarry  " "   -1.837             -10.660 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 scanner:u2\|led_sel\[0\]  " "    0.426               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 freq_div:u1\|temp_counter_1Hz  " "    0.453               0.000 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 freq_div:u1\|temp_counter_1KHz  " "    0.453               0.000 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 counter:u3\|mincarry  " "    0.454               0.000 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 counter:u3\|seccarry  " "    0.454               0.000 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 clk_in  " "    0.762               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880902900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880902900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 clk_in  " "   -3.000             -26.792 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 freq_div:u1\|temp_counter_1KHz  " "   -1.487             -29.740 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter:u3\|mincarry  " "   -1.487             -11.896 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter:u3\|seccarry  " "   -1.487             -11.896 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 freq_div:u1\|temp_counter_1Hz  " "   -1.487             -11.896 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 scanner:u2\|led_sel\[0\]  " "    0.251               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880902915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880902915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1530880903337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1530880903385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1530880903776 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4\|Mux9~0  from: datab  to: combout " "Cell: u4\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530880904041 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1530880904041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530880904041 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530880904073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530880904073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.175 " "Worst-case setup slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175             -38.125 clk_in  " "   -3.175             -38.125 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.897             -14.838 counter:u3\|seccarry  " "   -2.897             -14.838 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862             -15.381 freq_div:u1\|temp_counter_1Hz  " "   -2.862             -15.381 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772              -9.526 scanner:u2\|led_sel\[0\]  " "   -2.772              -9.526 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376             -19.075 freq_div:u1\|temp_counter_1KHz  " "   -2.376             -19.075 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.632              -9.346 counter:u3\|mincarry  " "   -1.632              -9.346 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 counter:u3\|seccarry  " "    0.382               0.000 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 freq_div:u1\|temp_counter_1KHz  " "    0.401               0.000 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 freq_div:u1\|temp_counter_1Hz  " "    0.402               0.000 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 counter:u3\|mincarry  " "    0.404               0.000 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 scanner:u2\|led_sel\[0\]  " "    0.588               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clk_in  " "    0.706               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880904135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880904151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.792 clk_in  " "   -3.000             -26.792 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 freq_div:u1\|temp_counter_1KHz  " "   -1.487             -29.740 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter:u3\|mincarry  " "   -1.487             -11.896 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 counter:u3\|seccarry  " "   -1.487             -11.896 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 freq_div:u1\|temp_counter_1Hz  " "   -1.487             -11.896 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 scanner:u2\|led_sel\[0\]  " "    0.082               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904166 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1530880904434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u4\|Mux9~0  from: datab  to: combout " "Cell: u4\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1530880904636 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1530880904636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1530880904636 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1530880904636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1530880904636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.917 " "Worst-case setup slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917              -8.042 clk_in  " "   -0.917              -8.042 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -2.413 counter:u3\|seccarry  " "   -0.784              -2.413 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751              -2.553 freq_div:u1\|temp_counter_1Hz  " "   -0.751              -2.553 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.704              -2.185 scanner:u2\|led_sel\[0\]  " "   -0.704              -2.185 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.579              -1.875 freq_div:u1\|temp_counter_1KHz  " "   -0.579              -1.875 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -0.404 counter:u3\|mincarry  " "   -0.190              -0.404 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 freq_div:u1\|temp_counter_1Hz  " "    0.145               0.000 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 counter:u3\|mincarry  " "    0.184               0.000 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 counter:u3\|seccarry  " "    0.185               0.000 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 freq_div:u1\|temp_counter_1KHz  " "    0.186               0.000 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 scanner:u2\|led_sel\[0\]  " "    0.190               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_in  " "    0.305               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880904729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1530880904776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.041 clk_in  " "   -3.000             -20.041 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 freq_div:u1\|temp_counter_1KHz  " "   -1.000             -20.000 freq_div:u1\|temp_counter_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 counter:u3\|mincarry  " "   -1.000              -8.000 counter:u3\|mincarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 counter:u3\|seccarry  " "   -1.000              -8.000 counter:u3\|seccarry " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 freq_div:u1\|temp_counter_1Hz  " "   -1.000              -8.000 freq_div:u1\|temp_counter_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 scanner:u2\|led_sel\[0\]  " "    0.250               0.000 scanner:u2\|led_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530880904808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1530880904808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1530880905667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1530880905667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530880905885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 06 20:41:45 2018 " "Processing ended: Fri Jul 06 20:41:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530880905885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530880905885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530880905885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1530880905885 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus Prime Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1530880907167 ""}
