--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17679 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.614ns.
--------------------------------------------------------------------------------
Slack:                  11.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.746 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y59.SR      net (fanout=5)        0.796   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y59.CLK     Tsrck                 0.429   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (1.264ns logic, 7.240ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.493ns (Levels of Logic = 1)
  Clock Path Skew:      -0.075ns (0.746 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y59.SR      net (fanout=5)        0.796   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y59.CLK     Tsrck                 0.418   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (1.253ns logic, 7.240ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.743 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y58.SR      net (fanout=5)        0.767   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y58.CLK     Tsrck                 0.429   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (1.264ns logic, 7.211ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.743 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y58.SR      net (fanout=5)        0.767   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y58.CLK     Tsrck                 0.418   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (1.253ns logic, 7.211ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  11.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.743 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y58.SR      net (fanout=5)        0.767   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y58.CLK     Tsrck                 0.395   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (1.230ns logic, 7.211ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  11.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.743 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y58.SR      net (fanout=5)        0.767   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y58.CLK     Tsrck                 0.381   M_ctr_q_15
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.427ns (1.216ns logic, 7.211ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  11.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X3Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X3Y50.CLK      Tceck                 0.408   random/M_w_q[19]
                                                       random/M_w_q_18
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (1.238ns logic, 7.175ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  11.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X3Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X3Y50.CLK      Tceck                 0.390   random/M_w_q[19]
                                                       random/M_w_q_17
    -------------------------------------------------  ---------------------------
    Total                                      8.395ns (1.220ns logic, 7.175ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  11.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X3Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X3Y50.CLK      Tceck                 0.382   random/M_w_q[19]
                                                       random/M_w_q_19
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (1.212ns logic, 7.175ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  11.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X3Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X3Y50.CLK      Tceck                 0.365   random/M_w_q[19]
                                                       random/M_w_q_16
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.195ns logic, 7.175ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  11.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.738 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y55.SR      net (fanout=5)        0.602   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y55.CLK     Tsrck                 0.429   M_ctr_q_3
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (1.264ns logic, 7.046ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  11.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.738 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y55.SR      net (fanout=5)        0.602   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y55.CLK     Tsrck                 0.418   M_ctr_q_3
                                                       seg/ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.299ns (1.253ns logic, 7.046ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  11.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.298ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.739 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y56.SR      net (fanout=5)        0.590   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y56.CLK     Tsrck                 0.429   M_ctr_q_7
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.298ns (1.264ns logic, 7.034ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  11.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.741 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y57.SR      net (fanout=5)        0.583   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y57.CLK     Tsrck                 0.429   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.291ns (1.264ns logic, 7.027ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  11.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.739 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y56.SR      net (fanout=5)        0.590   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y56.CLK     Tsrck                 0.418   M_ctr_q_7
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.287ns (1.253ns logic, 7.034ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  11.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.741 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y57.SR      net (fanout=5)        0.583   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y57.CLK     Tsrck                 0.418   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.280ns (1.253ns logic, 7.027ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.738 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y55.SR      net (fanout=5)        0.602   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y55.CLK     Tsrck                 0.395   M_ctr_q_3
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (1.230ns logic, 7.046ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.739 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y56.SR      net (fanout=5)        0.590   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y56.CLK     Tsrck                 0.395   M_ctr_q_7
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (1.230ns logic, 7.034ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (0.738 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y55.SR      net (fanout=5)        0.602   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y55.CLK     Tsrck                 0.381   M_ctr_q_3
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.262ns (1.216ns logic, 7.046ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  11.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X2Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X2Y50.CLK      Tceck                 0.314   random/M_w_q[24]
                                                       random/M_w_q_25
    -------------------------------------------------  ---------------------------
    Total                                      8.319ns (1.144ns logic, 7.175ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  11.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.257ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.741 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y57.SR      net (fanout=5)        0.583   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y57.CLK     Tsrck                 0.395   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.257ns (1.230ns logic, 7.027ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  11.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.739 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y56.SR      net (fanout=5)        0.590   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y56.CLK     Tsrck                 0.381   M_ctr_q_7
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.250ns (1.216ns logic, 7.034ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  11.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.741 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y56.A4      net (fanout=147)      6.444   M_reset_cond_out
    SLICE_X15Y56.A       Tilo                  0.259   seg/ctr/GND_9_o_GND_9_o_equal_2_o_02
                                                       seg/ctr/GND_9_o_GND_9_o_equal_2_o_04
    SLICE_X14Y57.SR      net (fanout=5)        0.583   seg/ctr/GND_9_o_GND_9_o_equal_2_o_0
    SLICE_X14Y57.CLK     Tsrck                 0.381   M_ctr_q_11
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.243ns (1.216ns logic, 7.027ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack:                  11.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X2Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X2Y50.CLK      Tceck                 0.289   random/M_w_q[24]
                                                       random/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (1.119ns logic, 7.175ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  11.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.789 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X4Y49.CE       net (fanout=11)       2.326   random/_n0042_inv
    SLICE_X4Y49.CLK      Tceck                 0.313   random/M_w_q[30]
                                                       random/M_w_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.274ns (1.143ns logic, 7.131ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  11.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.796 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X2Y50.CE       net (fanout=11)       2.370   random/_n0042_inv
    SLICE_X2Y50.CLK      Tceck                 0.271   random/M_w_q[24]
                                                       random/M_w_q_26
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (1.101ns logic, 7.175ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  11.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.789 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X4Y49.CE       net (fanout=11)       2.326   random/_n0042_inv
    SLICE_X4Y49.CLK      Tceck                 0.269   random/M_w_q[30]
                                                       random/M_w_q_29
    -------------------------------------------------  ---------------------------
    Total                                      8.230ns (1.099ns logic, 7.131ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  11.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.789 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X4Y49.CE       net (fanout=11)       2.326   random/_n0042_inv
    SLICE_X4Y49.CLK      Tceck                 0.266   random/M_w_q[30]
                                                       random/M_w_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (1.096ns logic, 7.131ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  11.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_delay_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.756 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_delay_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X23Y44.D4      net (fanout=147)      5.829   M_reset_cond_out
    SLICE_X23Y44.DMUX    Tilo                  0.337   _n05541
                                                       Mcount_M_delay_q_val281
    SLICE_X22Y48.SR      net (fanout=7)        1.032   Mcount_M_delay_q_val
    SLICE_X22Y48.CLK     Tsrck                 0.418   M_delay_q[24]
                                                       M_delay_q_24
    -------------------------------------------------  ---------------------------
    Total                                      8.192ns (1.331ns logic, 6.861ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  11.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          random/M_w_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.789 - 0.821)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to random/M_w_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y2.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y42.D2       net (fanout=147)      4.805   M_reset_cond_out
    SLICE_X8Y42.D        Tilo                  0.254   M_random_num[2]
                                                       random/_n0042_inv1
    SLICE_X4Y49.CE       net (fanout=11)       2.326   random/_n0042_inv
    SLICE_X4Y49.CLK      Tceck                 0.253   random/M_w_q[30]
                                                       random/M_w_q_28
    -------------------------------------------------  ---------------------------
    Total                                      8.214ns (1.083ns logic, 7.131ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditioner2/M_sync_out/CLK
  Logical resource: button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_conditioner2/M_sync_out/CLK
  Logical resource: button_conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y2.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_x_q[12]/CLK
  Logical resource: random/M_x_q_31/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: random/M_x_q[12]/SR
  Logical resource: random/M_x_q_31/SR
  Location pin: SLICE_X0Y40.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_x_q[12]/CLK
  Logical resource: random/M_x_q_12/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[6]/CLK
  Logical resource: M_randomseed_q_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[6]/CLK
  Logical resource: M_randomseed_q_4/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[6]/CLK
  Logical resource: M_randomseed_q_5/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[6]/CLK
  Logical resource: M_randomseed_q_6/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[10]/CLK
  Logical resource: M_randomseed_q_7/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[10]/CLK
  Logical resource: M_randomseed_q_8/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[10]/CLK
  Logical resource: M_randomseed_q_9/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_randomseed_q[10]/CLK
  Logical resource: M_randomseed_q_10/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_y_q[4]/CLK
  Logical resource: random/M_z_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_y_q[4]/CLK
  Logical resource: random/M_z_q_4/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_y_q[4]/CLK
  Logical resource: random/M_y_q_3/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: random/M_y_q[4]/CLK
  Logical resource: random/M_y_q_4/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.614|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17679 paths, 0 nets, and 2160 connections

Design statistics:
   Minimum period:   8.614ns{1}   (Maximum frequency: 116.090MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 00:01:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 229 MB



