Analysis & Synthesis report for nco_sin_gen
Thu Dec 20 16:13:31 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated
 13. Parameter Settings for User Entity Instance: Top-level Entity: |nco_sin_gen
 14. Parameter Settings for User Entity Instance: my_pll:my_pll_inst|altpll:altpll_component
 15. Parameter Settings for Inferred Entity Instance: altsyncram:sine_rom_rtl_0
 16. altpll Parameter Settings by Entity Instance
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Thu Dec 20 16:13:31 2018           ;
; Quartus Prime Version             ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                     ; nco_sin_gen                                     ;
; Top-level Entity Name             ; nco_sin_gen                                     ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 29                                              ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 12                                              ;
; Total registers                   ; 12                                              ;
; Total pins                        ; 20                                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 917,504                                         ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 1                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP4SGX230KF40C2    ;                    ;
; Top-level entity name                                                           ; nco_sin_gen        ; nco_sin_gen        ;
; Family name                                                                     ; Stratix IV         ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+
; nco_sin_gen.v                                    ; yes             ; User Verilog HDL File                                 ; E:/fpga/labs/nco_sin_gen/nco_sin_gen.v                                    ;         ;
; my_pll.v                                         ; yes             ; User Wizard-Generated File                            ; E:/fpga/labs/nco_sin_gen/my_pll.v                                         ;         ;
; sine_rom.hex                                     ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; E:/fpga/labs/nco_sin_gen/sine_rom.hex                                     ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/my_pll_altpll.v                               ; yes             ; Auto-Generated Megafunction                           ; E:/fpga/labs/nco_sin_gen/db/my_pll_altpll.v                               ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_92i1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf                           ;         ;
; db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/fpga/labs/nco_sin_gen/db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif ;         ;
; db/decode_c5a.tdf                                ; yes             ; Auto-Generated Megafunction                           ; E:/fpga/labs/nco_sin_gen/db/decode_c5a.tdf                                ;         ;
; db/mux_ilb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/fpga/labs/nco_sin_gen/db/mux_ilb.tdf                                   ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+-----------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                                    ;
+-----------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 29                                                                                       ;
;     -- Combinational ALUTs                    ; 29                                                                                       ;
;     -- Memory ALUTs                           ; 0                                                                                        ;
;     -- LUT_REGs                               ; 0                                                                                        ;
; Dedicated logic registers                     ; 12                                                                                       ;
;                                               ;                                                                                          ;
; Estimated ALUTs Unavailable                   ; 13                                                                                       ;
;     -- Due to unpartnered combinational logic ; 13                                                                                       ;
;     -- Due to Memory ALUTs                    ; 0                                                                                        ;
;                                               ;                                                                                          ;
; Total combinational functions                 ; 29                                                                                       ;
; Combinational ALUT usage by number of inputs  ;                                                                                          ;
;     -- 7 input functions                      ; 0                                                                                        ;
;     -- 6 input functions                      ; 14                                                                                       ;
;     -- 5 input functions                      ; 0                                                                                        ;
;     -- 4 input functions                      ; 0                                                                                        ;
;     -- <=3 input functions                    ; 15                                                                                       ;
;                                               ;                                                                                          ;
; Combinational ALUTs by mode                   ;                                                                                          ;
;     -- normal mode                            ; 19                                                                                       ;
;     -- extended LUT mode                      ; 0                                                                                        ;
;     -- arithmetic mode                        ; 10                                                                                       ;
;     -- shared arithmetic mode                 ; 0                                                                                        ;
;                                               ;                                                                                          ;
; Estimated ALUT/register pairs used            ; 44                                                                                       ;
;                                               ;                                                                                          ;
; Total registers                               ; 12                                                                                       ;
;     -- Dedicated logic registers              ; 12                                                                                       ;
;     -- I/O registers                          ; 0                                                                                        ;
;     -- LUT_REGs                               ; 0                                                                                        ;
;                                               ;                                                                                          ;
;                                               ;                                                                                          ;
; I/O pins                                      ; 20                                                                                       ;
; Total MLAB memory bits                        ; 0                                                                                        ;
; Total block memory bits                       ; 917504                                                                                   ;
;                                               ;                                                                                          ;
; DSP block 18-bit elements                     ; 0                                                                                        ;
;                                               ;                                                                                          ;
; Total PLLs                                    ; 1                                                                                        ;
;     -- PLLs                                   ; 1                                                                                        ;
;                                               ;                                                                                          ;
; Maximum fan-out node                          ; my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                               ; 70                                                                                       ;
; Total fan-out                                 ; 792                                                                                      ;
; Average fan-out                               ; 5.74                                                                                     ;
+-----------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name     ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; |nco_sin_gen                            ; 29 (11)             ; 12 (10)                   ; 917504            ; 0            ; 0       ; 0         ; 0         ; 0         ; 20   ; 0            ; |nco_sin_gen                                                                                 ; nco_sin_gen     ; work         ;
;    |altsyncram:sine_rom_rtl_0|          ; 18 (0)              ; 2 (0)                     ; 917504            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|altsyncram:sine_rom_rtl_0                                                       ; altsyncram      ; work         ;
;       |altsyncram_92i1:auto_generated|  ; 18 (0)              ; 2 (2)                     ; 917504            ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated                        ; altsyncram_92i1 ; work         ;
;          |decode_c5a:rden_decode|       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|decode_c5a:rden_decode ; decode_c5a      ; work         ;
;          |mux_ilb:mux2|                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|mux_ilb:mux2           ; mux_ilb         ; work         ;
;    |my_pll:my_pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|my_pll:my_pll_inst                                                              ; my_pll          ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|my_pll:my_pll_inst|altpll:altpll_component                                      ; altpll          ; work         ;
;          |my_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |nco_sin_gen|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated         ; my_pll_altpll   ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+---------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; Name                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                              ;
+---------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+
; altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif ;
+---------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |nco_sin_gen|my_pll:my_pll_inst ; my_pll.v        ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+-----------------+----------------+-----------+
; Register Name   ; Megafunction   ; Type      ;
+-----------------+----------------+-----------+
; dac_in[0]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[1]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[2]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[3]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[4]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[5]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[6]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[7]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[8]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[9]~reg0  ; sine_rom_rtl_0 ; RAM       ;
; dac_in[10]~reg0 ; sine_rom_rtl_0 ; RAM       ;
; dac_in[11]~reg0 ; sine_rom_rtl_0 ; RAM       ;
; dac_in[12]~reg0 ; sine_rom_rtl_0 ; RAM       ;
; dac_in[13]~reg0 ; sine_rom_rtl_0 ; RAM       ;
+-----------------+----------------+-----------+


+---------------------------------------------------------------------------------+
; Source assignments for altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------+
; Assignment                      ; Value              ; From ; To                ;
+---------------------------------+--------------------+------+-------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                 ;
+---------------------------------+--------------------+------+-------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |nco_sin_gen ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH_ADDR     ; 16    ; Signed Integer                                     ;
; HEIGHT_ADDR    ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:my_pll_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 4                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 10                       ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Stratix IV               ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:sine_rom_rtl_0                             ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 16                                               ; Untyped        ;
; WIDTHAD_A                          ; 16                                               ; Untyped        ;
; NUMWORDS_A                         ; 65536                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Stratix IV                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_92i1                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; my_pll:my_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                      ;
+-------------------------------------------+---------------------------+
; Name                                      ; Value                     ;
+-------------------------------------------+---------------------------+
; Number of entity instances                ; 1                         ;
; Entity Instance                           ; altsyncram:sine_rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                       ;
;     -- WIDTH_A                            ; 16                        ;
;     -- NUMWORDS_A                         ; 65536                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED              ;
;     -- WIDTH_B                            ; 1                         ;
;     -- NUMWORDS_B                         ; 1                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ;
+-------------------------------------------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; stratixiv_ff          ; 12                          ;
;     plain             ; 12                          ;
; stratixiv_lcell_comb  ; 30                          ;
;     arith             ; 10                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 4                           ;
;     normal            ; 20                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         6 data inputs ; 14                          ;
; stratixiv_pll         ; 1                           ;
; stratixiv_ram_block   ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 1.90                        ;
; Average LUT depth     ; 1.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Dec 20 16:10:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nco_sin_gen -c nco_sin_gen
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nco_sin_gen.v
    Info (12023): Found entity 1: nco_sin_gen File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_pll.v
    Info (12023): Found entity 1: my_pll File: E:/fpga/labs/nco_sin_gen/my_pll.v Line: 39
Info (12127): Elaborating entity "nco_sin_gen" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at nco_sin_gen.v(25): truncated value with size 16 to match size of target (14) File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 25
Warning (10030): Net "sine_rom.data_a" at nco_sin_gen.v(10) has no driver or initial value, using a default initial value '0' File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 10
Warning (10030): Net "sine_rom.waddr_a" at nco_sin_gen.v(10) has no driver or initial value, using a default initial value '0' File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 10
Warning (10030): Net "cnt[21..16]" at nco_sin_gen.v(12) has no driver or initial value, using a default initial value '0' File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 12
Warning (10030): Net "sine_rom.we_a" at nco_sin_gen.v(10) has no driver or initial value, using a default initial value '0' File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 10
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:my_pll_inst" File: E:/fpga/labs/nco_sin_gen/nco_sin_gen.v Line: 16
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:my_pll_inst|altpll:altpll_component" File: E:/fpga/labs/nco_sin_gen/my_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "my_pll:my_pll_inst|altpll:altpll_component" File: E:/fpga/labs/nco_sin_gen/my_pll.v Line: 90
Info (12133): Instantiated megafunction "my_pll:my_pll_inst|altpll:altpll_component" with the following parameter: File: E:/fpga/labs/nco_sin_gen/my_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll File: E:/fpga/labs/nco_sin_gen/db/my_pll_altpll.v Line: 29
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (276026): Inferred RAM node "sine_rom_rtl_0" from synchronous design logic.  The RAM node maps into an M-RAM that powers up into an unknown state
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sine_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:sine_rom_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:sine_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/nco_sin_gen.ram0_nco_sin_gen_dedb6e1b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf
    Info (12023): Found entity 1: altsyncram_92i1 File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c5a.tdf
    Info (12023): Found entity 1: decode_c5a File: E:/fpga/labs/nco_sin_gen/db/decode_c5a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilb.tdf
    Info (12023): Found entity 1: mux_ilb File: E:/fpga/labs/nco_sin_gen/db/mux_ilb.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a14" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 335
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a15" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 356
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a30" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 671
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a31" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 692
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a46" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 1007
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a47" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 1028
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a62" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 1343
        Warning (14320): Synthesized away node "altsyncram:sine_rom_rtl_0|altsyncram_92i1:auto_generated|ram_block1a63" File: E:/fpga/labs/nco_sin_gen/db/altsyncram_92i1.tdf Line: 1364
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 108 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 31 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4997 megabytes
    Info: Processing ended: Thu Dec 20 16:13:32 2018
    Info: Elapsed time: 00:02:37
    Info: Total CPU time (on all processors): 00:03:00


