{
  "module_name": "mediatek,mt8188-clk.h",
  "hash_id": "b681ba17c965b4dbc402892ce18498f98a711aeece7a5c469fb5e2f731992040",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mediatek,mt8188-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT8188_H\n#define _DT_BINDINGS_CLK_MT8188_H\n\n \n#define CLK_TOP_AXI\t\t\t\t0\n#define CLK_TOP_SPM\t\t\t\t1\n#define CLK_TOP_SCP\t\t\t\t2\n#define CLK_TOP_BUS_AXIMEM\t\t\t3\n#define CLK_TOP_VPP\t\t\t\t4\n#define CLK_TOP_ETHDR\t\t\t\t5\n#define CLK_TOP_IPE\t\t\t\t6\n#define CLK_TOP_CAM\t\t\t\t7\n#define CLK_TOP_CCU\t\t\t\t8\n#define CLK_TOP_CCU_AHB\t\t\t\t9\n#define CLK_TOP_IMG\t\t\t\t10\n#define CLK_TOP_CAMTM\t\t\t\t11\n#define CLK_TOP_DSP\t\t\t\t12\n#define CLK_TOP_DSP1\t\t\t\t13\n#define CLK_TOP_DSP2\t\t\t\t14\n#define CLK_TOP_DSP3\t\t\t\t15\n#define CLK_TOP_DSP4\t\t\t\t16\n#define CLK_TOP_DSP5\t\t\t\t17\n#define CLK_TOP_DSP6\t\t\t\t18\n#define CLK_TOP_DSP7\t\t\t\t19\n#define CLK_TOP_MFG_CORE_TMP\t\t\t20\n#define CLK_TOP_CAMTG\t\t\t\t21\n#define CLK_TOP_CAMTG2\t\t\t\t22\n#define CLK_TOP_CAMTG3\t\t\t\t23\n#define CLK_TOP_UART\t\t\t\t24\n#define CLK_TOP_SPI\t\t\t\t25\n#define CLK_TOP_MSDC50_0_HCLK\t\t\t26\n#define CLK_TOP_MSDC50_0\t\t\t27\n#define CLK_TOP_MSDC30_1\t\t\t28\n#define CLK_TOP_MSDC30_2\t\t\t29\n#define CLK_TOP_INTDIR\t\t\t\t30\n#define CLK_TOP_AUD_INTBUS\t\t\t31\n#define CLK_TOP_AUDIO_H\t\t\t\t32\n#define CLK_TOP_PWRAP_ULPOSC\t\t\t33\n#define CLK_TOP_ATB\t\t\t\t34\n#define CLK_TOP_SSPM\t\t\t\t35\n#define CLK_TOP_DP\t\t\t\t36\n#define CLK_TOP_EDP\t\t\t\t37\n#define CLK_TOP_DPI\t\t\t\t38\n#define CLK_TOP_DISP_PWM0\t\t\t39\n#define CLK_TOP_DISP_PWM1\t\t\t40\n#define CLK_TOP_USB_TOP\t\t\t\t41\n#define CLK_TOP_SSUSB_XHCI\t\t\t42\n#define CLK_TOP_USB_TOP_2P\t\t\t43\n#define CLK_TOP_SSUSB_XHCI_2P\t\t\t44\n#define CLK_TOP_USB_TOP_3P\t\t\t45\n#define CLK_TOP_SSUSB_XHCI_3P\t\t\t46\n#define CLK_TOP_I2C\t\t\t\t47\n#define CLK_TOP_SENINF\t\t\t\t48\n#define CLK_TOP_SENINF1\t\t\t\t49\n#define CLK_TOP_GCPU\t\t\t\t50\n#define CLK_TOP_VENC\t\t\t\t51\n#define CLK_TOP_VDEC\t\t\t\t52\n#define CLK_TOP_PWM\t\t\t\t53\n#define CLK_TOP_MCUPM\t\t\t\t54\n#define CLK_TOP_SPMI_P_MST\t\t\t55\n#define CLK_TOP_SPMI_M_MST\t\t\t56\n#define CLK_TOP_DVFSRC\t\t\t\t57\n#define CLK_TOP_TL\t\t\t\t58\n#define CLK_TOP_AES_MSDCFDE\t\t\t59\n#define CLK_TOP_DSI_OCC\t\t\t\t60\n#define CLK_TOP_WPE_VPP\t\t\t\t61\n#define CLK_TOP_HDCP\t\t\t\t62\n#define CLK_TOP_HDCP_24M\t\t\t63\n#define CLK_TOP_HDMI_APB\t\t\t64\n#define CLK_TOP_SNPS_ETH_250M\t\t\t65\n#define CLK_TOP_SNPS_ETH_62P4M_PTP\t\t66\n#define CLK_TOP_SNPS_ETH_50M_RMII\t\t67\n#define CLK_TOP_ADSP\t\t\t\t68\n#define CLK_TOP_AUDIO_LOCAL_BUS\t\t\t69\n#define CLK_TOP_ASM_H\t\t\t\t70\n#define CLK_TOP_ASM_L\t\t\t\t71\n#define CLK_TOP_APLL1\t\t\t\t72\n#define CLK_TOP_APLL2\t\t\t\t73\n#define CLK_TOP_APLL3\t\t\t\t74\n#define CLK_TOP_APLL4\t\t\t\t75\n#define CLK_TOP_APLL5\t\t\t\t76\n#define CLK_TOP_I2SO1\t\t\t\t77\n#define CLK_TOP_I2SO2\t\t\t\t78\n#define CLK_TOP_I2SI1\t\t\t\t79\n#define CLK_TOP_I2SI2\t\t\t\t80\n#define CLK_TOP_DPTX\t\t\t\t81\n#define CLK_TOP_AUD_IEC\t\t\t\t82\n#define CLK_TOP_A1SYS_HP\t\t\t83\n#define CLK_TOP_A2SYS\t\t\t\t84\n#define CLK_TOP_A3SYS\t\t\t\t85\n#define CLK_TOP_A4SYS\t\t\t\t86\n#define CLK_TOP_ECC\t\t\t\t87\n#define CLK_TOP_SPINOR\t\t\t\t88\n#define CLK_TOP_ULPOSC\t\t\t\t89\n#define CLK_TOP_SRCK\t\t\t\t90\n#define CLK_TOP_MFG_CK_FAST_REF\t\t\t91\n#define CLK_TOP_MAINPLL_D3\t\t\t92\n#define CLK_TOP_MAINPLL_D4\t\t\t93\n#define CLK_TOP_MAINPLL_D4_D2\t\t\t94\n#define CLK_TOP_MAINPLL_D4_D4\t\t\t95\n#define CLK_TOP_MAINPLL_D4_D8\t\t\t96\n#define CLK_TOP_MAINPLL_D5\t\t\t97\n#define CLK_TOP_MAINPLL_D5_D2\t\t\t98\n#define CLK_TOP_MAINPLL_D5_D4\t\t\t99\n#define CLK_TOP_MAINPLL_D5_D8\t\t\t100\n#define CLK_TOP_MAINPLL_D6\t\t\t101\n#define CLK_TOP_MAINPLL_D6_D2\t\t\t102\n#define CLK_TOP_MAINPLL_D6_D4\t\t\t103\n#define CLK_TOP_MAINPLL_D6_D8\t\t\t104\n#define CLK_TOP_MAINPLL_D7\t\t\t105\n#define CLK_TOP_MAINPLL_D7_D2\t\t\t106\n#define CLK_TOP_MAINPLL_D7_D4\t\t\t107\n#define CLK_TOP_MAINPLL_D7_D8\t\t\t108\n#define CLK_TOP_MAINPLL_D9\t\t\t109\n#define CLK_TOP_UNIVPLL_D2\t\t\t110\n#define CLK_TOP_UNIVPLL_D3\t\t\t111\n#define CLK_TOP_UNIVPLL_D4\t\t\t112\n#define CLK_TOP_UNIVPLL_D4_D2\t\t\t113\n#define CLK_TOP_UNIVPLL_D4_D4\t\t\t114\n#define CLK_TOP_UNIVPLL_D4_D8\t\t\t115\n#define CLK_TOP_UNIVPLL_D5\t\t\t116\n#define CLK_TOP_UNIVPLL_D5_D2\t\t\t117\n#define CLK_TOP_UNIVPLL_D5_D4\t\t\t118\n#define CLK_TOP_UNIVPLL_D5_D8\t\t\t119\n#define CLK_TOP_UNIVPLL_D6\t\t\t120\n#define CLK_TOP_UNIVPLL_D6_D2\t\t\t121\n#define CLK_TOP_UNIVPLL_D6_D4\t\t\t122\n#define CLK_TOP_UNIVPLL_D6_D8\t\t\t123\n#define CLK_TOP_UNIVPLL_D7\t\t\t124\n#define CLK_TOP_UNIVPLL_192M\t\t\t125\n#define CLK_TOP_UNIVPLL_192M_D4\t\t\t126\n#define CLK_TOP_UNIVPLL_192M_D8\t\t\t127\n#define CLK_TOP_UNIVPLL_192M_D10\t\t128\n#define CLK_TOP_UNIVPLL_192M_D16\t\t129\n#define CLK_TOP_UNIVPLL_192M_D32\t\t130\n#define CLK_TOP_APLL1_D3\t\t\t131\n#define CLK_TOP_APLL1_D4\t\t\t132\n#define CLK_TOP_APLL2_D3\t\t\t133\n#define CLK_TOP_APLL2_D4\t\t\t134\n#define CLK_TOP_APLL3_D4\t\t\t135\n#define CLK_TOP_APLL4_D4\t\t\t136\n#define CLK_TOP_APLL5_D4\t\t\t137\n#define CLK_TOP_MMPLL_D4\t\t\t138\n#define CLK_TOP_MMPLL_D4_D2\t\t\t139\n#define CLK_TOP_MMPLL_D5\t\t\t140\n#define CLK_TOP_MMPLL_D5_D2\t\t\t141\n#define CLK_TOP_MMPLL_D5_D4\t\t\t142\n#define CLK_TOP_MMPLL_D6\t\t\t143\n#define CLK_TOP_MMPLL_D6_D2\t\t\t144\n#define CLK_TOP_MMPLL_D7\t\t\t145\n#define CLK_TOP_MMPLL_D9\t\t\t146\n#define CLK_TOP_TVDPLL1\t\t\t\t147\n#define CLK_TOP_TVDPLL1_D2\t\t\t148\n#define CLK_TOP_TVDPLL1_D4\t\t\t149\n#define CLK_TOP_TVDPLL1_D8\t\t\t150\n#define CLK_TOP_TVDPLL1_D16\t\t\t151\n#define CLK_TOP_TVDPLL2\t\t\t\t152\n#define CLK_TOP_TVDPLL2_D2\t\t\t153\n#define CLK_TOP_TVDPLL2_D4\t\t\t154\n#define CLK_TOP_TVDPLL2_D8\t\t\t155\n#define CLK_TOP_TVDPLL2_D16\t\t\t156\n#define CLK_TOP_MSDCPLL_D2\t\t\t157\n#define CLK_TOP_MSDCPLL_D16\t\t\t158\n#define CLK_TOP_ETHPLL\t\t\t\t159\n#define CLK_TOP_ETHPLL_D2\t\t\t160\n#define CLK_TOP_ETHPLL_D4\t\t\t161\n#define CLK_TOP_ETHPLL_D8\t\t\t162\n#define CLK_TOP_ETHPLL_D10\t\t\t163\n#define CLK_TOP_ADSPPLL_D2\t\t\t164\n#define CLK_TOP_ADSPPLL_D4\t\t\t165\n#define CLK_TOP_ADSPPLL_D8\t\t\t166\n#define CLK_TOP_ULPOSC1\t\t\t\t167\n#define CLK_TOP_ULPOSC1_D2\t\t\t168\n#define CLK_TOP_ULPOSC1_D4\t\t\t169\n#define CLK_TOP_ULPOSC1_D8\t\t\t170\n#define CLK_TOP_ULPOSC1_D7\t\t\t171\n#define CLK_TOP_ULPOSC1_D10\t\t\t172\n#define CLK_TOP_ULPOSC1_D16\t\t\t173\n#define CLK_TOP_MPHONE_SLAVE_BCK\t\t174\n#define CLK_TOP_PAD_FPC\t\t\t\t175\n#define CLK_TOP_466M_FMEM\t\t\t176\n#define CLK_TOP_PEXTP_PIPE\t\t\t177\n#define CLK_TOP_DSI_PHY\t\t\t\t178\n#define CLK_TOP_APLL12_CK_DIV0\t\t\t179\n#define CLK_TOP_APLL12_CK_DIV1\t\t\t180\n#define CLK_TOP_APLL12_CK_DIV2\t\t\t181\n#define CLK_TOP_APLL12_CK_DIV3\t\t\t182\n#define CLK_TOP_APLL12_CK_DIV4\t\t\t183\n#define CLK_TOP_APLL12_CK_DIV9\t\t\t184\n#define CLK_TOP_CFGREG_CLOCK_EN_VPP0\t\t185\n#define CLK_TOP_CFGREG_CLOCK_EN_VPP1\t\t186\n#define CLK_TOP_CFGREG_CLOCK_EN_VDO0\t\t187\n#define CLK_TOP_CFGREG_CLOCK_EN_VDO1\t\t188\n#define CLK_TOP_CFGREG_CLOCK_ISP_AXI_GALS\t189\n#define CLK_TOP_CFGREG_F26M_VPP0\t\t190\n#define CLK_TOP_CFGREG_F26M_VPP1\t\t191\n#define CLK_TOP_CFGREG_F26M_VDO0\t\t192\n#define CLK_TOP_CFGREG_F26M_VDO1\t\t193\n#define CLK_TOP_CFGREG_AUD_F26M_AUD\t\t194\n#define CLK_TOP_CFGREG_UNIPLL_SES\t\t195\n#define CLK_TOP_CFGREG_F_PCIE_PHY_REF\t\t196\n#define CLK_TOP_SSUSB_TOP_REF\t\t\t197\n#define CLK_TOP_SSUSB_PHY_REF\t\t\t198\n#define CLK_TOP_SSUSB_TOP_P1_REF\t\t199\n#define CLK_TOP_SSUSB_PHY_P1_REF\t\t200\n#define CLK_TOP_SSUSB_TOP_P2_REF\t\t201\n#define CLK_TOP_SSUSB_PHY_P2_REF\t\t202\n#define CLK_TOP_SSUSB_TOP_P3_REF\t\t203\n#define CLK_TOP_SSUSB_PHY_P3_REF\t\t204\n#define CLK_TOP_NR_CLK\t\t\t\t205\n\n \n#define CLK_INFRA_AO_PMIC_TMR\t\t\t0\n#define CLK_INFRA_AO_PMIC_AP\t\t\t1\n#define CLK_INFRA_AO_PMIC_MD\t\t\t2\n#define CLK_INFRA_AO_PMIC_CONN\t\t\t3\n#define CLK_INFRA_AO_SEJ\t\t\t4\n#define CLK_INFRA_AO_APXGPT\t\t\t5\n#define CLK_INFRA_AO_GCE\t\t\t6\n#define CLK_INFRA_AO_GCE2\t\t\t7\n#define CLK_INFRA_AO_THERM\t\t\t8\n#define CLK_INFRA_AO_PWM_HCLK\t\t\t9\n#define CLK_INFRA_AO_PWM1\t\t\t10\n#define CLK_INFRA_AO_PWM2\t\t\t11\n#define CLK_INFRA_AO_PWM3\t\t\t12\n#define CLK_INFRA_AO_PWM4\t\t\t13\n#define CLK_INFRA_AO_PWM\t\t\t14\n#define CLK_INFRA_AO_UART0\t\t\t15\n#define CLK_INFRA_AO_UART1\t\t\t16\n#define CLK_INFRA_AO_UART2\t\t\t17\n#define CLK_INFRA_AO_UART3\t\t\t18\n#define CLK_INFRA_AO_UART4\t\t\t19\n#define CLK_INFRA_AO_GCE_26M\t\t\t20\n#define CLK_INFRA_AO_CQ_DMA_FPC\t\t\t21\n#define CLK_INFRA_AO_UART5\t\t\t22\n#define CLK_INFRA_AO_HDMI_26M\t\t\t23\n#define CLK_INFRA_AO_SPI0\t\t\t24\n#define CLK_INFRA_AO_MSDC0\t\t\t25\n#define CLK_INFRA_AO_MSDC1\t\t\t26\n#define CLK_INFRA_AO_MSDC2\t\t\t27\n#define CLK_INFRA_AO_MSDC0_SRC\t\t\t28\n#define CLK_INFRA_AO_DVFSRC\t\t\t29\n#define CLK_INFRA_AO_TRNG\t\t\t30\n#define CLK_INFRA_AO_AUXADC\t\t\t31\n#define CLK_INFRA_AO_CPUM\t\t\t32\n#define CLK_INFRA_AO_HDMI_32K\t\t\t33\n#define CLK_INFRA_AO_CEC_66M_HCLK\t\t34\n#define CLK_INFRA_AO_PCIE_TL_26M\t\t35\n#define CLK_INFRA_AO_MSDC1_SRC\t\t\t36\n#define CLK_INFRA_AO_CEC_66M_BCLK\t\t37\n#define CLK_INFRA_AO_PCIE_TL_96M\t\t38\n#define CLK_INFRA_AO_DEVICE_APC\t\t\t39\n#define CLK_INFRA_AO_ECC_66M_HCLK\t\t40\n#define CLK_INFRA_AO_DEBUGSYS\t\t\t41\n#define CLK_INFRA_AO_AUDIO\t\t\t42\n#define CLK_INFRA_AO_PCIE_TL_32K\t\t43\n#define CLK_INFRA_AO_DBG_TRACE\t\t\t44\n#define CLK_INFRA_AO_DRAMC_F26M\t\t\t45\n#define CLK_INFRA_AO_IRTX\t\t\t46\n#define CLK_INFRA_AO_DISP_PWM\t\t\t47\n#define CLK_INFRA_AO_CLDMA_BCLK\t\t\t48\n#define CLK_INFRA_AO_AUDIO_26M_BCLK\t\t49\n#define CLK_INFRA_AO_SPI1\t\t\t50\n#define CLK_INFRA_AO_SPI2\t\t\t51\n#define CLK_INFRA_AO_SPI3\t\t\t52\n#define CLK_INFRA_AO_FSSPM\t\t\t53\n#define CLK_INFRA_AO_SSPM_BUS_HCLK\t\t54\n#define CLK_INFRA_AO_APDMA_BCLK\t\t\t55\n#define CLK_INFRA_AO_SPI4\t\t\t56\n#define CLK_INFRA_AO_SPI5\t\t\t57\n#define CLK_INFRA_AO_CQ_DMA\t\t\t58\n#define CLK_INFRA_AO_MSDC0_SELF\t\t\t59\n#define CLK_INFRA_AO_MSDC1_SELF\t\t\t60\n#define CLK_INFRA_AO_MSDC2_SELF\t\t\t61\n#define CLK_INFRA_AO_I2S_DMA\t\t\t62\n#define CLK_INFRA_AO_AP_MSDC0\t\t\t63\n#define CLK_INFRA_AO_MD_MSDC0\t\t\t64\n#define CLK_INFRA_AO_MSDC30_2\t\t\t65\n#define CLK_INFRA_AO_GCPU\t\t\t66\n#define CLK_INFRA_AO_PCIE_PERI_26M\t\t67\n#define CLK_INFRA_AO_GCPU_66M_BCLK\t\t68\n#define CLK_INFRA_AO_GCPU_133M_BCLK\t\t69\n#define CLK_INFRA_AO_DISP_PWM1\t\t\t70\n#define CLK_INFRA_AO_FBIST2FPC\t\t\t71\n#define CLK_INFRA_AO_DEVICE_APC_SYNC\t\t72\n#define CLK_INFRA_AO_PCIE_P1_PERI_26M\t\t73\n#define CLK_INFRA_AO_133M_MCLK_CK\t\t74\n#define CLK_INFRA_AO_66M_MCLK_CK\t\t75\n#define CLK_INFRA_AO_PCIE_PL_P_250M_P0\t\t76\n#define CLK_INFRA_AO_RG_AES_MSDCFDE_CK_0P\t77\n#define CLK_INFRA_AO_NR_CLK\t\t\t78\n\n \n#define CLK_APMIXED_ETHPLL\t\t\t0\n#define CLK_APMIXED_MSDCPLL\t\t\t1\n#define CLK_APMIXED_TVDPLL1\t\t\t2\n#define CLK_APMIXED_TVDPLL2\t\t\t3\n#define CLK_APMIXED_MMPLL\t\t\t4\n#define CLK_APMIXED_MAINPLL\t\t\t5\n#define CLK_APMIXED_IMGPLL\t\t\t6\n#define CLK_APMIXED_UNIVPLL\t\t\t7\n#define CLK_APMIXED_ADSPPLL\t\t\t8\n#define CLK_APMIXED_APLL1\t\t\t9\n#define CLK_APMIXED_APLL2\t\t\t10\n#define CLK_APMIXED_APLL3\t\t\t11\n#define CLK_APMIXED_APLL4\t\t\t12\n#define CLK_APMIXED_APLL5\t\t\t13\n#define CLK_APMIXED_MFGPLL\t\t\t14\n#define CLK_APMIXED_PLL_SSUSB26M_EN\t\t15\n#define CLK_APMIXED_NR_CLK\t\t\t16\n\n \n#define CLK_AUDIODSP_AUDIO26M\t\t\t0\n#define CLK_AUDIODSP_NR_CLK\t\t\t1\n\n \n#define CLK_PERI_AO_ETHERNET\t\t\t0\n#define CLK_PERI_AO_ETHERNET_BUS\t\t1\n#define CLK_PERI_AO_FLASHIF_BUS\t\t\t2\n#define CLK_PERI_AO_FLASHIF_26M\t\t\t3\n#define CLK_PERI_AO_FLASHIFLASHCK\t\t4\n#define CLK_PERI_AO_SSUSB_2P_BUS\t\t5\n#define CLK_PERI_AO_SSUSB_2P_XHCI\t\t6\n#define CLK_PERI_AO_SSUSB_3P_BUS\t\t7\n#define CLK_PERI_AO_SSUSB_3P_XHCI\t\t8\n#define CLK_PERI_AO_SSUSB_BUS\t\t\t9\n#define CLK_PERI_AO_SSUSB_XHCI\t\t\t10\n#define CLK_PERI_AO_ETHERNET_MAC\t\t11\n#define CLK_PERI_AO_PCIE_P0_FMEM\t\t12\n#define CLK_PERI_AO_NR_CLK\t\t\t13\n\n \n#define CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C0\t0\n#define CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C2\t1\n#define CLK_IMP_IIC_WRAP_C_AP_CLOCK_I2C3\t2\n#define CLK_IMP_IIC_WRAP_C_NR_CLK\t\t3\n\n \n#define CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C1\t0\n#define CLK_IMP_IIC_WRAP_W_AP_CLOCK_I2C4\t1\n#define CLK_IMP_IIC_WRAP_W_NR_CLK\t\t2\n\n \n#define CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C5\t0\n#define CLK_IMP_IIC_WRAP_EN_AP_CLOCK_I2C6\t1\n#define CLK_IMP_IIC_WRAP_EN_NR_CLK\t\t2\n\n \n#define CLK_MFGCFG_BG3D\t\t\t\t0\n#define CLK_MFGCFG_NR_CLK\t\t\t1\n\n \n#define CLK_VPP0_MDP_FG\t\t\t\t0\n#define CLK_VPP0_STITCH\t\t\t\t1\n#define CLK_VPP0_PADDING\t\t\t2\n#define CLK_VPP0_MDP_TCC\t\t\t3\n#define CLK_VPP0_WARP0_ASYNC_TX\t\t\t4\n#define CLK_VPP0_WARP1_ASYNC_TX\t\t\t5\n#define CLK_VPP0_MUTEX\t\t\t\t6\n#define CLK_VPP02VPP1_RELAY\t\t\t7\n#define CLK_VPP0_VPP12VPP0_ASYNC\t\t8\n#define CLK_VPP0_MMSYSRAM_TOP\t\t\t9\n#define CLK_VPP0_MDP_AAL\t\t\t10\n#define CLK_VPP0_MDP_RSZ\t\t\t11\n#define CLK_VPP0_SMI_COMMON_MMSRAM\t\t12\n#define CLK_VPP0_GALS_VDO0_LARB0_MMSRAM\t\t13\n#define CLK_VPP0_GALS_VDO0_LARB1_MMSRAM\t\t14\n#define CLK_VPP0_GALS_VENCSYS_MMSRAM\t\t15\n#define CLK_VPP0_GALS_VENCSYS_CORE1_MMSRAM\t16\n#define CLK_VPP0_GALS_INFRA_MMSRAM\t\t17\n#define CLK_VPP0_GALS_CAMSYS_MMSRAM\t\t18\n#define CLK_VPP0_GALS_VPP1_LARB5_MMSRAM\t\t19\n#define CLK_VPP0_GALS_VPP1_LARB6_MMSRAM\t\t20\n#define CLK_VPP0_SMI_REORDER_MMSRAM\t\t21\n#define CLK_VPP0_SMI_IOMMU\t\t\t22\n#define CLK_VPP0_GALS_IMGSYS_CAMSYS\t\t23\n#define CLK_VPP0_MDP_RDMA\t\t\t24\n#define CLK_VPP0_MDP_WROT\t\t\t25\n#define CLK_VPP0_GALS_EMI0_EMI1\t\t\t26\n#define CLK_VPP0_SMI_SUB_COMMON_REORDER\t\t27\n#define CLK_VPP0_SMI_RSI\t\t\t28\n#define CLK_VPP0_SMI_COMMON_LARB4\t\t29\n#define CLK_VPP0_GALS_VDEC_VDEC_CORE1\t\t30\n#define CLK_VPP0_GALS_VPP1_WPESYS\t\t31\n#define CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1\t32\n#define CLK_VPP0_FAKE_ENG\t\t\t33\n#define CLK_VPP0_MDP_HDR\t\t\t34\n#define CLK_VPP0_MDP_TDSHP\t\t\t35\n#define CLK_VPP0_MDP_COLOR\t\t\t36\n#define CLK_VPP0_MDP_OVL\t\t\t37\n#define CLK_VPP0_DSIP_RDMA\t\t\t38\n#define CLK_VPP0_DISP_WDMA\t\t\t39\n#define CLK_VPP0_MDP_HMS\t\t\t40\n#define CLK_VPP0_WARP0_RELAY\t\t\t41\n#define CLK_VPP0_WARP0_ASYNC\t\t\t42\n#define CLK_VPP0_WARP1_RELAY\t\t\t43\n#define CLK_VPP0_WARP1_ASYNC\t\t\t44\n#define CLK_VPP0_NR_CLK\t\t\t\t45\n\n \n#define CLK_WPE_TOP_WPE_VPP0\t\t\t0\n#define CLK_WPE_TOP_SMI_LARB7\t\t\t1\n#define CLK_WPE_TOP_WPESYS_EVENT_TX\t\t2\n#define CLK_WPE_TOP_SMI_LARB7_PCLK_EN\t\t3\n#define CLK_WPE_TOP_NR_CLK\t\t\t4\n\n \n#define CLK_WPE_VPP0_VECI\t\t\t0\n#define CLK_WPE_VPP0_VEC2I\t\t\t1\n#define CLK_WPE_VPP0_VEC3I\t\t\t2\n#define CLK_WPE_VPP0_WPEO\t\t\t3\n#define CLK_WPE_VPP0_MSKO\t\t\t4\n#define CLK_WPE_VPP0_VGEN\t\t\t5\n#define CLK_WPE_VPP0_EXT\t\t\t6\n#define CLK_WPE_VPP0_VFC\t\t\t7\n#define CLK_WPE_VPP0_CACH0_TOP\t\t\t8\n#define CLK_WPE_VPP0_CACH0_DMA\t\t\t9\n#define CLK_WPE_VPP0_CACH1_TOP\t\t\t10\n#define CLK_WPE_VPP0_CACH1_DMA\t\t\t11\n#define CLK_WPE_VPP0_CACH2_TOP\t\t\t12\n#define CLK_WPE_VPP0_CACH2_DMA\t\t\t13\n#define CLK_WPE_VPP0_CACH3_TOP\t\t\t14\n#define CLK_WPE_VPP0_CACH3_DMA\t\t\t15\n#define CLK_WPE_VPP0_PSP\t\t\t16\n#define CLK_WPE_VPP0_PSP2\t\t\t17\n#define CLK_WPE_VPP0_SYNC\t\t\t18\n#define CLK_WPE_VPP0_C24\t\t\t19\n#define CLK_WPE_VPP0_MDP_CROP\t\t\t20\n#define CLK_WPE_VPP0_ISP_CROP\t\t\t21\n#define CLK_WPE_VPP0_TOP\t\t\t22\n#define CLK_WPE_VPP0_NR_CLK\t\t\t23\n\n \n#define CLK_VPP1_SVPP1_MDP_OVL\t\t\t0\n#define CLK_VPP1_SVPP1_MDP_TCC\t\t\t1\n#define CLK_VPP1_SVPP1_MDP_WROT\t\t\t2\n#define CLK_VPP1_SVPP1_VPP_PAD\t\t\t3\n#define CLK_VPP1_SVPP2_MDP_WROT\t\t\t4\n#define CLK_VPP1_SVPP2_VPP_PAD\t\t\t5\n#define CLK_VPP1_SVPP3_MDP_WROT\t\t\t6\n#define CLK_VPP1_SVPP3_VPP_PAD\t\t\t7\n#define CLK_VPP1_SVPP1_MDP_RDMA\t\t\t8\n#define CLK_VPP1_SVPP1_MDP_FG\t\t\t9\n#define CLK_VPP1_SVPP2_MDP_RDMA\t\t\t10\n#define CLK_VPP1_SVPP2_MDP_FG\t\t\t11\n#define CLK_VPP1_SVPP3_MDP_RDMA\t\t\t12\n#define CLK_VPP1_SVPP3_MDP_FG\t\t\t13\n#define CLK_VPP1_VPP_SPLIT\t\t\t14\n#define CLK_VPP1_SVPP2_VDO0_DL_RELAY\t\t15\n#define CLK_VPP1_SVPP1_MDP_RSZ\t\t\t16\n#define CLK_VPP1_SVPP1_MDP_TDSHP\t\t17\n#define CLK_VPP1_SVPP1_MDP_COLOR\t\t18\n#define CLK_VPP1_SVPP3_VDO1_DL_RELAY\t\t19\n#define CLK_VPP1_SVPP2_MDP_RSZ\t\t\t20\n#define CLK_VPP1_SVPP2_VPP_MERGE\t\t21\n#define CLK_VPP1_SVPP2_MDP_TDSHP\t\t22\n#define CLK_VPP1_SVPP2_MDP_COLOR\t\t23\n#define CLK_VPP1_SVPP3_MDP_RSZ\t\t\t24\n#define CLK_VPP1_SVPP3_VPP_MERGE\t\t25\n#define CLK_VPP1_SVPP3_MDP_TDSHP\t\t26\n#define CLK_VPP1_SVPP3_MDP_COLOR\t\t27\n#define CLK_VPP1_GALS5\t\t\t\t28\n#define CLK_VPP1_GALS6\t\t\t\t29\n#define CLK_VPP1_LARB5\t\t\t\t30\n#define CLK_VPP1_LARB6\t\t\t\t31\n#define CLK_VPP1_SVPP1_MDP_HDR\t\t\t32\n#define CLK_VPP1_SVPP1_MDP_AAL\t\t\t33\n#define CLK_VPP1_SVPP2_MDP_HDR\t\t\t34\n#define CLK_VPP1_SVPP2_MDP_AAL\t\t\t35\n#define CLK_VPP1_SVPP3_MDP_HDR\t\t\t36\n#define CLK_VPP1_SVPP3_MDP_AAL\t\t\t37\n#define CLK_VPP1_DISP_MUTEX\t\t\t38\n#define CLK_VPP1_SVPP2_VDO1_DL_RELAY\t\t39\n#define CLK_VPP1_SVPP3_VDO0_DL_RELAY\t\t40\n#define CLK_VPP1_VPP0_DL_ASYNC\t\t\t41\n#define CLK_VPP1_VPP0_DL1_RELAY\t\t\t42\n#define CLK_VPP1_LARB5_FAKE_ENG\t\t\t43\n#define CLK_VPP1_LARB6_FAKE_ENG\t\t\t44\n#define CLK_VPP1_HDMI_META\t\t\t45\n#define CLK_VPP1_VPP_SPLIT_HDMI\t\t\t46\n#define CLK_VPP1_DGI_IN\t\t\t\t47\n#define CLK_VPP1_DGI_OUT\t\t\t48\n#define CLK_VPP1_VPP_SPLIT_DGI\t\t\t49\n#define CLK_VPP1_DL_CON_OCC\t\t\t50\n#define CLK_VPP1_VPP_SPLIT_26M\t\t\t51\n#define CLK_VPP1_NR_CLK\t\t\t\t52\n\n \n#define CLK_IMGSYS_MAIN_LARB9\t\t\t0\n#define CLK_IMGSYS_MAIN_TRAW0\t\t\t1\n#define CLK_IMGSYS_MAIN_TRAW1\t\t\t2\n#define CLK_IMGSYS_MAIN_VCORE_GALS\t\t3\n#define CLK_IMGSYS_MAIN_DIP0\t\t\t4\n#define CLK_IMGSYS_MAIN_WPE0\t\t\t5\n#define CLK_IMGSYS_MAIN_IPE\t\t\t6\n#define CLK_IMGSYS_MAIN_WPE1\t\t\t7\n#define CLK_IMGSYS_MAIN_WPE2\t\t\t8\n#define CLK_IMGSYS_MAIN_GALS\t\t\t9\n#define CLK_IMGSYS_MAIN_NR_CLK\t\t\t10\n\n \n#define CLK_IMGSYS1_DIP_TOP_LARB10\t\t0\n#define CLK_IMGSYS1_DIP_TOP_DIP_TOP\t\t1\n#define CLK_IMGSYS1_DIP_TOP_NR_CLK\t\t2\n\n \n#define CLK_IMGSYS1_DIP_NR_LARB15\t\t0\n#define CLK_IMGSYS1_DIP_NR_DIP_NR\t\t1\n#define CLK_IMGSYS1_DIP_NR_NR_CLK\t\t2\n\n \n#define CLK_IMGSYS_WPE1_LARB11\t\t\t0\n#define CLK_IMGSYS_WPE1\t\t\t\t1\n#define CLK_IMGSYS_WPE1_NR_CLK\t\t\t2\n\n \n#define CLK_IPE_DPE\t\t\t\t0\n#define CLK_IPE_FDVT\t\t\t\t1\n#define CLK_IPE_ME\t\t\t\t2\n#define CLK_IPESYS_TOP\t\t\t\t3\n#define CLK_IPE_SMI_LARB12\t\t\t4\n#define CLK_IPE_NR_CLK\t\t\t\t5\n\n \n#define CLK_IMGSYS_WPE2_LARB11\t\t\t0\n#define CLK_IMGSYS_WPE2\t\t\t\t1\n#define CLK_IMGSYS_WPE2_NR_CLK\t\t\t2\n\n \n#define CLK_IMGSYS_WPE3_LARB11\t\t\t0\n#define CLK_IMGSYS_WPE3\t\t\t\t1\n#define CLK_IMGSYS_WPE3_NR_CLK\t\t\t2\n\n \n#define CLK_CAM_MAIN_LARB13\t\t\t0\n#define CLK_CAM_MAIN_LARB14\t\t\t1\n#define CLK_CAM_MAIN_CAM\t\t\t2\n#define CLK_CAM_MAIN_CAM_SUBA\t\t\t3\n#define CLK_CAM_MAIN_CAM_SUBB\t\t\t4\n#define CLK_CAM_MAIN_CAMTG\t\t\t5\n#define CLK_CAM_MAIN_SENINF\t\t\t6\n#define CLK_CAM_MAIN_GCAMSVA\t\t\t7\n#define CLK_CAM_MAIN_GCAMSVB\t\t\t8\n#define CLK_CAM_MAIN_GCAMSVC\t\t\t9\n#define CLK_CAM_MAIN_GCAMSVD\t\t\t10\n#define CLK_CAM_MAIN_GCAMSVE\t\t\t11\n#define CLK_CAM_MAIN_GCAMSVF\t\t\t12\n#define CLK_CAM_MAIN_GCAMSVG\t\t\t13\n#define CLK_CAM_MAIN_GCAMSVH\t\t\t14\n#define CLK_CAM_MAIN_GCAMSVI\t\t\t15\n#define CLK_CAM_MAIN_GCAMSVJ\t\t\t16\n#define CLK_CAM_MAIN_CAMSV_TOP\t\t\t17\n#define CLK_CAM_MAIN_CAMSV_CQ_A\t\t\t18\n#define CLK_CAM_MAIN_CAMSV_CQ_B\t\t\t19\n#define CLK_CAM_MAIN_CAMSV_CQ_C\t\t\t20\n#define CLK_CAM_MAIN_FAKE_ENG\t\t\t21\n#define CLK_CAM_MAIN_CAM2MM0_GALS\t\t22\n#define CLK_CAM_MAIN_CAM2MM1_GALS\t\t23\n#define CLK_CAM_MAIN_CAM2SYS_GALS\t\t24\n#define CLK_CAM_MAIN_NR_CLK\t\t\t25\n\n \n#define CLK_CAM_RAWA_LARBX\t\t\t0\n#define CLK_CAM_RAWA_CAM\t\t\t1\n#define CLK_CAM_RAWA_CAMTG\t\t\t2\n#define CLK_CAM_RAWA_NR_CLK\t\t\t3\n\n \n#define CLK_CAM_YUVA_LARBX\t\t\t0\n#define CLK_CAM_YUVA_CAM\t\t\t1\n#define CLK_CAM_YUVA_CAMTG\t\t\t2\n#define CLK_CAM_YUVA_NR_CLK\t\t\t3\n\n \n#define CLK_CAM_RAWB_LARBX\t\t\t0\n#define CLK_CAM_RAWB_CAM\t\t\t1\n#define CLK_CAM_RAWB_CAMTG\t\t\t2\n#define CLK_CAM_RAWB_NR_CLK\t\t\t3\n\n \n#define CLK_CAM_YUVB_LARBX\t\t\t0\n#define CLK_CAM_YUVB_CAM\t\t\t1\n#define CLK_CAM_YUVB_CAMTG\t\t\t2\n#define CLK_CAM_YUVB_NR_CLK\t\t\t3\n\n \n#define CLK_CCU_LARB27\t\t\t\t0\n#define CLK_CCU_AHB\t\t\t\t1\n#define CLK_CCU_CCU0\t\t\t\t2\n#define CLK_CCU_NR_CLK\t\t\t\t3\n\n \n#define CLK_VDEC1_SOC_LARB1\t\t\t0\n#define CLK_VDEC1_SOC_LAT\t\t\t1\n#define CLK_VDEC1_SOC_LAT_ACTIVE\t\t\t2\n#define CLK_VDEC1_SOC_LAT_ENG\t\t\t3\n#define CLK_VDEC1_SOC_VDEC\t\t\t4\n#define CLK_VDEC1_SOC_VDEC_ACTIVE\t\t5\n#define CLK_VDEC1_SOC_VDEC_ENG\t\t\t6\n#define CLK_VDEC1_NR_CLK\t\t\t\t7\n\n \n#define CLK_VDEC2_LARB1\t\t\t\t0\n#define CLK_VDEC2_LAT\t\t\t\t1\n#define CLK_VDEC2_VDEC\t\t\t\t2\n#define CLK_VDEC2_VDEC_ACTIVE\t\t\t3\n#define CLK_VDEC2_VDEC_ENG\t\t\t4\n#define CLK_VDEC2_NR_CLK\t\t\t\t5\n\n \n#define CLK_VENC1_LARB\t\t\t0\n#define CLK_VENC1_VENC\t\t\t1\n#define CLK_VENC1_JPGENC\t\t\t2\n#define CLK_VENC1_JPGDEC\t\t\t3\n#define CLK_VENC1_JPGDEC_C1\t\t\t4\n#define CLK_VENC1_GALS\t\t\t5\n#define CLK_VENC1_GALS_SRAM\t\t\t6\n#define CLK_VENC1_NR_CLK\t\t\t\t7\n\n \n#define CLK_VDO0_DISP_OVL0\t\t\t0\n#define CLK_VDO0_FAKE_ENG0\t\t\t1\n#define CLK_VDO0_DISP_CCORR0\t\t\t2\n#define CLK_VDO0_DISP_MUTEX0\t\t\t3\n#define CLK_VDO0_DISP_GAMMA0\t\t\t4\n#define CLK_VDO0_DISP_DITHER0\t\t\t5\n#define CLK_VDO0_DISP_WDMA0\t\t\t6\n#define CLK_VDO0_DISP_RDMA0\t\t\t7\n#define CLK_VDO0_DSI0\t\t\t\t8\n#define CLK_VDO0_DSI1\t\t\t\t9\n#define CLK_VDO0_DSC_WRAP0\t\t\t10\n#define CLK_VDO0_VPP_MERGE0\t\t\t11\n#define CLK_VDO0_DP_INTF0\t\t\t12\n#define CLK_VDO0_DISP_AAL0\t\t\t13\n#define CLK_VDO0_INLINEROT0\t\t\t14\n#define CLK_VDO0_APB_BUS\t\t\t15\n#define CLK_VDO0_DISP_COLOR0\t\t\t16\n#define CLK_VDO0_MDP_WROT0\t\t\t17\n#define CLK_VDO0_DISP_RSZ0\t\t\t18\n#define CLK_VDO0_DISP_POSTMASK0\t\t\t19\n#define CLK_VDO0_FAKE_ENG1\t\t\t20\n#define CLK_VDO0_DL_ASYNC2\t\t\t21\n#define CLK_VDO0_DL_RELAY3\t\t\t22\n#define CLK_VDO0_DL_RELAY4\t\t\t23\n#define CLK_VDO0_SMI_GALS\t\t\t24\n#define CLK_VDO0_SMI_COMMON\t\t\t25\n#define CLK_VDO0_SMI_EMI\t\t\t26\n#define CLK_VDO0_SMI_IOMMU\t\t\t27\n#define CLK_VDO0_SMI_LARB\t\t\t28\n#define CLK_VDO0_SMI_RSI\t\t\t29\n#define CLK_VDO0_DSI0_DSI\t\t\t30\n#define CLK_VDO0_DSI1_DSI\t\t\t31\n#define CLK_VDO0_DP_INTF0_DP_INTF\t\t32\n#define CLK_VDO0_NR_CLK\t\t\t\t33\n\n \n#define CLK_VDO1_SMI_LARB2\t\t\t0\n#define CLK_VDO1_SMI_LARB3\t\t\t1\n#define CLK_VDO1_GALS\t\t\t\t2\n#define CLK_VDO1_FAKE_ENG0\t\t\t3\n#define CLK_VDO1_FAKE_ENG1\t\t\t4\n#define CLK_VDO1_MDP_RDMA0\t\t\t5\n#define CLK_VDO1_MDP_RDMA1\t\t\t6\n#define CLK_VDO1_MDP_RDMA2\t\t\t7\n#define CLK_VDO1_MDP_RDMA3\t\t\t8\n#define CLK_VDO1_VPP_MERGE0\t\t\t9\n#define CLK_VDO1_VPP_MERGE1\t\t\t10\n#define CLK_VDO1_VPP_MERGE2\t\t\t11\n#define CLK_VDO1_VPP_MERGE3\t\t\t12\n#define CLK_VDO1_VPP_MERGE4\t\t\t13\n#define CLK_VDO1_VPP2_TO_VDO1_DL_ASYNC\t\t14\n#define CLK_VDO1_VPP3_TO_VDO1_DL_ASYNC\t\t15\n#define CLK_VDO1_DISP_MUTEX\t\t\t16\n#define CLK_VDO1_MDP_RDMA4\t\t\t17\n#define CLK_VDO1_MDP_RDMA5\t\t\t18\n#define CLK_VDO1_MDP_RDMA6\t\t\t19\n#define CLK_VDO1_MDP_RDMA7\t\t\t20\n#define CLK_VDO1_DP_INTF0_MMCK\t\t\t21\n#define CLK_VDO1_DPI0_MM\t\t\t22\n#define CLK_VDO1_DPI1_MM\t\t\t23\n#define CLK_VDO1_MERGE0_DL_ASYNC\t\t24\n#define CLK_VDO1_MERGE1_DL_ASYNC\t\t25\n#define CLK_VDO1_MERGE2_DL_ASYNC\t\t26\n#define CLK_VDO1_MERGE3_DL_ASYNC\t\t27\n#define CLK_VDO1_MERGE4_DL_ASYNC\t\t28\n#define CLK_VDO1_DSC_VDO1_DL_ASYNC\t\t29\n#define CLK_VDO1_MERGE_VDO1_DL_ASYNC\t\t30\n#define CLK_VDO1_PADDING0\t\t\t31\n#define CLK_VDO1_PADDING1\t\t\t32\n#define CLK_VDO1_PADDING2\t\t\t33\n#define CLK_VDO1_PADDING3\t\t\t34\n#define CLK_VDO1_PADDING4\t\t\t35\n#define CLK_VDO1_PADDING5\t\t\t36\n#define CLK_VDO1_PADDING6\t\t\t37\n#define CLK_VDO1_PADDING7\t\t\t38\n#define CLK_VDO1_DISP_RSZ0\t\t\t39\n#define CLK_VDO1_DISP_RSZ1\t\t\t40\n#define CLK_VDO1_DISP_RSZ2\t\t\t41\n#define CLK_VDO1_DISP_RSZ3\t\t\t42\n#define CLK_VDO1_HDR_VDO_FE0\t\t\t43\n#define CLK_VDO1_HDR_GFX_FE0\t\t\t44\n#define CLK_VDO1_HDR_VDO_BE\t\t\t45\n#define CLK_VDO1_HDR_VDO_FE1\t\t\t46\n#define CLK_VDO1_HDR_GFX_FE1\t\t\t47\n#define CLK_VDO1_DISP_MIXER\t\t\t48\n#define CLK_VDO1_HDR_VDO_FE0_DL_ASYNC\t\t49\n#define CLK_VDO1_HDR_VDO_FE1_DL_ASYNC\t\t50\n#define CLK_VDO1_HDR_GFX_FE0_DL_ASYNC\t\t51\n#define CLK_VDO1_HDR_GFX_FE1_DL_ASYNC\t\t52\n#define CLK_VDO1_HDR_VDO_BE_DL_ASYNC\t\t53\n#define CLK_VDO1_DPI0\t\t\t\t54\n#define CLK_VDO1_DISP_MONITOR_DPI0\t\t55\n#define CLK_VDO1_DPI1\t\t\t\t56\n#define CLK_VDO1_DISP_MONITOR_DPI1\t\t57\n#define CLK_VDO1_DPINTF\t\t\t\t58\n#define CLK_VDO1_DISP_MONITOR_DPINTF\t\t59\n#define CLK_VDO1_26M_SLOW\t\t\t60\n#define CLK_VDO1_NR_CLK\t\t\t\t61\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}