{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649303401079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649303401079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 00:50:00 2022 " "Processing started: Thu Apr 07 00:50:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649303401079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649303401079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte2 -c Parte2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649303401079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1649303401307 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dis\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Parte2.sv(22) " "Verilog HDL syntax error at Parte2.sv(22) near text \"dis\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "Parte2.sv" "" { Text "C:/Users/erick/Desktop/6 periodo/LDH/Parte2/Parte2.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649303401352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"dis\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\" Parte2.sv(23) " "Verilog HDL syntax error at Parte2.sv(23) near text \"dis\";  expecting \"<=\", or \"=\", or \"+=\", or \"-=\", or \"*=\", or \"/=\", or \"%=\", or \"&=\", or \"\|=\", or \"^=\", or \"<<=\", or \">>=\", or \"<<<=\", or \">>>=\", or \"++\", or \"--\"" {  } { { "Parte2.sv" "" { Text "C:/Users/erick/Desktop/6 periodo/LDH/Parte2/Parte2.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1649303401352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Parte2 Parte2.sv(1) " "Ignored design unit \"Parte2\" at Parte2.sv(1) due to previous errors" {  } { { "Parte2.sv" "" { Text "C:/Users/erick/Desktop/6 periodo/LDH/Parte2/Parte2.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1649303401352 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "setseg Parte2.sv(29) " "Ignored design unit \"setseg\" at Parte2.sv(29) due to previous errors" {  } { { "Parte2.sv" "" { Text "C:/Users/erick/Desktop/6 periodo/LDH/Parte2/Parte2.sv" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1649303401353 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "circuitA Parte2.sv(42) " "Ignored design unit \"circuitA\" at Parte2.sv(42) due to previous errors" {  } { { "Parte2.sv" "" { Text "C:/Users/erick/Desktop/6 periodo/LDH/Parte2/Parte2.sv" 42 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1649303401353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte2.sv 0 0 " "Found 0 design units, including 0 entities, in source file parte2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649303401354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649303401656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 07 00:50:01 2022 " "Processing ended: Thu Apr 07 00:50:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649303401656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649303401656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649303401656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649303401656 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649303402380 ""}
