
ubuntu-preinstalled/sg_requests:     file format elf32-littlearm


Disassembly of section .init:

00000870 <.init>:
 870:	push	{r3, lr}
 874:	bl	10e8 <abort@plt+0x714>
 878:	pop	{r3, pc}

Disassembly of section .plt:

0000087c <sg_set_binary_mode@plt-0x14>:
 87c:	push	{lr}		; (str lr, [sp, #-4]!)
 880:	ldr	lr, [pc, #4]	; 88c <sg_set_binary_mode@plt-0x4>
 884:	add	lr, pc, lr
 888:	ldr	pc, [lr, #8]!
 88c:	ldrdeq	r1, [r1], -r0

00000890 <sg_set_binary_mode@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1744]!	; 0x6d0

0000089c <__cxa_finalize@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1736]!	; 0x6c8

000008a8 <sg_cmds_close_device@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1728]!	; 0x6c0

000008b4 <sleep@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1720]!	; 0x6b8

000008c0 <__stack_chk_fail@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1712]!	; 0x6b0

000008cc <pr2serr@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1704]!	; 0x6a8

000008d8 <sg_print_sense@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1696]!	; 0x6a0

000008e4 <perror@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1688]!	; 0x698

000008f0 <hex2stdout@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1680]!	; 0x690

000008fc <gettimeofday@plt>:
 8fc:	add	ip, pc, #0, 12
 900:	add	ip, ip, #69632	; 0x11000
 904:	ldr	pc, [ip, #1672]!	; 0x688

00000908 <__libc_start_main@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #69632	; 0x11000
 910:	ldr	pc, [ip, #1664]!	; 0x680

00000914 <__gmon_start__@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #69632	; 0x11000
 91c:	ldr	pc, [ip, #1656]!	; 0x678

00000920 <getopt_long@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #69632	; 0x11000
 928:	ldr	pc, [ip, #1648]!	; 0x670

0000092c <sg_get_sense_progress_fld@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #69632	; 0x11000
 934:	ldr	pc, [ip, #1640]!	; 0x668

00000938 <sg_scsi_normalize_sense@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #69632	; 0x11000
 940:	ldr	pc, [ip, #1632]!	; 0x660

00000944 <sg_if_can2stderr@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #69632	; 0x11000
 94c:	ldr	pc, [ip, #1624]!	; 0x658

00000950 <memset@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #69632	; 0x11000
 958:	ldr	pc, [ip, #1616]!	; 0x650

0000095c <putchar@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1608]!	; 0x648

00000968 <__printf_chk@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1600]!	; 0x640

00000974 <sg_convert_errno@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1592]!	; 0x638

00000980 <sg_ll_request_sense@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1584]!	; 0x630

0000098c <safe_strerror@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #69632	; 0x11000
 994:	ldr	pc, [ip, #1576]!	; 0x628

00000998 <sg_get_category_sense_str@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1568]!	; 0x620

000009a4 <sg_err_category_sense@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1560]!	; 0x618

000009b0 <sg_get_num@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1552]!	; 0x610

000009bc <hex2stderr@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1544]!	; 0x608

000009c8 <sg_cmds_open_device@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1536]!	; 0x600

000009d4 <abort@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1528]!	; 0x5f8

Disassembly of section .text:

000009e0 <.text>:
     9e0:	svcmi	0x00f0e92d
     9e4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     9e8:	andcs	r8, r1, #2048	; 0x800
     9ec:			; <UNDEFINED> instruction: 0x1608f8df
     9f0:			; <UNDEFINED> instruction: 0xf8df2500
     9f4:	strmi	r3, [r6], -r8, lsl #12
     9f8:			; <UNDEFINED> instruction: 0xf8df4479
     9fc:	rsclt	fp, r7, r4, lsl #12
     a00:	ldrbtmi	r4, [fp], #1147	; 0x47b
     a04:	andls	sl, r7, #3840	; 0xf00
     a08:			; <UNDEFINED> instruction: 0xf8df46a8
     a0c:			; <UNDEFINED> instruction: 0x46a925f8
     a10:	strtmi	r9, [sl], r3, lsl #10
     a14:	strpl	lr, [r5, #-2509]	; 0xfffff633
     a18:	strpl	lr, [r8, #-2509]	; 0xfffff633
     a1c:	strls	r9, [sl, #-1291]	; 0xfffffaf5
     a20:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
     a24:			; <UNDEFINED> instruction: 0xf04f9265
     a28:			; <UNDEFINED> instruction: 0xf8df0200
     a2c:	ldrbtmi	r2, [sl], #-1500	; 0xfffffa24
     a30:	strls	r9, [r0], #-516	; 0xfffffdfc
     a34:			; <UNDEFINED> instruction: 0x4639465a
     a38:			; <UNDEFINED> instruction: 0xf8c44630
     a3c:	movwls	sl, #8192	; 0x2000
     a40:	svc	0x006ef7ff
     a44:			; <UNDEFINED> instruction: 0xf0001c43
     a48:			; <UNDEFINED> instruction: 0xf1a0808a
     a4c:	blls	83b50 <abort@plt+0x8317c>
     a50:	svceq	0x0037f1bc
     a54:	ldm	pc, {r1, r2, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     a58:	ldrbvc	pc, [lr, #-12]	; <UNPREDICTABLE>
     a5c:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a60:	bpl	1d5e03c <abort@plt+0x1d5d668>
     a64:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a68:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a6c:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a70:	ldrbvc	r5, [r5, #-1909]!	; 0xfffff88b
     a74:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a78:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a7c:	ldrbtpl	r7, [r5], #-1397	; 0xfffffa8b
     a80:	mrcpl	5, 3, r7, cr5, cr5, {3}
     a84:	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
     a88:	svcne	0x00752d40
     a8c:	stmdacs	sl!, {r0, r2, r4, r5, r6, sl, fp, ip}
     a90:			; <UNDEFINED> instruction: 0xf04f2275
     a94:	strb	r0, [ip, r1, lsl #16]
     a98:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     a9c:	bls	fa9c8 <abort@plt+0xf9ff4>
     aa0:	andls	r3, r3, #268435456	; 0x10000000
     aa4:	andls	r2, r9, #268435456	; 0x10000000
     aa8:	strcs	lr, [r1, #-1987]	; 0xfffff83d
     aac:	andcs	lr, r1, #50593792	; 0x3040000
     ab0:	ldr	r9, [lr, fp, lsl #4]!
     ab4:			; <UNDEFINED> instruction: 0xf8df9302
     ab8:	blls	10a010 <abort@plt+0x10963c>
     abc:	stmdavs	r8, {r0, r3, r4, r7, fp, ip, lr}
     ac0:	svc	0x0076f7ff
     ac4:	movwls	r1, #32259	; 0x7e03
     ac8:	vldmiale	r2!, {d9}
     acc:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     ad0:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
     ad4:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     ad8:	movwls	lr, #8227	; 0x2023
     adc:	strcs	pc, [ip, #-2271]!	; 0xfffff721
     ae0:	ldmpl	r9, {r2, r8, r9, fp, ip, pc}
     ae4:			; <UNDEFINED> instruction: 0xf7ff6808
     ae8:	blls	bc880 <abort@plt+0xbbeac>
     aec:	strdls	r2, [r6], -pc	; <UNPREDICTABLE>
     af0:			; <UNDEFINED> instruction: 0xf8dfd99f
     af4:	mvnscs	r0, r0, lsr #10
     af8:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
     afc:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     b00:	andcs	lr, r1, #15
     b04:	ldr	r9, [r4, sl, lsl #4]
     b08:	andls	r2, r8, #268435456	; 0x10000000
     b0c:	bls	17a958 <abort@plt+0x179f84>
     b10:	andls	r3, r5, #268435456	; 0x10000000
     b14:			; <UNDEFINED> instruction: 0xf8dfe78d
     b18:	strcs	r0, [r0], -r0, lsl #10
     b1c:			; <UNDEFINED> instruction: 0xf7ff4478
     b20:			; <UNDEFINED> instruction: 0xf8dfeed6
     b24:			; <UNDEFINED> instruction: 0xf8df24f8
     b28:	ldrbtmi	r3, [sl], #-1244	; 0xfffffb24
     b2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     b30:	subsmi	r9, sl, r5, ror #22
     b34:	subshi	pc, r5, #64	; 0x40
     b38:	rsblt	r4, r7, r0, lsr r6
     b3c:	blhi	bbe38 <abort@plt+0xbb464>
     b40:	svchi	0x00f0e8bd
     b44:			; <UNDEFINED> instruction: 0xf8df4601
     b48:			; <UNDEFINED> instruction: 0x260104d8
     b4c:			; <UNDEFINED> instruction: 0xf7ff4478
     b50:			; <UNDEFINED> instruction: 0xf8dfeebe
     b54:	ldrbtmi	r0, [r8], #-1232	; 0xfffffb30
     b58:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     b5c:	bls	13aae8 <abort@plt+0x13a114>
     b60:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     b64:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     b68:	ldrdcs	pc, [r0], -fp
     b6c:	blle	1e1163c <abort@plt+0x1e10c68>
     b70:	beq	3ccb4 <abort@plt+0x3c2e0>
     b74:	blcs	277a0 <abort@plt+0x26dcc>
     b78:	adchi	pc, r9, r0
     b7c:	blcs	277a4 <abort@plt+0x26dd0>
     b80:	addhi	pc, sl, r0, asr #32
     b84:	blcs	277a4 <abort@plt+0x26dd0>
     b88:	mvnscs	fp, #8, 30
     b8c:			; <UNDEFINED> instruction: 0xf1ba9306
     b90:			; <UNDEFINED> instruction: 0xf0000f00
     b94:			; <UNDEFINED> instruction: 0xf1b8818f
     b98:	andle	r0, fp, r0, lsl #30
     b9c:			; <UNDEFINED> instruction: 0xf7ff2001
     ba0:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     ba4:			; <UNDEFINED> instruction: 0xf8dfda06
     ba8:	strcs	r0, [pc], -r4, lsl #9
     bac:			; <UNDEFINED> instruction: 0xf7ff4478
     bb0:			; <UNDEFINED> instruction: 0xe7b6ee9a
     bb4:	tstcs	r1, r3, lsl #20
     bb8:			; <UNDEFINED> instruction: 0xf7ff4650
     bbc:	cdpne	15, 0, cr14, cr7, cr6, {0}
     bc0:			; <UNDEFINED> instruction: 0xf1b9db76
     bc4:			; <UNDEFINED> instruction: 0xf0400f00
     bc8:	stccs	0, cr8, [r0, #-836]	; 0xfffffcbc
     bcc:	msrhi	SPSR_fxc, r0, asr #32
     bd0:	ldmibeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
     bd4:	andshi	pc, r0, sp, asr #17
     bd8:	bleq	7cd1c <abort@plt+0x7c348>
     bdc:	movwcs	r4, #1696	; 0x6a0
     be0:	vst2.8	{d25-d28}, [pc], r2
     be4:	smlabbcs	r0, r0, r2, r7
     be8:			; <UNDEFINED> instruction: 0xf7ff4648
     bec:	blls	fc6bc <abort@plt+0xfbce8>
     bf0:	strbmi	r9, [sl], -sl, lsl #18
     bf4:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
     bf8:	blls	1ad800 <abort@plt+0x1ace2c>
     bfc:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c00:	stmdacs	r0, {r1, r2, r9, sl, lr}
     c04:	tsthi	fp, r0	; <UNPREDICTABLE>
     c08:	strbmi	r2, [r4], -r9, lsl #16
     c0c:	msrhi	SPSR_c, r0
     c10:			; <UNDEFINED> instruction: 0xf0002805
     c14:	stmdacs	fp, {r5, r7, r8, pc}
     c18:	cmphi	r6, r0	; <UNPREDICTABLE>
     c1c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
     c20:	blls	c9168 <abort@plt+0xc8794>
     c24:			; <UNDEFINED> instruction: 0xf7ff4642
     c28:			; <UNDEFINED> instruction: 0xf8dfeeb8
     c2c:	strbmi	r0, [r1], -r4, lsl #8
     c30:			; <UNDEFINED> instruction: 0xf7ff4478
     c34:	stccs	14, cr14, [r0, #-304]	; 0xfffffed0
     c38:			; <UNDEFINED> instruction: 0x4638d15a
     c3c:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     c40:	ble	f8ac48 <abort@plt+0xf8a274>
     c44:	strtmi	r4, [r0], -r4, asr #4
     c48:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c4c:	ldmmi	r9!, {r0, r9, sl, lr}^
     c50:			; <UNDEFINED> instruction: 0xf7ff4478
     c54:	bllt	fe9bc54c <abort@plt+0xfe9bbb78>
     c58:			; <UNDEFINED> instruction: 0xf7ff4620
     c5c:	strmi	lr, [r6], -ip, lsl #29
     c60:	mrrcne	0, 2, lr, r3, cr15
     c64:	eorge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     c68:			; <UNDEFINED> instruction: 0xf8cb42b3
     c6c:	ble	fe04cc74 <abort@plt+0xfe04c2a0>
     c70:	ldrbtmi	r4, [ip], #-3313	; 0xfffff30f
     c74:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     c78:			; <UNDEFINED> instruction: 0xf7ff4620
     c7c:			; <UNDEFINED> instruction: 0xf8dbee28
     c80:	movwcc	r3, #4096	; 0x1000
     c84:	andcc	pc, r0, fp, asr #17
     c88:	blle	ffcd175c <abort@plt+0xffcd0d88>
     c8c:	strcs	r4, [r1], -fp, ror #17
     c90:			; <UNDEFINED> instruction: 0xf7ff4478
     c94:	smlald	lr, r4, ip, lr
     c98:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
     c9c:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
     ca0:	strcs	r4, [r0], -r8, ror #19
     ca4:	ldrbtmi	r4, [r9], #-2280	; 0xfffff718
     ca8:			; <UNDEFINED> instruction: 0xf7ff4478
     cac:			; <UNDEFINED> instruction: 0xe738ee10
     cb0:	rsbsmi	r9, pc, #3072	; 0xc00
     cb4:			; <UNDEFINED> instruction: 0xf0402b00
     cb8:			; <UNDEFINED> instruction: 0x46388111
     cbc:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     cc0:	blls	d24e0 <abort@plt+0xd1b0c>
     cc4:	mvfcssm	f3, f3
     cc8:			; <UNDEFINED> instruction: 0x2663bfb8
     ccc:	blls	23a978 <abort@plt+0x239fa4>
     cd0:			; <UNDEFINED> instruction: 0xf43f2b00
     cd4:	ubfx	sl, r7, #30, #4
     cd8:			; <UNDEFINED> instruction: 0x463148dc
     cdc:			; <UNDEFINED> instruction: 0xf7ff4478
     ce0:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
     ce4:	ldmmi	sl, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
     ce8:			; <UNDEFINED> instruction: 0xf7ff4478
     cec:			; <UNDEFINED> instruction: 0xe7eaedf0
     cf0:	movwcs	lr, #55773	; 0xd9dd
     cf4:	tstmi	r3, #832	; 0x340
     cf8:	swpcs	sp, pc, [r0]	; <UNPREDICTABLE>
     cfc:			; <UNDEFINED> instruction: 0xf7ff4620
     d00:	ldmib	r5, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     d04:	ldmib	r4, {r8}^
     d08:	ldc	3, cr2, [pc]	; d10 <abort@plt+0x33c>
     d0c:	bne	16dbbf0 <abort@plt+0x16db21c>
     d10:	andeq	lr, r0, #165888	; 0x28800
     d14:			; <UNDEFINED> instruction: 0xf102bf42
     d18:			; <UNDEFINED> instruction: 0xf50332ff
     d1c:			; <UNDEFINED> instruction: 0xf5032374
     d20:	stmibmi	ip, {r4, r8, r9, ip, sp, lr}^
     d24:	bcs	fe43c548 <abort@plt+0xfe43bb74>
     d28:	ldrbtmi	r2, [r9], #-1
     d2c:	blhi	ff9fc814 <abort@plt+0xff9fbe40>
     d30:	bcc	fe43c554 <abort@plt+0xfe43bb80>
     d34:	blvc	ff9fc81c <abort@plt+0xff9fbe48>
     d38:	blhi	1bc55c <abort@plt+0x1bbb88>
     d3c:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
     d40:	blvc	feafc3c4 <abort@plt+0xfeafb9f0>
     d44:	blhi	ff1fc81c <abort@plt+0xff1fbe48>
     d48:	blx	43c914 <abort@plt+0x43bf40>
     d4c:	rscshi	pc, pc, r0, asr #6
     d50:	bvc	1fc4cc <abort@plt+0x1fbaf8>
     d54:	stmibmi	r0, {r0, sp}^
     d58:	mrc	4, 5, r4, cr8, cr9, {3}
     d5c:			; <UNDEFINED> instruction: 0xee877be7
     d60:	mrrc	11, 0, r7, r3, cr8
     d64:			; <UNDEFINED> instruction: 0xf7ff2b17
     d68:	strb	lr, [r6, -r0, lsl #28]!
     d6c:			; <UNDEFINED> instruction: 0xf6404bbb
     d70:			; <UNDEFINED> instruction: 0xf8df4a7d
     d74:	vmlal.s<illegal width 8>	q12, d28, d0[7]
     d78:	ldrbtmi	r7, [fp], #-2766	; 0xfffff532
     d7c:	andge	pc, r8, sp, asr #17
     d80:			; <UNDEFINED> instruction: 0xf8dd44f8
     d84:	cdp	0, 0, cr10, cr8, cr8, {1}
     d88:			; <UNDEFINED> instruction: 0xf10d3a10
     d8c:	strcs	r0, [r0], #-2452	; 0xfffff66c
     d90:	andscs	lr, lr, r2
     d94:	stc	7, cr15, [lr, #1020]	; 0x3fc
     d98:	addvc	pc, r0, #1325400064	; 0x4f000000
     d9c:	strbmi	r2, [r8], -r0, lsl #2
     da0:			; <UNDEFINED> instruction: 0xf7ff2501
     da4:	blls	fc504 <abort@plt+0xfbb30>
     da8:	ldrbmi	r4, [r1], -sl, asr #12
     dac:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
     db0:	blls	1959b8 <abort@plt+0x194fe4>
     db4:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     db8:	stmdacs	r0, {r1, r2, r9, sl, lr}
     dbc:	adchi	pc, r7, r0, asr #32
     dc0:			; <UNDEFINED> instruction: 0xf8999b03
     dc4:	blcs	44de8 <abort@plt+0x44414>
     dc8:	tsteq	r8, r1, lsl #2	; <UNPREDICTABLE>
     dcc:	cdp	13, 1, cr13, cr8, cr10, {0}
     dd0:	tstls	r4, r0, lsl sl
     dd4:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     dd8:	strtmi	r9, [sl], -r4, lsl #18
     ddc:			; <UNDEFINED> instruction: 0xf7ff4648
     de0:	stmdbls	r4, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     de4:	strbmi	sl, [r8], -ip, lsl #26
     de8:	mvnscc	pc, #79	; 0x4f
     dec:	strtmi	r9, [sl], -ip, lsl #6
     df0:	ldc	7, cr15, [ip, #1020]	; 0x3fc
     df4:	blcs	1aea8 <abort@plt+0x1a4d4>
     df8:	rsbcs	sp, r4, #124928	; 0x1e800
     dfc:	blx	a820e <abort@plt+0xa783a>
     e00:	strbmi	pc, [r1], -r3, lsl #4	; <UNPREDICTABLE>
     e04:	strcc	r2, [r1], #-1
     e08:	ldrne	fp, [r2], #-659	; 0xfffffd6d
     e0c:			; <UNDEFINED> instruction: 0xbc05fba3
     e10:	cmpcs	ip, #323584	; 0x4f000
     e14:	stc	7, cr15, [r8, #1020]!	; 0x3fc
     e18:	adcmi	r9, r3, #7168	; 0x1c00
     e1c:			; <UNDEFINED> instruction: 0x4638d1b9
     e20:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e24:			; <UNDEFINED> instruction: 0xf6bf2800
     e28:	submi	sl, r4, #76, 30	; 0x130
     e2c:			; <UNDEFINED> instruction: 0xf7ff4620
     e30:	strmi	lr, [r1], -lr, lsr #27
     e34:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
     e38:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     e3c:	blls	13aa74 <abort@plt+0x13a0a0>
     e40:	mulne	r7, r9, r8
     e44:	blcs	d26c <abort@plt+0xc898>
     e48:	addhi	pc, pc, r0, asr #32
     e4c:	blcs	27a68 <abort@plt+0x27094>
     e50:	addhi	pc, r6, r0, asr #32
     e54:	blcs	67a78 <abort@plt+0x670a4>
     e58:	addshi	pc, sl, r0
     e5c:	bls	1e7a6c <abort@plt+0x1e7098>
     e60:	movwls	r3, #8961	; 0x2301
     e64:			; <UNDEFINED> instruction: 0xf47f429a
     e68:			; <UNDEFINED> instruction: 0x4644aebc
     e6c:	blcs	27aa0 <abort@plt+0x270cc>
     e70:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
     e74:	mulne	r7, r9, r8
     e78:	tstcc	r8, r8, asr #12
     e7c:			; <UNDEFINED> instruction: 0xf7ff9102
     e80:	stmdbls	r2, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
     e84:			; <UNDEFINED> instruction: 0x46062814
     e88:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
     e8c:	strtmi	r4, [r2], -r8, asr #12
     e90:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e94:			; <UNDEFINED> instruction: 0xf43f2800
     e98:	stmiavc	r2!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, pc}
     e9c:	tstmi	r3, #14876672	; 0xe30000
     ea0:	strcs	fp, [r0], -r8, lsl #30
     ea4:	stmdage	sp, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
     ea8:	stmib	r0, {r0, r3, r6, r9, sl, lr}^
     eac:			; <UNDEFINED> instruction: 0xf7ff9900
     eb0:	str	lr, [sp], r6, lsr #26
     eb4:	strcs	r4, [r1], -ip, ror #16
     eb8:			; <UNDEFINED> instruction: 0xf7ff4478
     ebc:	stmdami	fp!, {r3, r8, sl, fp, sp, lr, pc}^
     ec0:			; <UNDEFINED> instruction: 0xf7ff4478
     ec4:	strt	lr, [ip], -r4, lsl #26
     ec8:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
     ecc:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     ed0:	stmdami	r8!, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
     ed4:			; <UNDEFINED> instruction: 0xf7ff4478
     ed8:			; <UNDEFINED> instruction: 0xe6acecfa
     edc:			; <UNDEFINED> instruction: 0xf7ff4638
     ee0:			; <UNDEFINED> instruction: 0x4651ed56
     ee4:	stmdami	r4!, {r1, r9, sl, lr}^
     ee8:			; <UNDEFINED> instruction: 0xf7ff4478
     eec:			; <UNDEFINED> instruction: 0xe6e4ecf0
     ef0:	blcs	67b04 <abort@plt+0x67130>
     ef4:	stmdami	r1!, {r0, r1, r4, r7, r8, sl, fp, ip, lr, pc}^
     ef8:	ldrbtmi	r1, [r8], #-3169	; 0xfffff39f
     efc:	stcl	7, cr15, [r6], #1020	; 0x3fc
     f00:			; <UNDEFINED> instruction: 0xf7ff4638
     f04:	stmdacs	r0, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
     f08:	mcrge	6, 0, pc, cr11, cr15, {5}	; <UNPREDICTABLE>
     f0c:	stmdacs	r9, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
     f10:	stmdacs	r5, {r1, r5, r6, ip, lr, pc}
     f14:	stmdacs	fp, {r0, r1, r3, r4, r6, ip, lr, pc}
     f18:	ldcge	0, cr13, [r1], {84}	; 0x54
     f1c:	blls	c9464 <abort@plt+0xc8a90>
     f20:			; <UNDEFINED> instruction: 0xf7ff4622
     f24:	ldmdami	r6, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
     f28:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     f2c:	stcl	7, cr15, [lr], {255}	; 0xff
     f30:			; <UNDEFINED> instruction: 0xf7ff4638
     f34:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
     f38:	mcrge	6, 6, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
     f3c:			; <UNDEFINED> instruction: 0xf7ff4240
     f40:	strmi	lr, [r1], -r6, lsr #26
     f44:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
     f48:	stcl	7, cr15, [r0], {255}	; 0xff
     f4c:			; <UNDEFINED> instruction: 0x200ae6b9
     f50:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
     f54:	stmdami	ip, {r0, r4, r5, r6, r9, sl, sp, lr, pc}^
     f58:			; <UNDEFINED> instruction: 0xf7ff4478
     f5c:			; <UNDEFINED> instruction: 0xe66aecb8
     f60:	strbmi	r2, [r8], -r1, lsl #4
     f64:	stcl	7, cr15, [r4], {255}	; 0xff
     f68:			; <UNDEFINED> instruction: 0x462ee778
     f6c:	eorhi	pc, r0, sp, asr #17
     f70:	strmi	r4, [r4], -sl, asr #13
     f74:	strmi	r4, [sp], -r0, lsl #13
     f78:	bleq	7efe8 <abort@plt+0x7e614>
     f7c:			; <UNDEFINED> instruction: 0xf7ff3401
     f80:	adcmi	lr, r5, #60928	; 0xee00
     f84:			; <UNDEFINED> instruction: 0x4635dcf8
     f88:			; <UNDEFINED> instruction: 0xf8dd4646
     f8c:	strb	r8, [r5, -r0, lsr #32]!
     f90:			; <UNDEFINED> instruction: 0x468a483e
     f94:	ldrbtmi	r4, [r8], #-1604	; 0xfffff9bc
     f98:	ldc	7, cr15, [r8], {255}	; 0xff
     f9c:			; <UNDEFINED> instruction: 0x46524633
     fa0:	ldrtmi	r4, [r0], -r9, asr #12
     fa4:	ldc	7, cr15, [r8], {255}	; 0xff
     fa8:	blcs	67bbc <abort@plt+0x671e8>
     fac:	svcge	0x005ef77f
     fb0:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
     fb4:	stc	7, cr15, [sl], {255}	; 0xff
     fb8:	ldrbmi	r9, [r1], -r7, lsl #20
     fbc:			; <UNDEFINED> instruction: 0xf7ff4648
     fc0:	smmlsr	r3, lr, ip, lr
     fc4:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
     fc8:	stc	7, cr15, [r0], {255}	; 0xff
     fcc:	ldmdami	r2!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
     fd0:			; <UNDEFINED> instruction: 0xf7ff4478
     fd4:			; <UNDEFINED> instruction: 0xe7abec7c
     fd8:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
     fdc:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
     fe0:			; <UNDEFINED> instruction: 0xf7ffe7a6
     fe4:	svclt	0x0000ec6e
     fe8:	adcsge	lr, r5, sp, lsl #27
     fec:	mrccc	6, 5, ip, cr0, cr7, {7}
     ff0:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
     ff4:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
     ff8:	andeq	r1, r1, r0, ror #10
     ffc:	andeq	r1, r1, r4, lsl #12
    1000:	strdeq	r0, [r0], -sl
    1004:	andeq	r0, r0, r8, lsl #1
    1008:	andeq	r1, r1, sl, lsr #10
    100c:	andeq	r0, r0, r0, lsr #1
    1010:	andeq	r0, r0, sl, lsl #23
    1014:	andeq	r0, r0, r2, lsr fp
    1018:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    101c:	andeq	r1, r1, lr, lsr #8
    1020:	andeq	r0, r0, ip, lsr #22
    1024:			; <UNDEFINED> instruction: 0x000006b6
    1028:	andeq	r0, r0, ip, lsl #1
    102c:	andeq	r0, r0, r8, lsl #23
    1030:	andeq	r0, r0, r4, lsr #23
    1034:	muleq	r0, r0, ip
    1038:	andeq	r0, r0, sl, lsr #20
    103c:	andeq	r0, r0, ip, ror r5
    1040:	andeq	r0, r0, r2, lsr #20
    1044:	andeq	r0, r0, sl, asr #20
    1048:	andeq	r0, r0, r8, asr sl
    104c:	andeq	r0, r0, r8, lsl ip
    1050:	andeq	r0, r0, r4, lsr #24
    1054:	andeq	r0, r0, r2, ror fp
    1058:	andeq	r0, r0, r0, ror fp
    105c:	andeq	r0, r0, r6, ror sl
    1060:			; <UNDEFINED> instruction: 0x00000ab4
    1064:	andeq	r0, r0, sl, lsr #21
    1068:	andeq	r0, r0, r4, ror #16
    106c:	andeq	r0, r0, ip, asr #6
    1070:	andeq	r0, r0, sl, ror #17
    1074:	muleq	r0, r8, r8
    1078:	andeq	r0, r0, r0, ror #16
    107c:	andeq	r0, r0, lr, lsl #18
    1080:	andeq	r0, r0, sl, lsr #17
    1084:	muleq	r0, sl, r9
    1088:	andeq	r0, r0, ip, lsr r8
    108c:	andeq	r0, r0, r6, asr #17
    1090:	ldrdeq	r0, [r0], -r2
    1094:	andeq	r0, r0, lr, ror #15
    1098:	andeq	r0, r0, r4, asr #15
    109c:	muleq	r0, r2, r7
    10a0:	bleq	3d1e4 <abort@plt+0x3c810>
    10a4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    10a8:	strbtmi	fp, [sl], -r2, lsl #24
    10ac:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10b0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10b4:	ldrmi	sl, [sl], #776	; 0x308
    10b8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10bc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10c0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10c4:			; <UNDEFINED> instruction: 0xf85a4b06
    10c8:	stmdami	r6, {r0, r1, ip, sp}
    10cc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10d0:	ldc	7, cr15, [sl], {255}	; 0xff
    10d4:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    10d8:	andeq	r0, r1, r4, lsl #29
    10dc:	andeq	r0, r0, ip, ror r0
    10e0:	muleq	r0, r4, r0
    10e4:	muleq	r0, r8, r0
    10e8:	ldr	r3, [pc, #20]	; 1104 <abort@plt+0x730>
    10ec:	ldr	r2, [pc, #20]	; 1108 <abort@plt+0x734>
    10f0:	add	r3, pc, r3
    10f4:	ldr	r2, [r3, r2]
    10f8:	cmp	r2, #0
    10fc:	bxeq	lr
    1100:	b	914 <__gmon_start__@plt>
    1104:	andeq	r0, r1, r4, ror #28
    1108:	muleq	r0, r0, r0
    110c:	blmi	1d312c <abort@plt+0x1d2758>
    1110:	bmi	1d22f8 <abort@plt+0x1d1924>
    1114:	addmi	r4, r3, #2063597568	; 0x7b000000
    1118:	andle	r4, r3, sl, ror r4
    111c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1120:	ldrmi	fp, [r8, -r3, lsl #2]
    1124:	svclt	0x00004770
    1128:	andeq	r0, r1, r4, asr #31
    112c:	andeq	r0, r1, r0, asr #31
    1130:	andeq	r0, r1, r0, asr #28
    1134:	andeq	r0, r0, r4, lsl #1
    1138:	stmdbmi	r9, {r3, fp, lr}
    113c:	bmi	252324 <abort@plt+0x251950>
    1140:	bne	25232c <abort@plt+0x251958>
    1144:	svceq	0x00cb447a
    1148:			; <UNDEFINED> instruction: 0x01a1eb03
    114c:	andle	r1, r3, r9, asr #32
    1150:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1154:	ldrmi	fp, [r8, -r3, lsl #2]
    1158:	svclt	0x00004770
    115c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    1160:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    1164:	andeq	r0, r1, r4, lsl lr
    1168:	muleq	r0, ip, r0
    116c:	blmi	2ae594 <abort@plt+0x2adbc0>
    1170:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1174:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1178:	blmi	26f72c <abort@plt+0x26ed58>
    117c:	ldrdlt	r5, [r3, -r3]!
    1180:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1184:			; <UNDEFINED> instruction: 0xf7ff6818
    1188:			; <UNDEFINED> instruction: 0xf7ffeb8a
    118c:	blmi	1c1090 <abort@plt+0x1c06bc>
    1190:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1194:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1198:	andeq	r0, r1, r2, ror #30
    119c:	andeq	r0, r1, r4, ror #27
    11a0:	andeq	r0, r0, r0, lsl #1
    11a4:	andeq	r0, r1, lr, ror lr
    11a8:	andeq	r0, r1, r2, asr #30
    11ac:	svclt	0x0000e7c4
    11b0:	mvnsmi	lr, #737280	; 0xb4000
    11b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    11b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    11bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    11c0:	bl	15bf1c4 <abort@plt+0x15be7f0>
    11c4:	blne	1d923c0 <abort@plt+0x1d919ec>
    11c8:	strhle	r1, [sl], -r6
    11cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    11d0:	svccc	0x0004f855
    11d4:	strbmi	r3, [sl], -r1, lsl #8
    11d8:	ldrtmi	r4, [r8], -r1, asr #12
    11dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    11e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    11e4:	svclt	0x000083f8
    11e8:	andeq	r0, r1, lr, lsl #25
    11ec:	andeq	r0, r1, r4, lsl #25
    11f0:	svclt	0x00004770

Disassembly of section .fini:

000011f4 <.fini>:
    11f4:	push	{r3, lr}
    11f8:	pop	{r3, pc}
