# TordBoyau
A pipelined RISC-V processor

# Instructions
Included Vivado project is configured for an ARTY A35T
Instructions for other boards / Yosys-NextPNR are coming

# Documentation
- [Course - episode I](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md)
- [Course - episode II](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/PIPELINE.md)

