Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/ --output-directory=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/ --report-file=bsf:C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.qsys
Progress: Loading DE2_System/Nios_Qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu_nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_nios
Progress: Adding Switches [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Switches
Progress: Adding LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_Qsys.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/ --output-directory=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.sopcinfo --report-file=html:C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.html --report-file=qip:C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/Nios_Qsys.qip --report-file=cmp:C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys.qsys --language=VHDL
Progress: Loading DE2_System/Nios_Qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu_nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_nios
Progress: Adding Switches [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module Switches
Progress: Adding LEDs [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_Qsys.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_Qsys: Generating Nios_Qsys "Nios_Qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 42 connections
Info: merlin_domain_transform: After transform: 27 modules, 109 connections
Info: merlin_router_transform: After transform: 34 modules, 130 connections
Info: merlin_burst_transform: After transform: 35 modules, 133 connections
Info: reset_adaptation_transform: After transform: 36 modules, 135 connections
Info: merlin_network_to_switch_transform: After transform: 49 modules, 169 connections
Info: merlin_width_transform: After transform: 51 modules, 175 connections
Info: merlin_mm_transform: After transform: 51 modules, 175 connections
Info: merlin_interrupt_mapper_transform: After transform: 52 modules, 178 connections
Info: cpu_nios: Starting RTL generation for module 'Nios_Qsys_cpu_nios'
Info: cpu_nios:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_Qsys_cpu_nios --dir=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0022_cpu_nios_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0022_cpu_nios_gen//Nios_Qsys_cpu_nios_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_nios: # 2014.09.09 09:33:37 (*) Starting Nios II generation
Info: cpu_nios: # 2014.09.09 09:33:37 (*)   Checking for plaintext license.
Info: cpu_nios: # 2014.09.09 09:33:38 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu_nios: # 2014.09.09 09:33:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu_nios: # 2014.09.09 09:33:39 (*)   Plaintext license not found.
Info: cpu_nios: # 2014.09.09 09:33:39 (*)   No license required to generate encrypted Nios II/e.
Info: cpu_nios: # 2014.09.09 09:33:39 (*)   Elaborating CPU configuration settings
Info: cpu_nios: # 2014.09.09 09:33:39 (*)   Creating all objects for CPU
Info: cpu_nios: # 2014.09.09 09:33:40 (*)   Generating RTL from CPU objects
Info: cpu_nios: # 2014.09.09 09:33:40 (*)   Creating plain-text RTL
Info: cpu_nios: # 2014.09.09 09:33:42 (*) Done Nios II generation
Info: cpu_nios: Done RTL generation for module 'Nios_Qsys_cpu_nios'
Info: cpu_nios: "Nios_Qsys" instantiated altera_nios2_qsys "cpu_nios"
Info: Switches: Starting RTL generation for module 'Nios_Qsys_Switches'
Info: Switches:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_Qsys_Switches --dir=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0023_Switches_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0023_Switches_gen//Nios_Qsys_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'Nios_Qsys_Switches'
Info: Switches: "Nios_Qsys" instantiated altera_avalon_pio "Switches"
Info: LEDs: Starting RTL generation for module 'Nios_Qsys_LEDs'
Info: LEDs:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_Qsys_LEDs --dir=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0024_LEDs_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0024_LEDs_gen//Nios_Qsys_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Nios_Qsys_LEDs'
Info: LEDs: "Nios_Qsys" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_Qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_Qsys_jtag_uart_0 --dir=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0025_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0025_jtag_uart_0_gen//Nios_Qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_Qsys_jtag_uart_0'
Info: jtag_uart_0: "Nios_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram_controller_0: Starting RTL generation for module 'Nios_Qsys_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_Qsys_sdram_controller_0 --dir=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0026_sdram_controller_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/z68j959/AppData/Local/Temp/alt6322_1084617943325784418.dir/0026_sdram_controller_0_gen//Nios_Qsys_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'Nios_Qsys_sdram_controller_0'
Info: sdram_controller_0: "Nios_Qsys" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: cpu_nios_instruction_master_translator: "Nios_Qsys" instantiated altera_merlin_master_translator "cpu_nios_instruction_master_translator"
Info: cpu_nios_jtag_debug_module_translator: "Nios_Qsys" instantiated altera_merlin_slave_translator "cpu_nios_jtag_debug_module_translator"
Info: cpu_nios_instruction_master_translator_avalon_universal_master_0_agent: "Nios_Qsys" instantiated altera_merlin_master_agent "cpu_nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Nios_Qsys" instantiated altera_merlin_slave_agent "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Nios_Qsys" instantiated altera_avalon_sc_fifo "cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Nios_Qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "Nios_Qsys" instantiated altera_merlin_router "id_router"
Info: id_router_004: "Nios_Qsys" instantiated altera_merlin_router "id_router_004"
Info: burst_adapter: "Nios_Qsys" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "Nios_Qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Nios_Qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Nios_Qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Nios_Qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Nios_Qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "Nios_Qsys" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/z68j959/Documents/GitHub/EELE475/DE2_System/Nios_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "Nios_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: Nios_Qsys: Done Nios_Qsys" with 22 modules, 111 files, 2346729 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
