// Seed: 2611155497
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri id_8
);
  id_10 :
  assert property (@(posedge 1) 1 == 1 + 1)
  else $display;
  wire id_11;
  tri  id_12;
  always @(posedge 1'b0 == (id_10) or posedge 1 | (id_6 - 1)) id_10 = 1 ==? (id_12);
  wire id_13;
  wire id_14;
  module_0(
      id_14, id_10, id_12
  );
  assign id_1 = 1;
  xnor (id_5, id_12, id_11, id_3, id_13, id_10, id_6, id_14);
endmodule
