## ****************************************************************************
## ****************************************************************************
## Copyright SoC Design Research Group, All rights reserved.
## Electronics and Telecommunications Research Institute (ETRI)
##
## THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
## WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
## TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
## REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
## SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
## IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
## COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
## ****************************************************************************
## 2018-03 : Sukho Lee (shlee99@etri.re.kr)
## ****************************************************************************
## ****************************************************************************

set_property -dict { PACKAGE_PIN AH17    IOSTANDARD LVCMOS18 } [get_ports { led_list[0] }];
set_property -dict { PACKAGE_PIN AH16    IOSTANDARD LVCMOS18 } [get_ports { led_list[1] }];
set_property -dict { PACKAGE_PIN AJ16    IOSTANDARD LVCMOS18 } [get_ports { led_list[2] }];
#set_property -dict { PACKAGE_PIN AJ15    IOSTANDARD LVCMOS18 } [get_ports { led_list[3] }];
#
#set_property -dict { PACKAGE_PIN AJ14    IOSTANDARD LVCMOS18 } [get_ports { led_list[4] }];
#set_property -dict { PACKAGE_PIN AH14    IOSTANDARD LVCMOS18 } [get_ports { led_list[5] }];
#set_property -dict { PACKAGE_PIN AG14    IOSTANDARD LVCMOS18 } [get_ports { led_list[6] }];
#set_property -dict { PACKAGE_PIN AG15    IOSTANDARD LVCMOS18 } [get_ports { led_list[7] }];
#set_property -dict { PACKAGE_PIN AD14    IOSTANDARD LVCMOS18 } [get_ports { led_list[8] }];
