# ðŸš€ 4-bit ALU in Verilog

## ðŸ“Œ Overview  
This project implements a 4-bit Arithmetic Logic Unit (ALU) in Verilog that performs various arithmetic and logic operations based on a 3-bit opcode.  

---

## ðŸ”§ Features  
âœ… Addition (A + B)  
âœ… Subtraction (A - B)  
âœ… AND, OR operations  
âœ… Increment, Decrement  
âœ… Left & Right Shift  

---

## ðŸŽ¯ Opcode Table  
| **Opcode** | **Operation**  |
|-----------|---------------|
| `000`     | Addition (A + B) |
| `001`     | Subtraction (A - B) |
| `010`     | AND (A & B) |
| `011`     | OR (A | B) |
| `100`     | Increment (A + 1) |
| `101`     | Decrement (A - 1) |
| `110`     | Left Shift (A << 1) |
| `111`     | Right Shift (A >> 1) |

---

