Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date             : Sun Oct 18 22:47:08 2020
| Host             : curlywei-PC running 64-bit major release  (build 9200)
| Command          : report_power -file gtwizard_ultrascale_0_example_top_power_routed.rpt -pb gtwizard_ultrascale_0_example_top_power_summary_routed.pb -rpx gtwizard_ultrascale_0_example_top_power_routed.rpx
| Design           : gtwizard_ultrascale_0_example_top
| Device           : xcvu095-ffva2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.452        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.430        |
| Device Static (W)        | 1.022        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       10 |       --- |             --- |
| CLB Logic                |     0.004 |     4558 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1299 |    537600 |            0.24 |
|   Register               |    <0.001 |     2415 |   1075200 |            0.22 |
|   LUT as Distributed RAM |    <0.001 |       32 |     76800 |            0.04 |
|   CARRY8                 |    <0.001 |       16 |     67200 |            0.02 |
|   Others                 |     0.000 |      287 |       --- |             --- |
| Signals                  |     0.004 |     3188 |       --- |             --- |
| MMCM                     |     0.028 |        1 |        16 |            6.25 |
| I/O                      |     0.003 |        6 |       832 |            0.72 |
| GTY                      |     3.360 |        4 |        28 |           14.29 |
| Static Power             |     1.022 |          |           |                 |
| Total                    |     4.452 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.683 |       0.337 |      0.345 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.189 |       0.016 |      0.173 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.123 |       0.002 |      0.122 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.028 |       0.001 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.019 |       0.019 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.915 |       0.884 |      0.030 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     1.841 |       1.799 |      0.042 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_mgtrefclk0_x0y3_p                                                                      | mgtrefclk0_x0y3_p                                                                                                                                                                                                                                          |             6.4 |
| clk_out1_clk_wiz_0                                                                         | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                                                                                                                                                                                                                     |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                       |            33.0 |
| hb_gtwiz_reset_clk_freerun_in_p                                                            | hb_gtwiz_reset_clk_freerun_in_p                                                                                                                                                                                                                            |             8.0 |
| qpll0outclk_out[0]                                                                         | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_common.gen_common_container[3].gen_enabled_common.gtye3_common_wrapper_inst/common_inst/qpll0outclk_out[0]    |             0.1 |
| qpll0outrefclk_out[0]                                                                      | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_common.gen_common_container[3].gen_enabled_common.gtye3_common_wrapper_inst/common_inst/qpll0outrefclk_out[0] |             6.4 |
| rxoutclk_out[3]                                                                            | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxoutclk_out[3]              |             2.6 |
| txoutclk_out[3]                                                                            | example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txoutclk_out[3]              |             2.6 |
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| gtwizard_ultrascale_0_example_top  |     3.430 |
|   clk_wiz_0_inst                   |     0.034 |
|     inst                           |     0.034 |
|       clkin1_ibufds                |     0.003 |
|   dbg_hub                          |     0.005 |
|     inst                           |     0.005 |
|       BSCANID.u_xsdbm_id           |     0.005 |
|   example_checking_inst0           |     0.003 |
|     prbs_any_chk_inst              |     0.002 |
|   example_checking_inst1           |     0.003 |
|     prbs_any_chk_inst              |     0.002 |
|   example_checking_inst2           |     0.003 |
|     prbs_any_chk_inst              |     0.002 |
|   example_checking_inst3           |     0.003 |
|     prbs_any_chk_inst              |     0.002 |
|   example_stimulus_inst0           |     0.002 |
|     prbs_any_gen_inst              |     0.002 |
|   example_stimulus_inst1           |     0.002 |
|     prbs_any_gen_inst              |     0.002 |
|   example_stimulus_inst2           |     0.002 |
|     prbs_any_gen_inst              |     0.002 |
|   example_stimulus_inst3           |     0.002 |
|     prbs_any_gen_inst              |     0.002 |
|   example_wrapper_inst             |     3.367 |
|     gtwizard_ultrascale_0_inst     |     3.366 |
|       inst                         |     3.366 |
|   gtwizard_ultrascale_0_vio_0_inst |     0.004 |
|     inst                           |     0.004 |
|       PROBE_IN_INST                |     0.002 |
|       U_XSDB_SLAVE                 |     0.002 |
+------------------------------------+-----------+


