// Seed: 3147777350
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_4 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  input id_9;
  input id_8;
  input id_7;
  output id_6;
  output id_5;
  output _id_4;
  input id_3;
  output id_2;
  output id_1;
  always @* begin
    if (id_3) id_4[1] <= 1'h0;
  end
  assign id_5[id_4] = 1;
  logic id_11;
  logic id_12;
  assign id_11 = id_7;
  assign id_12 = (id_9 + 1);
  always @(*) begin
    id_6 <= id_3;
  end
endmodule
