# ğŸ§  RV32I Multi-Cycle MCU with AMBA/APB Peripherals

**Author:** ì´ë™ê´€  
**Language:** SystemVerilog  
**Tool:** Vivado / QuestaSim / Verilator  
**Board:** (ì˜ˆì‹œ) Basys3 (100 MHz)

---

## âœ¨ Overview

Top-level MCU integrating a **multi-cycle RV32I CPU**, an **AMBA APB bus**, and multiple **peripherals** (RAM, GPO, GPI, GPIO, UART).  
Includes **self-checking UART loopback testbenches** and **firmware examples**.

---

## âš™ï¸ Key Features

- **CPU**: RV32I ë©€í‹°ì‚¬ì´í´ ì½”ì–´  
  - FSM: `FETCH â†’ DECODE â†’ R_EXE â†’ I_EXE â†’ B_EXE â†’ LU_EXE â†’ AU_EXE â†’ J_EXE â†’ JL_EXE â†’ S_EXE â†’ S_MEM â†’ L_EXE â†’ L_MEM â†’ L_WB`
  - 32 register file, immediate extension, 5-way RFWD mux, JAL/JALR/branch logic  
  - x0 hardwired to zero

- **AMBA APB Bus**
  - Modules: `APB_Master`, `APB_Decoder`, `APB_Mux`
  - Automatic **wordâ†’byte address** translation (`{addr[31:2], 2'b00}`)

- **Peripherals**
  - **RAM**: APB slave (1-cycle ready), word-indexed
  - **GPO/GPI/GPIO**: CR/ODR/IDR registers, tri-state implementation
  - **UART**: 16Ã— oversampling, RX/TX FIFOs, `rx_done` pulse, `tx_overrun` sticky flags,  
    and a **debug byte output** (`tx_byte_dbg`) for LED display

- **MCU Top Demo**
  - Displays the transmitted UART byte on LEDs (`gpo <= uart_tx_byte_dbg`)
  - ROM initialized from `code.mem`

---

## ğŸ“‚ Repository Structure

rtl/
â”œâ”€ MCU.sv # Top: CPU + APB + peripherals
â”œâ”€ CPU_RV32I.sv, ControlUnit.sv, DataPath.sv
â”œâ”€ ROM.sv, RAM.sv
â”œâ”€ APB_Master.sv, APB_Decoder.sv, APB_Mux.sv
â”œâ”€ GPO_Periph.sv, GPI_periph.sv, GPIO_Periph.sv
â”œâ”€ UART_Periph.sv (includes FIFO, baud_gen, RX/TX)
â”œâ”€ fifo.sv, register_file.sv, fifo_ctrl_unit.sv
â””â”€ defines.sv
sim/
â”œâ”€ tb_UART_Periph.sv # classic task-based TB
â””â”€ tb_UART_Periph_onefile.sv # class+interface unified TB
fw/
â””â”€ uart_min.c # simple UART firmware example
constraints/
â””â”€ basys3.xdc # FPGA I/O constraints
code.mem # ROM initialization

ruby
ì½”ë“œ ë³µì‚¬

---

## ğŸ—º Memory Map

| Region | Address Range | Device |
|-------:|----------------|--------|
| 0x0xxx | 0x1000_0000 â€“ 0x1000_0FFF | RAM |
| 0x1xxx | 0x1000_1000 â€“ 0x1000_1FFF | GPO |
| 0x2xxx | 0x1000_2000 â€“ 0x1000_2FFF | GPI |
| 0x3xxx | 0x1000_3000 â€“ 0x1000_3FFF | GPIO |
| 0x4xxx | 0x1000_4000 â€“ 0x1000_4FFF | UART |

> APB Master outputs **byte addresses**.  
> CPU internally uses **word addresses**, converted by `{addr[31:2], 2'b00}`.

---

## ğŸ“‘ Register Maps

### ğŸ“¨ UART (`UART_BASE = 0x1000_4000`)

| Offset | Name | Access | Description |
|-------:|------|:------:|-------------|
| 0x00 | **CR** | R/W | Control (`CR[0]=uart_en`, default = 1) |
| 0x04 | **SR** | R/W1C | `{â€¦, tx_overrun[4], rx_done[3], tx_busy[2], tx_full[1], rx_empty[0]}` |
| 0x08 | **TXD** | W | TX FIFO Write |
| 0x0C | **RXD** | R | RX FIFO Read |

> `tx_byte_dbg` = latched byte when transmission starts â†’ used for LED debug.

---

### ğŸ’¡ GPO (`0x1000_1000`)

| Offset | Name | Access | Description |
|-------:|------|:------:|-------------|
| 0x00 | **CR** | R/W | Bit 1 = Output Enable |
| 0x04 | **ODR** | R/W | Output Data Register |

---

### ğŸ› GPI (`0x1000_2000`)

| Offset | Name | Access | Description |
|-------:|------|:------:|-------------|
| 0x00 | **CR** | R/W | Bit 1 = Input Enable |
| 0x04 | **IDR** | R | Input Data Register |

---

### ğŸ”Œ GPIO (`0x1000_3000`)

| Offset | Name | Access | Description |
|-------:|------|:------:|-------------|
| 0x00 | **CR** | R/W | 1 = Output, 0 = Input |
| 0x04 | **ODR** | R/W | Output Data |
| 0x08 | **IDR** | R | Input Data |

---

## ğŸ§ª Simulation Guide

1. Set `tb_UART_Periph.sv` (or `tb_UART_Periph_onefile.sv`) as **Top**.  
2. Accelerate UART by defparam:

```verilog
defparam U_DUT.U_CORE.U_BAUD_TICK.CLK_HZ = 50_000_000;
defparam U_DUT.U_CORE.U_BAUD_TICK.BAUD   = 1_000_000;
defparam U_DUT.U_CORE.U_BAUD_TICK.OS     = 16;
Run simulation â†’ prints PASS/FAIL summary for 50 loopback bytes.

ğŸ§° Firmware Example (C)
c
ì½”ë“œ ë³µì‚¬
#include <stdint.h>
#define APB_BASE_ADDR  0x10000000u
#define UART_BASE      (APB_BASE_ADDR + 0x00004000u)
#define UART_CR        (*(volatile uint32_t*)(UART_BASE + 0x00))
#define UART_SR        (*(volatile uint32_t*)(UART_BASE + 0x04))
#define UART_TXD       (*(volatile uint32_t*)(UART_BASE + 0x08))
// SR bit1 = tx_full

static inline void delay(volatile uint32_t n){ while(n--){} }

int main(void){
    UART_CR = 1u;            // enable UART
    delay(50000);

    for(;;){
        while (UART_SR & (1u<<1)) { /* wait if tx_full */ }
        UART_TXD = 'U';
        delay(200000);
    }
}
If nothing appears in the terminal:
â‘  Check UART_CR=1 â‘¡ Confirm terminal CR/LF settings
â‘¢ Verify BAUD/STOPS â‘£ Ensure TX FIFO not full

ğŸ§© Testbenches
File	Description
tb_UART_Periph.sv	Simple procedural testbench (task-based)
tb_UART_Periph_onefile.sv	Unified interface + class version (UVM-lite style)
Both	Loopback 50 bytes â†’ Self-checking PASS/FAIL summary

ğŸ§  Design Notes
CPU outputs word address, APB Master converts to byte address

RAM: PADDR[11:2] â†’ word indexing

UART RX: 16Ã— oversampling, half-bit align, mid-bit sampling

RX rx_done = 1-cycle pulse â†’ mirrored/sticky in SR

tx_byte_dbg latched at tx_start â†’ stable LED display

ğŸ§¯ Troubleshooting
Issue	Cause / Fix
UART not transmitting	Check CR[0]=1, BAUD mismatch, or FIFO full
LEDs not blinking	assign gpo = uart_tx_byte_dbg; or invert for Active-Low
Simulation OK, board mismatch	Adjust terminal newline (CR/LF) & initial UART enable
TX overrun flag	Writing TXD while full â†’ clear via SR read or W1C

ğŸš€ Future Work
Add RV32M (mul/div) extension

Pipeline CPU with hazard detection & forwarding

Add cache / DMA / configurable UART BAUD

APB interrupt support

ğŸ“œ License
MIT License (free for modification & educational use)

ğŸ™Œ Acknowledgements
Design & verification by Lee DongGwan
Includes debugging logs, waveform captures, and board bring-up notes.

