============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:42 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               Leakage  
 Gate   Instances    Area    Power (nW)       Library      
-----------------------------------------------------------
pc3b01          8  10363.521   3323.021    tsl18cio150_max 
pc3c01          1   1295.440     61.979    tsl18cio150_max 
pc3d01          8  10363.521   3114.145    tsl18cio150_max 
-----------------------------------------------------------
total          17  22022.481   6499.144                    


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          17 22022.481  100.0   6499.144    94.2 
sequential           136     0.000    0.0    389.096     5.6 
tristate               8     0.000    0.0      3.955     0.1 
logic                212     0.000    0.0      9.938     0.1 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                373 22022.481  100.0   6902.133   100.0 

