## -*- coding: utf-8 -*-
	port
	(
	CLK_EX	:	in	std_logic;	-- clk
	RESET	:	in	std_logic;	-- reset
	IR		:   in	std_logic_vector (31 downto 0);	-- instruction register
	PC_IN	:	in	${oc.pc_t()};	-- current pc
	REG_S	:	in	${oc.reg_t()};	-- value of rs
	REG_T	:	in	${oc.reg_t()};	-- value of rt
	REG_D	:	in	${oc.reg_t()};	-- value of rd
	LINK_IN	:	in	${oc.reg_t()};	-- current link register
	LINK_OUT	:	out	${oc.reg_t()};	-- next link register
	PC_OUT	:	out	${oc.pc_t()};	-- next pc
	N_REG	:	out ${oc.reg_index_t()};	-- register index
	REG_IN	:	out	${oc.reg_t()};	-- value writing to reg
	N_RAM	:	out	${oc.ram_addr_t()};	-- ram address
	RAM_IN	:	out	${oc.ram_t()};	-- value writing to ram
	REG_WEN_SRC	:	out	std_logic_vector(1 downto 0);	-- reg write enable and src flag
	RAM_WEN	:	out	std_logic	-- ram write enable
);
<%namespace name="oc" file="macro.tmp"/>
