 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 100
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Sep  8 19:24:45 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.74% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (577.57,729.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_31_/Q (fd1eqd1_hd)   0.0802               0.9250    0.3506 @   1.1006 f    (578.11,729.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a[31] (net)     1   0.0024                      0.9250    0.0000     1.1006 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0802  -0.0004   0.9250  -0.0004 @   1.1002 f (579.82,729.30)                       1.05
  data arrival time                                                                                                   1.1002                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1002                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1002                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (661.17,441.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/Q (fd1eqd1_hd)   0.0826               0.9250    0.3525 @   1.1025 f    (661.72,441.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a[31] (net)     1   0.0026                      0.9250    0.0000     1.1025 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0826   0.0000   0.9250   0.0000 @   1.1025 f (662.54,434.11)                       1.05
  data arrival time                                                                                                   1.1025                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1025                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1025                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000  -0.0012   0.9250   0.0000   0.7500 r  (248.23,528.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_reg_31_/Q (fd1eqd1_hd)     0.0838               0.9250    0.3534 @   1.1034 f    (247.68,527.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b[31] (net)     1   0.0028                        0.9250    0.0000     1.1034 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/D (fd1eqd1_hd)   0.0000   0.0838  -0.0005   0.9250  -0.0006 @   1.1028 f   (247.62,520.51)                       1.05
  data arrival time                                                                                                   1.1028                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1028                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1028                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/CK (fd4qd1_hd)   0.0000   0.8000  -0.0078   0.9250   0.0000   0.7500 r (903.64,189.65)                     1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk_reg/Q (fd4qd1_hd)   0.1277              0.9250    0.4118 @   1.1618 f    (893.60,189.30)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_SPI_Clk (net)     2   0.0061                    0.9250    0.0000     1.1618 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/D (fd4qd1_hd)   0.0000   0.1277   0.0000   0.9250   0.0000 @   1.1618 f (891.04,189.71)                    1.05
  data arrival time                                                                                                   1.1618                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0682     1.0582                                            
  data required time                                                                                                  1.0582                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0582                                            
  data arrival time                                                                                                  -1.1618                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1036                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (208.63,524.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_31_/Q (fd1eqd1_hd)     0.1088               0.9250    0.3727 @   1.1227 f    (208.09,524.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a[31] (net)     1   0.0053                        0.9250    0.0000     1.1227 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/D (fd1eqd1_hd)   0.0000   0.1088  -0.0134   0.9250  -0.0144 @   1.1083 f   (208.90,513.30)                       1.05
  data arrival time                                                                                                   1.1083                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_s_reg/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1083                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1083                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (851.25,931.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_31_/Q (fd1eqd1_hd)        0.0946               0.9250    0.3619 @   1.1119 f    (851.79,930.98)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a[31] (net)     1   0.0039                           0.9250    0.0000     1.1119 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0946  -0.0019    0.9250   -0.0021 @   1.1099 f    (860.10,934.73)                       1.05
  data arrival time                                                                                                   1.1099                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg/CK (fd1eqd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1099                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (568.33,394.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_31_/Q (fd1eqd1_hd)   0.0949               0.9250    0.3621 @   1.1121 f    (568.88,394.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a[31] (net)     1   0.0039                      0.9250    0.0000     1.1121 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/D (fd1eqd1_hd)   0.0000   0.0949  -0.0018   0.9250  -0.0020 @   1.1101 f (560.46,390.90)                       1.05
  data arrival time                                                                                                   1.1101                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1101                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1101                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (394.67,401.54)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_27_/Q (fds2eqd1_hd)     0.0890               0.9250    0.3712 @   1.1212 f    (393.76,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[27] (net)     1   0.0024                         0.9250    0.0000     1.1212 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_/D (fds2eqd1_hd)   0.0000   0.0890  -0.0006   0.9250  -0.0006 @   1.1205 f (391.14,402.05)                     1.05
  data arrival time                                                                                                   1.1205                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_27_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1205                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1205                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (401.70,420.11)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/Q (fds2eqd1_hd)     0.0906               0.9250    0.3725 @   1.1225 f    (400.80,420.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[31] (net)     1   0.0025                         0.9250    0.0000     1.1225 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_/D (fds2eqd1_hd)   0.0000   0.0906  -0.0016   0.9250  -0.0017 @   1.1207 f (398.17,419.58)                     1.05
  data arrival time                                                                                                   1.1207                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_31_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1207                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1207                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_5_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (424.58,415.93)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_5_/Q (fds2eqd1_hd)      0.0899               0.9250    0.3719 @   1.1219 f    (423.68,415.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[5] (net)     1   0.0024                          0.9250    0.0000     1.1219 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_5_/D (fds2eqd1_hd)   0.0000   0.0899  -0.0009   0.9250  -0.0010 @   1.1209 f (421.49,416.45)                      1.05
  data arrival time                                                                                                   1.1209                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_5_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1209                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1209                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_7_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (404.35,408.73)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_7_/Q (fds2eqd1_hd)      0.0891               0.9250    0.3713 @   1.1213 f    (403.44,408.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[7] (net)     1   0.0024                          0.9250    0.0000     1.1213 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_7_/D (fds2eqd1_hd)   0.0000   0.0891   0.0000   0.9250   0.0000 @   1.1213 f (400.38,409.26)                      1.05
  data arrival time                                                                                                   1.1213                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_7_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1213                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1213                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_2_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (433.83,451.93)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_2_/Q (fds2eqd1_hd)      0.0918               0.9250    0.3734 @   1.1234 f    (432.92,451.97)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[2] (net)     1   0.0026                          0.9250    0.0000     1.1234 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_2_/D (fds2eqd1_hd)   0.0000   0.0918  -0.0018   0.9250  -0.0020 @   1.1214 f (429.86,452.45)                      1.05
  data arrival time                                                                                                   1.1214                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_2_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1214                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1214                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (401.27,412.90)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/Q (fds2eqd1_hd)     0.0895               0.9250    0.3716 @   1.1216 f    (400.36,412.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[14] (net)     1   0.0024                         0.9250    0.0000     1.1216 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_/D (fds2eqd1_hd)   0.0000   0.0895   0.0000   0.9250   0.0000 @   1.1216 f (399.05,416.45)                     1.05
  data arrival time                                                                                                   1.1216                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_14_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1216                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1216                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (404.79,427.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_22_/Q (fds2eqd1_hd)     0.0895               0.9250    0.3716 @   1.1216 f    (403.88,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[22] (net)     1   0.0024                         0.9250    0.0000     1.1216 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_/D (fds2eqd1_hd)   0.0000   0.0895   0.0000   0.9250   0.0000 @   1.1216 f (402.58,430.86)                     1.05
  data arrival time                                                                                                   1.1216                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_22_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1216                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1216                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (415.35,427.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_6_/Q (fds2eqd1_hd)      0.0897               0.9250    0.3717 @   1.1217 f    (414.44,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[6] (net)     1   0.0024                          0.9250    0.0000     1.1217 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_/D (fds2eqd1_hd)   0.0000   0.0897   0.0000   0.9250   0.0000 @   1.1217 f (414.45,433.98)                      1.05
  data arrival time                                                                                                   1.1217                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_6_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1217                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (373.55,394.33)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_25_/Q (fds2eqd1_hd)     0.0923               0.9250    0.3738 @   1.1238 f    (372.64,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[25] (net)     1   0.0027                         0.9250    0.0000     1.1238 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_/D (fds2eqd1_hd)   0.0000   0.0923   0.0000   0.9250   0.0000 @   1.1238 f (370.02,390.79)                     1.05
  data arrival time                                                                                                   1.1238                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_25_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1238                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1238                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (428.98,391.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/Q (fds2eqd1_hd)     0.0926               0.9250    0.3740 @   1.1240 f    (428.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[13] (net)     1   0.0027                         0.9250    0.0000     1.1240 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/D (fds2eqd1_hd)   0.0000   0.0926   0.0000   0.9250   0.0000 @   1.1240 f (425.45,394.86)                     1.05
  data arrival time                                                                                                   1.1240                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_13_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1240                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1240                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (405.67,401.54)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_30_/Q (fds2eqd1_hd)     0.0929               0.9250    0.3742 @   1.1242 f    (404.76,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[30] (net)     1   0.0027                         0.9250    0.0000     1.1242 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_/D (fds2eqd1_hd)   0.0000   0.0929   0.0000   0.9250   0.0000 @   1.1242 f (401.70,405.18)                     1.05
  data arrival time                                                                                                   1.1242                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_30_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1242                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1242                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (428.98,398.51)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/Q (fds2eqd1_hd)     0.0930               0.9250    0.3743 @   1.1243 f    (428.08,398.47)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[12] (net)     1   0.0027                         0.9250    0.0000     1.1243 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_/D (fds2eqd1_hd)   0.0000   0.0930   0.0000   0.9250   0.0000 @   1.1243 f (425.45,402.05)                     1.05
  data arrival time                                                                                                   1.1243                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_12_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1243                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1243                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (428.11,405.70)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_9_/Q (fds2eqd1_hd)      0.0946               0.9250    0.3755 @   1.1255 f    (427.20,405.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[9] (net)     1   0.0029                          0.9250    0.0000     1.1255 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_/D (fds2eqd1_hd)   0.0000   0.0946   0.0000   0.9250   0.0000 @   1.1255 f (423.26,409.26)                      1.05
  data arrival time                                                                                                   1.1255                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_9_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1255                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1255                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (428.55,401.54)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/Q (fds2eqd1_hd)      0.0958               0.9250    0.3765 @   1.1265 f    (427.64,401.57)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[8] (net)     1   0.0030                          0.9250    0.0000     1.1265 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_/D (fds2eqd1_hd)   0.0000   0.0958   0.0000   0.9250   0.0000 @   1.1265 f (424.58,405.18)                      1.05
  data arrival time                                                                                                   1.1265                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_8_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1265                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1265                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000  -0.0008   0.9250   0.0000   0.7500 r (640.05,437.62)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/Q (fd1eqd1_hd)   0.1204               0.9250    0.3802 @   1.1302 f    (640.59,437.86)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b[31] (net)     1   0.0065                      0.9250    0.0000     1.1302 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1204  -0.0029   0.9250  -0.0031 @   1.1271 f (662.98,441.30)                       1.05
  data arrival time                                                                                                   1.1271                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1271                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1271                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (417.98,391.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/Q (fds2eqd1_hd)     0.0988               0.9250    0.3788 @   1.1288 f    (417.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[11] (net)     1   0.0033                         0.9250    0.0000     1.1288 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_11_/D (fds2eqd1_hd)   0.0000   0.0988   0.0000   0.9250   0.0000 @   1.1288 f (414.45,397.98)                     1.05
  data arrival time                                                                                                   1.1288                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_11_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1288                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1288                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (675.91,920.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_31_/Q (fd1eqd1_hd)       0.1193               0.9250    0.3795 @   1.1295 f    (675.36,920.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b[31] (net)     1   0.0064                          0.9250    0.0000     1.1295 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1193  -0.0006   0.9250   -0.0006 @   1.1289 f    (672.66,941.93)                       1.05
  data arrival time                                                                                                   1.1289                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/CK (fd1eqd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1289                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1289                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (426.35,412.90)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_4_/Q (fds2eqd1_hd)      0.0994               0.9250    0.3793 @   1.1293 f    (425.44,412.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[4] (net)     1   0.0033                          0.9250    0.0000     1.1293 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_/D (fds2eqd1_hd)   0.0000   0.0994   0.0000   0.9250   0.0000 @   1.1293 f (421.05,419.58)                      1.05
  data arrival time                                                                                                   1.1293                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_4_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1293                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1293                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (384.98,391.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_26_/Q (fds2eqd1_hd)     0.1024               0.9250    0.3816 @   1.1316 f    (384.08,391.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[26] (net)     1   0.0036                         0.9250    0.0000     1.1316 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1024  -0.0014   0.9250  -0.0015 @   1.1300 f (380.58,397.98)                     1.05
  data arrival time                                                                                                   1.1300                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_26_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1300                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1300                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (422.83,444.73)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_19_/Q (fds2eqd1_hd)     0.1010               0.9250    0.3805 @   1.1305 f    (421.92,444.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[19] (net)     1   0.0035                         0.9250    0.0000     1.1305 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_/D (fds2eqd1_hd)   0.0000   0.1010   0.0000   0.9250   0.0000 @   1.1305 f (417.98,452.45)                     1.05
  data arrival time                                                                                                   1.1305                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_19_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1305                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1305                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (445.27,448.90)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_20_/Q (fds2eqd1_hd)     0.1015               0.9250    0.3809 @   1.1309 f    (444.36,448.87)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[20] (net)     1   0.0035                         0.9250    0.0000     1.1309 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_/D (fds2eqd1_hd)   0.0000   0.1015   0.0000   0.9250   0.0000 @   1.1309 f (438.65,455.58)                     1.05
  data arrival time                                                                                                   1.1309                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_20_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1309                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1309                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (372.67,387.14)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_23_/Q (fds2eqd1_hd)     0.1038               0.9250    0.3827 @   1.1327 f    (371.76,387.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[23] (net)     1   0.0038                         0.9250    0.0000     1.1327 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_/D (fds2eqd1_hd)   0.0000   0.1038  -0.0011   0.9250  -0.0011 @   1.1316 f (370.02,397.98)                     1.05
  data arrival time                                                                                                   1.1316                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_23_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1316                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1316                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (887.91,732.73)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg_31_/Q (fds2eqd1_hd)     0.1028               0.9250    0.3819 @   1.1319 f    (887.00,732.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_f2i/a[31] (net)     1   0.0037                         0.9250    0.0000     1.1319 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/D (fds2eqd1_hd)   0.0000   0.1028   0.0000   0.9250   0.0000 @   1.1320 f   (897.54,729.18)                       1.05
  data arrival time                                                                                                   1.1320                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/CK (fds2eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1320                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1320                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (595.83,708.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_31_/Q (fd1eqd1_hd)   0.1259               0.9250    0.3838 @   1.1338 f    (595.28,707.78)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b[31] (net)     1   0.0071                      0.9250    0.0000     1.1338 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1259  -0.0017   0.9250  -0.0018 @   1.1320 f (589.06,729.30)                       1.05
  data arrival time                                                                                                   1.1320                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1320                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1320                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (747.86,415.95)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_/Q (fd2d1_hd)     0.0962               0.9250    0.3823 @   1.1323 f    (739.24,416.30)                       1.05
  khu_sensor_top/ads1292_controller/n150 (net)     1    0.0027                                   0.9250    0.0000     1.1323 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_/D (fds2eqd1_hd)   0.0000   0.0962   0.0000   0.9250   0.0000 @   1.1324 f (739.17,423.65)                1.05
  data arrival time                                                                                                   1.1324                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_19_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1324                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1324                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (384.55,394.33)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_28_/Q (fds2eqd1_hd)     0.1075               0.9250    0.3856 @   1.1356 f    (383.64,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[28] (net)     1   0.0041                         0.9250    0.0000     1.1356 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1075  -0.0020   0.9250  -0.0021 @   1.1334 f (378.82,402.05)                     1.05
  data arrival time                                                                                                   1.1334                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_28_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1334                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1334                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (395.98,394.33)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_29_/Q (fds2eqd1_hd)     0.1061               0.9250    0.3845 @   1.1345 f    (395.08,394.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[29] (net)     1   0.0040                         0.9250    0.0000     1.1345 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1061   0.0000   0.9250   0.0000 @   1.1345 f (390.26,405.18)                     1.05
  data arrival time                                                                                                   1.1345                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_29_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1345                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1345                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (424.58,420.11)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_s_reg/Q (fds2eqd1_hd)       0.1091               0.9250    0.3868 @   1.1368 f    (423.68,420.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_s (net)     1   0.0043                           0.9250    0.0000     1.1368 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/D (fds2eqd1_hd)   0.0000   0.1091  -0.0014   0.9250  -0.0015 @   1.1353 f (409.61,419.58)                       1.05
  data arrival time                                                                                                   1.1353                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_31_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1353                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_0_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (434.27,444.73)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_0_/Q (fds2eqd1_hd)      0.1078               0.9250    0.3858 @   1.1358 f    (433.36,444.77)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[0] (net)     1   0.0041                          0.9250    0.0000     1.1358 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_0_/D (fds2eqd1_hd)   0.0000   0.1078   0.0000   0.9250   0.0000 @   1.1358 f (419.30,448.39)                      1.05
  data arrival time                                                                                                   1.1358                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_0_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1358                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1358                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r   (768.10,401.55)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_/Q (fd2d1_hd)      0.1007               0.9250    0.3859 @   1.1359 f    (759.48,401.90)                       1.05
  khu_sensor_top/ads1292_controller/n157 (net)     1    0.0031                                   0.9250    0.0000     1.1359 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/D (fds2eqd1_hd)   0.0000   0.1007   0.0000   0.9250   0.0000 @   1.1359 f (755.46,405.18)                 1.05
  data arrival time                                                                                                   1.1359                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_8_/CK (fds2eqd1_hd)                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1359                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1359                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (428.98,434.51)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_10_/Q (fds2eqd1_hd)     0.1097               0.9250    0.3872 @   1.1372 f    (428.08,434.47)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[10] (net)     1   0.0043                         0.9250    0.0000     1.1372 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_/D (fds2eqd1_hd)   0.0000   0.1097  -0.0012   0.9250  -0.0013 @   1.1359 f (419.30,441.18)                     1.05
  data arrival time                                                                                                   1.1359                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_10_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1359                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1359                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_1_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (421.95,441.70)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_1_/Q (fds2eqd1_hd)      0.1113               0.9250    0.3885 @   1.1385 f    (421.04,441.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[1] (net)     1   0.0045                          0.9250    0.0000     1.1385 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_1_/D (fds2eqd1_hd)   0.0000   0.1113  -0.0012   0.9250  -0.0013 @   1.1372 f (408.30,445.26)                      1.05
  data arrival time                                                                                                   1.1372                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_1_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1372                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1372                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (784.09,707.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_26_/Q (fd1qd1_hd)     0.1598               0.9250    0.4207 @   1.1707 f    (777.88,707.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[26] (net)     2   0.0095                       0.9250    0.0000     1.1707 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1598  -0.0306   0.9250  -0.0329 @   1.1378 f (766.02,707.59)                   1.05
  data arrival time                                                                                                   1.1378                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_26_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1378                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1378                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_18_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (417.55,430.33)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_18_/Q (fds2eqd1_hd)     0.1106               0.9250    0.3880 @   1.1380 f    (416.64,430.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[18] (net)     1   0.0044                         0.9250    0.0000     1.1380 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_18_/D (fds2eqd1_hd)   0.0000   0.1106   0.0000   0.9250   0.0000 @   1.1380 f (406.54,438.05)                     1.05
  data arrival time                                                                                                   1.1380                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_18_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1380                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1380                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (748.30,391.29)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/Q (fd2d1_hd)     0.1162               0.9250    0.3982 @   1.1482 f    (739.68,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n154 (net)     1    0.0046                                   0.9250    0.0000     1.1482 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/D (fds2eqd1_hd)   0.0000   0.1162  -0.0094   0.9250  -0.0101 @   1.1380 f (726.41,390.79)                1.05
  data arrival time                                                                                                   1.1380                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_17_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1380                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1380                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (748.93,391.29)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_/Q (fd2d1_hd)     0.1039               0.9250    0.3884 @   1.1384 f    (757.56,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n159 (net)     1    0.0034                                   0.9250    0.0000     1.1384 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_/D (fds2eqd1_hd)   0.0000   0.1039   0.0000   0.9250   0.0000 @   1.1384 f (756.78,402.05)                1.05
  data arrival time                                                                                                   1.1384                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_15_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1384                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1384                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (746.54,408.76)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_/Q (fd2d1_hd)     0.1054               0.9250    0.3896 @   1.1396 f    (737.92,409.10)                       1.05
  khu_sensor_top/ads1292_controller/n151 (net)     1    0.0036                                   0.9250    0.0000     1.1396 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_11_/D (fds2eqd1_hd)   0.0000   0.1054  -0.0007   0.9250  -0.0007 @   1.1389 f (736.53,416.45)                1.05
  data arrival time                                                                                                   1.1389                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_11_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1389                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (433.83,441.70)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_17_/Q (fds2eqd1_hd)     0.1118               0.9250    0.3889 @   1.1389 f    (432.92,441.67)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[17] (net)     1   0.0045                         0.9250    0.0000     1.1389 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.1118   0.0000   0.9250   0.0000 @   1.1389 f (435.58,459.65)                     1.05
  data arrival time                                                                                                   1.1389                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_17_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1389                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1389                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_3_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (429.42,430.33)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_3_/Q (fds2eqd1_hd)      0.1121               0.9250    0.3891 @   1.1391 f    (428.52,430.37)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[3] (net)     1   0.0045                          0.9250    0.0000     1.1391 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_3_/D (fds2eqd1_hd)   0.0000   0.1121   0.0000   0.9250   0.0000 @   1.1392 f (417.10,438.05)                      1.05
  data arrival time                                                                                                   1.1392                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_3_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1392                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1392                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (402.58,423.14)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_21_/Q (fds2eqd1_hd)     0.1142               0.9250    0.3908 @   1.1408 f    (401.68,423.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[21] (net)     1   0.0047                         0.9250    0.0000     1.1408 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/D (fds2eqd1_hd)   0.0000   0.1142  -0.0011   0.9250  -0.0012 @   1.1396 f (391.14,430.86)                     1.05
  data arrival time                                                                                                   1.1396                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_21_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1396                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1396                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (562.83,430.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_31_/Q (fd1eqd1_hd)   0.1352               0.9250    0.3899 @   1.1399 f    (562.28,430.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b[31] (net)     1   0.0080                      0.9250    0.0000     1.1399 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/D (fd1eqd1_hd)   0.0000   0.1352   0.0000   0.9250   0.0001 @   1.1399 f (567.94,398.11)                       1.05
  data arrival time                                                                                                   1.1399                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_s_reg/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1399                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1399                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_28_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (790.70,988.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_28_/Q (fd1qd1_hd)         0.1226               0.9250    0.3925 @   1.1425 f    (784.48,988.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[28] (net)     2   0.0054                           0.9250    0.0000     1.1425 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_28_/D (fds2eqd1_hd)   0.0000   0.1226  -0.0010   0.9250  -0.0011 @   1.1414 f (782.73,988.39)                       1.05
  data arrival time                                                                                                   1.1414                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_28_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1414                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1414                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_31_/CK (fd1eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (647.09,722.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_31_/Q (fd1eqd1_hd)    0.1378               0.9250    0.3915 @   1.1415 f    (647.64,722.18)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a[31] (net)     1   0.0083                       0.9250    0.0000     1.1415 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/D (fd1eqd1_hd)   0.0000   0.1378   0.0000   0.9250   0.0001 @   1.1416 f  (660.78,750.91)                       1.05
  data arrival time                                                                                                   1.1416                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/a_s_reg/CK (fd1eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1416                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1416                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (369.58,384.11)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_24_/Q (fds2eqd1_hd)     0.1170               0.9250    0.3929 @   1.1429 f    (368.68,384.07)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[24] (net)     1   0.0050                         0.9250    0.0000     1.1429 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.1170  -0.0011   0.9250  -0.0011 @   1.1418 f (368.26,402.05)                     1.05
  data arrival time                                                                                                   1.1418                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_24_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1418                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1418                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (810.49,664.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_23_/Q (fd1qd1_hd)     0.1234               0.9250    0.3931 @   1.1431 f    (804.28,664.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[23] (net)     2   0.0055                       0.9250    0.0000     1.1431 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_/D (fds2eqd1_hd)   0.0000   0.1234  -0.0007   0.9250  -0.0007 @   1.1423 f (802.53,661.26)                   1.05
  data arrival time                                                                                                   1.1423                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_23_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1423                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1423                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (436.90,423.14)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/Q (fds2eqd1_hd)     0.1163               0.9250    0.3924 @   1.1424 f    (436.00,423.17)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[15] (net)     1   0.0049                         0.9250    0.0000     1.1424 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_/D (fds2eqd1_hd)   0.0000   0.1163   0.0000   0.9250   0.0000 @   1.1424 f (426.33,433.98)                     1.05
  data arrival time                                                                                                   1.1424                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_15_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1424                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1424                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_23_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (775.73,718.68)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z_reg_23_/Q (fd1qd1_hd)     0.1231               0.9250    0.3928 @   1.1428 f    (769.52,718.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/z[23] (net)     2   0.0054                       0.9250    0.0000     1.1428 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_23_/D (fds2eqd1_hd)   0.0000   0.1231   0.0000   0.9250   0.0000 @   1.1428 f (767.78,718.85)                   1.05
  data arrival time                                                                                                   1.1428                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/o_Z_reg_23_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1428                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (777.34,391.29)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_/Q (fd2d1_hd)     0.1116               0.9250    0.3945 @   1.1445 f    (768.72,390.94)                       1.05
  khu_sensor_top/ads1292_controller/n153 (net)     1    0.0042                                   0.9250    0.0000     1.1445 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_/D (fds2eqd1_hd)   0.0000   0.1116  -0.0009   0.9250  -0.0010 @   1.1435 f (764.70,397.98)                1.05
  data arrival time                                                                                                   1.1435                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_10_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1435                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1435                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_25_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (787.61,995.76)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_25_/Q (fd1qd1_hd)         0.1284               0.9250    0.3968 @   1.1468 f    (781.40,995.90)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[25] (net)     2   0.0060                           0.9250    0.0000     1.1468 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_25_/D (fds2eqd1_hd)   0.0000   0.1284  -0.0005   0.9250  -0.0005 @   1.1463 f (780.09,992.46)                       1.05
  data arrival time                                                                                                   1.1463                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_25_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1463                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1463                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_24_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (810.93,668.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_24_/Q (fd1qd1_hd)     0.1278               0.9250    0.3964 @   1.1464 f    (804.72,668.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[24] (net)     2   0.0059                       0.9250    0.0000     1.1464 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.1278   0.0000   0.9250   0.0000 @   1.1464 f (802.09,664.39)                   1.05
  data arrival time                                                                                                   1.1464                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_24_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1464                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1464                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_18_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (347.07,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_18_/Q (fd1qd1_hd)      0.1307               0.9250    0.3986 @   1.1486 f    (353.28,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[18] (net)     2   0.0063                        0.9250    0.0000     1.1486 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_18_/D (fds2eqd1_hd)   0.0000   0.1307  -0.0016   0.9250  -0.0018 @   1.1468 f (350.65,798.05)                    1.05
  data arrival time                                                                                                   1.1468                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_18_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1468                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1468                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_7_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (425.39,808.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_7_/Q (fd1qd1_hd)       0.1298               0.9250    0.3979 @   1.1479 f    (431.60,808.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[7] (net)     2   0.0062                         0.9250    0.0000     1.1479 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_7_/D (fds2eqd1_hd)   0.0000   0.1298  -0.0007   0.9250  -0.0008 @   1.1472 f (425.42,805.26)                     1.05
  data arrival time                                                                                                   1.1472                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_7_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1472                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1472                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_17_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (351.46,801.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_17_/Q (fd1qd1_hd)      0.1297               0.9250    0.3978 @   1.1478 f    (357.68,801.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[17] (net)     2   0.0062                        0.9250    0.0000     1.1478 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_17_/D (fds2eqd1_hd)   0.0000   0.1297   0.0000   0.9250   0.0000 @   1.1479 f (362.54,798.05)                    1.05
  data arrival time                                                                                                   1.1479                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_17_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1479                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1479                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (187.92,437.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_29_/Q (fd4qd1_hd)    0.1113               0.9250    0.3998 @   1.1498 f    (197.96,437.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[29] (net)     2   0.0044                      0.9250    0.0000     1.1498 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[29] (float_multiplier_4)                      0.9250    0.0000     1.1498 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[29] (net)   0.0044                            0.9250    0.0000     1.1498 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_29_/D (fd1eqd1_hd)   0.0000   0.1113  -0.0013   0.9250  -0.0014 @   1.1483 f (197.90,434.11)                       1.05
  data arrival time                                                                                                   1.1483                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_29_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1483                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1483                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (331.77,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_19_/Q (fd1qd1_hd)      0.1307               0.9250    0.3986 @   1.1486 f    (325.56,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[19] (net)     2   0.0063                        0.9250    0.0000     1.1486 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_/D (fds2eqd1_hd)   0.0000   0.1307   0.0000   0.9250   0.0000 @   1.1486 f (328.65,798.05)                    1.05
  data arrival time                                                                                                   1.1486                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_19_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1486                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1486                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (209.32,348.05)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_5_/Q (fd4qd1_hd)     0.1100               0.9250    0.3987 @   1.1487 f    (199.28,347.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[5] (net)     2   0.0043                       0.9250    0.0000     1.1487 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[5] (float_multiplier_4)                       0.9250    0.0000     1.1487 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[5] (net)   0.0043                             0.9250    0.0000     1.1487 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_5_/D (fd1eqd1_hd)   0.0000   0.1100   0.0000   0.9250   0.0000 @   1.1487 f  (200.10,340.51)                       1.05
  data arrival time                                                                                                   1.1487                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_5_/CK (fd1eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1487                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1487                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (639.36,996.04)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_27_/Q (fd4qd1_hd)      0.1102               0.9250    0.3989 @   1.1489 f    (649.40,995.71)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[27] (net)     2   0.0043                        0.9250    0.0000     1.1489 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[27] (float_multiplier_0)                        0.9250    0.0000     1.1489 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[27] (net)   0.0043                              0.9250    0.0000     1.1489 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_27_/D (fd1eqd1_hd)   0.0000   0.1102   0.0000   0.9250   0.0000 @   1.1489 f   (652.86,995.71)                       1.05
  data arrival time                                                                                                   1.1489                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_27_/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1489                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_4_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (921.38,869.89)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_4_/Q (fd1qd1_hd)          0.1359               0.9250    0.4025 @   1.1525 f    (915.16,869.74)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[4] (net)     2   0.0068                            0.9250    0.0000     1.1525 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_4_/D (fds2eqd1_hd)   0.0000   0.1359  -0.0032   0.9250  -0.0034 @   1.1491 f  (913.41,870.05)                       1.05
  data arrival time                                                                                                   1.1491                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_4_/CK (fds2eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1491                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (768.10,415.95)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_/Q (fd2d1_hd)     0.1227               0.9250    0.4031 @   1.1531 f    (759.48,416.30)                       1.05
  khu_sensor_top/ads1292_controller/n148 (net)     1    0.0052                                   0.9250    0.0000     1.1531 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_/D (fds2eqd1_hd)   0.0000   0.1227  -0.0038   0.9250  -0.0040 @   1.1491 f (749.29,419.58)                1.05
  data arrival time                                                                                                   1.1491                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_20_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1491                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1491                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (762.12,595.99)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B_reg_17_/Q (fd4qd1_hd)   0.1795               0.9250    0.4469 @   1.1969 f    (772.16,596.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_B[17] (net)     2   0.0117                     0.9250    0.0000     1.1969 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_B[17] (float_adder_1)                          0.9250    0.0000     1.1969 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_B[17] (net)   0.0117                           0.9250    0.0000     1.1969 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/D (fd1eqd1_hd)   0.0000   0.1795  -0.0445   0.9250  -0.0477 @   1.1492 f (784.86,596.34)                      1.05
  data arrival time                                                                                                   1.1492                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/b_reg_17_/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1492                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1492                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_21_/CK (fd1qd1_hd)   0.0000   0.8000  -0.0009   0.9250   0.0000   0.7500 r   (314.07,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_21_/Q (fd1qd1_hd)      0.1324               0.9250    0.3999 @   1.1499 f    (320.28,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[21] (net)     2   0.0065                        0.9250    0.0000     1.1499 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_21_/D (fds2eqd1_hd)   0.0000   0.1324   0.0000   0.9250   0.0000 @   1.1499 f (317.65,798.05)                    1.05
  data arrival time                                                                                                   1.1499                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_21_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1499                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1499                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/CK (fds2eqd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (426.79,427.30)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg_16_/Q (fds2eqd1_hd)     0.1271               0.9250    0.3999 @   1.1499 f    (425.88,427.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z[16] (net)     1   0.0060                         0.9250    0.0000     1.1499 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_/D (fds2eqd1_hd)   0.0000   0.1271   0.0000   0.9250   0.0000 @   1.1500 f (399.93,423.65)                     1.05
  data arrival time                                                                                                   1.1500                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg_16_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1500                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_24_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (796.85,981.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_24_/Q (fd1qd1_hd)         0.1361               0.9250    0.4027 @   1.1527 f    (790.64,981.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[24] (net)     2   0.0069                           0.9250    0.0000     1.1527 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.1361  -0.0026   0.9250  -0.0027 @   1.1500 f (783.17,978.05)                       1.05
  data arrival time                                                                                                   1.1500                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_24_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1500                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_29_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (801.70,1002.96)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_29_/Q (fd1qd1_hd)         0.1351               0.9250    0.4020 @   1.1520 f    (795.48,1003.10)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[29] (net)     2   0.0067                           0.9250    0.0000     1.1520 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_29_/D (fds2eqd1_hd)   0.0000   0.1351  -0.0018   0.9250  -0.0019 @   1.1500 f (781.41,1002.78)                      1.05
  data arrival time                                                                                                   1.1500                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_29_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1500                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1500                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_26_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (788.93,999.48)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_26_/Q (fd1qd1_hd)         0.1333               0.9250    0.4006 @   1.1506 f    (782.72,999.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[26] (net)     2   0.0066                           0.9250    0.0000     1.1506 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1333  -0.0005   0.9250  -0.0005 @   1.1501 f (779.66,995.59)                       1.05
  data arrival time                                                                                                   1.1501                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_26_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1501                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1501                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_20_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (320.23,801.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_20_/Q (fd1qd1_hd)      0.1343               0.9250    0.4013 @   1.1513 f    (326.44,801.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[20] (net)     2   0.0067                        0.9250    0.0000     1.1513 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_20_/D (fds2eqd1_hd)   0.0000   0.1343  -0.0009   0.9250  -0.0009 @   1.1504 f (324.26,793.98)                    1.05
  data arrival time                                                                                                   1.1504                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_20_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1504                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (617.34,297.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z_reg_30_/Q (fd1qd1_hd)    0.1333               0.9250    0.4005 @   1.1505 f    (611.12,297.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/z[30] (net)     2   0.0065                      0.9250    0.0000     1.1505 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_/D (fds2eqd1_hd)   0.0000   0.1333   0.0000   0.9250   0.0000 @   1.1506 f (614.66,301.26)                  1.05
  data arrival time                                                                                                   1.1506                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_30_/CK (fds2eqd1_hd)                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1506                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (641.12,437.60)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_31_/Q (fd4qd1_hd)   0.1135              0.9250    0.4015 @   1.1515 f    (651.16,437.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[31] (net)     2   0.0046                    0.9250    0.0000     1.1515 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[31] (float_multiplier_1)                    0.9250    0.0000     1.1515 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[31] (net)   0.0046                          0.9250    0.0000     1.1515 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/D (fd1eqd1_hd)   0.0000   0.1135  -0.0006   0.9250  -0.0006 @   1.1509 f (653.74,441.30)                     1.05
  data arrival time                                                                                                   1.1509                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_31_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1509                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1509                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_0_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (881.34,913.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_0_/Q (fd1qd1_hd)          0.1338               0.9250    0.4010 @   1.1510 f    (875.12,912.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[0] (net)     2   0.0066                            0.9250    0.0000     1.1510 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_/D (fds2eqd1_hd)   0.0000   0.1338   0.0000   0.9250   0.0000 @   1.1510 f  (864.14,913.26)                       1.05
  data arrival time                                                                                                   1.1510                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_0_/CK (fds2eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1510                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1510                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_19_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (199.36,401.60)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_19_/Q (fd4qd1_hd)    0.1130               0.9250    0.4011 @   1.1511 f    (209.40,401.93)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[19] (net)     2   0.0046                      0.9250    0.0000     1.1511 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[19] (float_multiplier_4)                      0.9250    0.0000     1.1511 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[19] (net)   0.0046                            0.9250    0.0000     1.1511 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_19_/D (fd1eqd1_hd)   0.0000   0.1130   0.0000   0.9250   0.0000 @   1.1511 f (210.22,398.11)                       1.05
  data arrival time                                                                                                   1.1511                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_19_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1511                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1511                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/CK (fd2d1_hd)   0.0000   0.8000  -0.0010   0.9250   0.0000   0.7500 r  (757.98,415.95)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_/Q (fd2d1_hd)     0.1246               0.9250    0.4044 @   1.1544 f    (749.36,416.30)                       1.05
  khu_sensor_top/ads1292_controller/n156 (net)     1    0.0054                                   0.9250    0.0000     1.1544 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/D (fds2eqd1_hd)   0.0000   0.1246  -0.0030   0.9250  -0.0032 @   1.1513 f (735.66,412.39)                1.05
  data arrival time                                                                                                   1.1513                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg_16_/CK (fds2eqd1_hd)                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1513                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1513                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (650.80,434.45)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_24_/Q (fd4qd1_hd)   0.1134              0.9250    0.4014 @   1.1514 f    (660.84,434.11)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[24] (net)     2   0.0046                    0.9250    0.0000     1.1514 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[24] (float_multiplier_1)                    0.9250    0.0000     1.1514 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[24] (net)   0.0046                          0.9250    0.0000     1.1514 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_24_/D (fd1eqd1_hd)   0.0000   0.1134   0.0000   0.9250   0.0000 @   1.1514 f (660.78,430.73)                     1.05
  data arrival time                                                                                                   1.1514                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_24_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1514                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1514                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (187.92,844.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_4_/Q (fd4qd1_hd)     0.1150               0.9250    0.4027 @   1.1527 f    (197.96,844.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[4] (net)     2   0.0048                       0.9250    0.0000     1.1527 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[4] (float_multiplier_5)                       0.9250    0.0000     1.1527 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[4] (net)   0.0048                             0.9250    0.0000     1.1527 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_/D (fd1eqd1_hd)   0.0000   0.1150  -0.0010   0.9250  -0.0011 @   1.1516 f  (199.22,844.51)                       1.05
  data arrival time                                                                                                   1.1516                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_4_/CK (fd1eqd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1516                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1516                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (187.92,732.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_27_/Q (fd4qd1_hd)    0.1143               0.9250    0.4021 @   1.1521 f    (197.96,733.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[27] (net)     2   0.0047                      0.9250    0.0000     1.1521 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[27] (float_multiplier_5)                      0.9250    0.0000     1.1521 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[27] (net)   0.0047                            0.9250    0.0000     1.1521 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_/D (fd1eqd1_hd)   0.0000   0.1143   0.0000   0.9250   0.0000 @   1.1521 f (199.22,733.14)                       1.05
  data arrival time                                                                                                   1.1521                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_27_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1521                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (370.39,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_4_/Q (fd1qd1_hd)       0.1366               0.9250    0.4030 @   1.1530 f    (376.60,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[4] (net)     2   0.0069                         0.9250    0.0000     1.1530 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_/D (fds2eqd1_hd)   0.0000   0.1366  -0.0007   0.9250  -0.0007 @   1.1523 f (373.54,798.05)                     1.05
  data arrival time                                                                                                   1.1523                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_4_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1523                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_30_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (782.78,981.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z_reg_30_/Q (fd1qd1_hd)         0.1356               0.9250    0.4023 @   1.1523 f    (776.56,981.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/z[30] (net)     2   0.0068                           0.9250    0.0000     1.1523 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_30_/D (fds2eqd1_hd)   0.0000   0.1356   0.0000   0.9250   0.0000 @   1.1524 f (773.05,985.26)                       1.05
  data arrival time                                                                                                   1.1524                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/o_Z_reg_30_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1524                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_26_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r  (817.97,668.28)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z_reg_26_/Q (fd1qd1_hd)     0.1394               0.9250    0.4052 @   1.1552 f    (811.76,668.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/z[26] (net)     2   0.0072                       0.9250    0.0000     1.1552 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1394  -0.0027   0.9250  -0.0028 @   1.1524 f (803.41,671.59)                   1.05
  data arrival time                                                                                                   1.1524                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_26_/CK (fds2eqd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1524                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1524                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_20_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (316.38,470.15)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z_reg_20_/Q (fd1qd1_hd)      0.1384               0.9250    0.4044 @   1.1544 f    (310.16,470.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/z[20] (net)     2   0.0071                        0.9250    0.0000     1.1544 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_20_/D (fds2eqd1_hd)   0.0000   0.1384  -0.0018   0.9250  -0.0019 @   1.1525 f (313.26,474.05)                    1.05
  data arrival time                                                                                                   1.1525                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/o_Z_reg_20_/CK (fds2eqd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1525                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1525                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_21_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (749.36,588.79)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_21_/Q (fd4qd1_hd)   0.1486               0.9250    0.4264 @   1.1764 f    (759.40,589.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[21] (net)     2   0.0083                     0.9250    0.0000     1.1764 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_A[21] (float_adder_1)                          0.9250    0.0000     1.1764 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_A[21] (net)   0.0083                           0.9250    0.0000     1.1764 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_21_/D (fd1eqd1_hd)   0.0000   0.1486  -0.0223   0.9250  -0.0239 @   1.1525 f (761.54,589.14)                      1.05
  data arrival time                                                                                                   1.1525                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_21_/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1525                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1525                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (188.36,883.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_17_/Q (fd4qd1_hd)    0.1158               0.9250    0.4033 @   1.1533 f    (198.40,884.34)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[17] (net)     2   0.0049                      0.9250    0.0000     1.1533 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (float_multiplier_5)                      0.9250    0.0000     1.1533 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[17] (net)   0.0049                            0.9250    0.0000     1.1533 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/D (fd1eqd1_hd)   0.0000   0.1158  -0.0006   0.9250  -0.0007 @   1.1527 f (200.10,887.71)                       1.05
  data arrival time                                                                                                   1.1527                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_17_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1527                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_14_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (365.55,661.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_14_/Q (fd1qd1_hd)         0.1369               0.9250    0.4033 @   1.1533 f    (371.76,660.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[14] (net)     2   0.0069                           0.9250    0.0000     1.1533 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_14_/D (fds2eqd1_hd)   0.0000   0.1369  -0.0006   0.9250  -0.0006 @   1.1527 f (372.65,657.18)                       1.05
  data arrival time                                                                                                   1.1527                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_14_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1527                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_14_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (200.68,408.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A_reg_14_/Q (fd4qd1_hd)    0.1150               0.9250    0.4027 @   1.1527 f    (210.72,409.14)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_A[14] (net)     2   0.0048                      0.9250    0.0000     1.1527 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[14] (float_multiplier_4)                      0.9250    0.0000     1.1527 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/i_A[14] (net)   0.0048                            0.9250    0.0000     1.1527 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_14_/D (fd1eqd1_hd)   0.0000   0.1150   0.0000   0.9250   0.0000 @   1.1527 f (212.42,409.14)                       1.05
  data arrival time                                                                                                   1.1527                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_reg_14_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1527                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1527                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_1_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (332.98,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_1_/Q (fd1qd1_hd)       0.1363               0.9250    0.4028 @   1.1528 f    (339.20,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[1] (net)     2   0.0069                         0.9250    0.0000     1.1528 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_1_/D (fds2eqd1_hd)   0.0000   0.1363   0.0000   0.9250   0.0000 @   1.1528 f (339.65,798.05)                     1.05
  data arrival time                                                                                                   1.1528                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_1_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1528                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_9_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (417.46,808.55)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_9_/Q (fd1qd1_hd)       0.1373               0.9250    0.4036 @   1.1536 f    (423.68,808.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[9] (net)     2   0.0070                         0.9250    0.0000     1.1536 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_9_/D (fds2eqd1_hd)   0.0000   0.1373  -0.0006   0.9250  -0.0006 @   1.1530 f (426.77,798.05)                     1.05
  data arrival time                                                                                                   1.1530                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_9_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1530                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1530                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_24_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (212.98,729.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z_reg_24_/Q (fd1qd1_hd)         0.1865               0.9250    0.4386 @   1.1886 f    (206.76,729.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/z[24] (net)     2   0.0126                           0.9250    0.0000     1.1886 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_24_/D (fds2eqd1_hd)   0.0000   0.1865  -0.0329   0.9250  -0.0353 @   1.1533 f (208.10,690.05)                       1.05
  data arrival time                                                                                                   1.1533                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_24_/CK (fds2eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1533                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1533                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (450.60,790.40)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A_reg_3_/Q (fd4qd1_hd)   0.1158               0.9250    0.4033 @   1.1533 f    (460.64,790.73)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_A[3] (net)     2   0.0048                     0.9250    0.0000     1.1533 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[3] (float_multiplier_2)                     0.9250    0.0000     1.1533 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_A[3] (net)   0.0048                           0.9250    0.0000     1.1533 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_3_/D (fd1eqd1_hd)   0.0000   0.1158   0.0000   0.9250   0.0000 @   1.1533 f (461.02,797.93)                      1.05
  data arrival time                                                                                                   1.1533                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_reg_3_/CK (fd1eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1533                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1533                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (653.44,420.05)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_23_/Q (fd4qd1_hd)   0.1166              0.9250    0.4039 @   1.1539 f    (663.48,419.70)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[23] (net)     2   0.0049                    0.9250    0.0000     1.1539 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[23] (float_multiplier_1)                    0.9250    0.0000     1.1539 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[23] (net)   0.0049                          0.9250    0.0000     1.1539 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_23_/D (fd1eqd1_hd)   0.0000   0.1166  -0.0005   0.9250  -0.0005 @   1.1535 f (664.74,423.54)                     1.05
  data arrival time                                                                                                   1.1535                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_23_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1535                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_19_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (228.24,844.84)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A_reg_19_/Q (fd4qd1_hd)    0.1161               0.9250    0.4035 @   1.1535 f    (218.20,844.51)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_A[19] (net)     2   0.0049                      0.9250    0.0000     1.1535 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[19] (float_multiplier_5)                      0.9250    0.0000     1.1535 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/i_A[19] (net)   0.0049                            0.9250    0.0000     1.1535 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_19_/D (fd1eqd1_hd)   0.0000   0.1161   0.0000   0.9250   0.0000 @   1.1535 f (221.22,851.71)                       1.05
  data arrival time                                                                                                   1.1535                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_reg_19_/CK (fd1eqd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1535                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1535                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (639.80,1003.24)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A_reg_28_/Q (fd4qd1_hd)      0.1161               0.9250    0.4036 @   1.1536 f    (649.84,1002.91)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_mult_A[28] (net)     2   0.0049                        0.9250    0.0000     1.1536 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[28] (float_multiplier_0)                        0.9250    0.0000     1.1536 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/mult/i_A[28] (net)   0.0049                              0.9250    0.0000     1.1536 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_28_/D (fd1eqd1_hd)   0.0000   0.1161   0.0000   0.9250   0.0000 @   1.1536 f   (651.10,1002.91)                      1.05
  data arrival time                                                                                                   1.1536                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/a_reg_28_/CK (fd1eqd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1536                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_26_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (733.93,945.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z_reg_26_/Q (fd1qd1_hd)        0.1402               0.9250    0.4058 @   1.1558 f    (727.72,945.50)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/z[26] (net)     2   0.0073                          0.9250    0.0000     1.1558 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_26_/D (fds2eqd1_hd)   0.0000   0.1402  -0.0020   0.9250  -0.0021 @   1.1537 f (736.07,945.18)                      1.05
  data arrival time                                                                                                   1.1537                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_26_/CK (fds2eqd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1537                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (662.96,405.64)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_26_/Q (fd4qd1_hd)   0.1630              0.9250    0.4365 @   1.1865 f    (652.92,405.30)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[26] (net)     2   0.0098                    0.9250    0.0000     1.1865 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[26] (float_multiplier_1)                    0.9250    0.0000     1.1865 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[26] (net)   0.0098                          0.9250    0.0000     1.1865 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_/D (fd1eqd1_hd)   0.0000   0.1630  -0.0305   0.9250  -0.0327 @   1.1538 f (671.46,405.30)                     1.05
  data arrival time                                                                                                   1.1538                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_26_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1538                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1538                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_0_/CK (fd1qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (345.86,805.09)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z_reg_0_/Q (fd1qd1_hd)       0.1377               0.9250    0.4039 @   1.1539 f    (339.64,804.94)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/z[0] (net)     2   0.0070                         0.9250    0.0000     1.1539 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_0_/D (fds2eqd1_hd)   0.0000   0.1377   0.0000   0.9250   0.0000 @   1.1539 f (341.86,793.98)                     1.05
  data arrival time                                                                                                   1.1539                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg_0_/CK (fds2eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1539                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (668.40,387.20)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A_reg_29_/Q (fd4qd1_hd)   0.1178              0.9250    0.4049 @   1.1549 f    (678.44,387.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_A[29] (net)     2   0.0050                    0.9250    0.0000     1.1549 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[29] (float_multiplier_1)                    0.9250    0.0000     1.1549 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_A[29] (net)   0.0050                          0.9250    0.0000     1.1549 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_/D (fd1eqd1_hd)   0.0000   0.1178  -0.0009   0.9250  -0.0009 @   1.1539 f (679.26,383.70)                     1.05
  data arrival time                                                                                                   1.1539                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/a_reg_29_/CK (fd1eqd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.1539                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.1539                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (974.91,272.08)        d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)      0.1184               0.9250    0.3987 @   1.1487 f    (967.14,271.67)        d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R (net)     1   0.0051                        0.9250    0.0000     1.1487 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)   0.0000   0.1184  -0.0010   0.9250  -0.0010 @   1.1477 f    (973.31,257.33)        d              1.05
  data arrival time                                                                                                   1.1477                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0656     1.0556                                            
  data required time                                                                                                  1.0556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0556                                            
  data arrival time                                                                                                  -1.1477                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0920                                            


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (999.73,232.76)        d i            1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (fd3qd1_hd)      0.1242               0.9250    0.4027 @   1.1527 f    (1007.50,233.16)       d              1.05
  khu_sensor_top/uart_controller/uart_tx/n82 (net)     2   0.0057                                0.9250    0.0000     1.1527 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U27/C (oa21d1_hd)        0.0000    0.1242    0.0000     0.9250    0.0000 @   1.1527 f    (1005.78,236.27)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U27/Y (oa21d1_hd)                  0.1754               0.9250    0.0941 @   1.2468 r    (1005.50,236.07)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n26 (net)     1   0.0037                                0.9250    0.0000     1.2468 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/U26/C (oa21d1_hd)        0.0000    0.1754   -0.0160     0.9250   -0.0171 @   1.2296 r    (1001.82,236.27)                      1.05
  khu_sensor_top/uart_controller/uart_tx/U26/Y (oa21d1_hd)                  0.0674               0.9250    0.0907 @   1.3203 f    (1001.54,236.07)                      1.05
  khu_sensor_top/uart_controller/uart_tx/n58 (net)     1   0.0024                                0.9250    0.0000     1.3203 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/D (fd3qd1_hd)   0.0000   0.0674   0.0000   0.9250   0.0000 @   1.3203 f  (1001.33,233.11)       d              1.05
  data arrival time                                                                                                   1.3203                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)                                    0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.3203                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2515                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (997.52,372.80)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/Q (fd4qd1_hd)           0.1347               0.9250    0.4167 @   1.1667 f    (1007.56,373.14)       d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[53] (net)     2   0.0068                             0.9250    0.0000     1.1667 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U4/AN (nd2bd1_hd)                    0.0000    0.1347    0.0000     0.9250    0.0000 @   1.1667 f    (1000.16,375.54)                      1.05
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)                               0.0963               0.9250    0.1591 @   1.3258 f    (1001.55,376.88)                      1.05
  khu_sensor_top/sensor_core/n374 (net)         1       0.0032                                   0.9250    0.0000     1.3258 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/D (fd4qd1_hd)   0.0000   0.0963  -0.0077     0.9250   -0.0082 @   1.3176 f    (999.12,372.73)        d              1.05
  data arrival time                                                                                                   1.3176                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_53_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0759     1.0659                                            
  data required time                                                                                                  1.0659                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0659                                            
  data arrival time                                                                                                  -1.3176                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2517                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (865.96,362.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/Q (fd4qd1_hd)              0.0945               0.9250    0.3864 @   1.1364 f    (876.00,362.11)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[2] (net)     1   0.0028                                0.9250    0.0000     1.1364 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U345/A (ivd1_hd)                     0.0000    0.0945    0.0000     0.9250    0.0000 @   1.1364 f    (877.32,365.63)                       1.05
  khu_sensor_top/sensor_core/U345/Y (ivd1_hd)                               0.1797               0.9250    0.1052 @   1.2416 r    (877.76,365.77)                       1.05
  khu_sensor_top/sensor_core/n7 (net)           2       0.0081                                   0.9250    0.0000     1.2416 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U476/B (nd2d1_hd)                    0.0000    0.1797    0.0000     0.9250    0.0000 @   1.2416 r    (878.21,365.63)                       1.05
  khu_sensor_top/sensor_core/U476/Y (nd2d1_hd)                              0.1003               0.9250    0.0899 @   1.3315 f    (878.79,365.40)                       1.05
  khu_sensor_top/sensor_core/n376 (net)         1       0.0043                                   0.9250    0.0000     1.3315 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1003   -0.0050     0.9250   -0.0053 @   1.3262 f    (867.56,362.51)        d              1.05
  data arrival time                                                                                                   1.3262                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0749     1.0649                                            
  data required time                                                                                                  1.0649                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0649                                            
  data arrival time                                                                                                  -1.3262                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2613                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_1_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (863.66,398.51)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_1_/Q (fds2eqd1_hd)   0.0949       0.9250    0.3758 @  25.1258 f    (864.56,398.47)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[1] (net)     1   0.0029               0.9250    0.0000    25.1258 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[1] (ads1292_controller)               0.9250    0.0000    25.1258 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[1] (net)        0.0029                                   0.9250    0.0000    25.1258 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[1] (sensor_core)                             0.9250    0.0000    25.1258 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[1] (net)   0.0029                            0.9250    0.0000    25.1258 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U215/A (scg2d2_hd)                   0.0000    0.0949    0.0000     0.9250    0.0000 @  25.1258 f    (866.77,398.01)                       1.05
  khu_sensor_top/sensor_core/U215/Y (scg2d2_hd)                             0.0875               0.9250    0.2066 @  25.3324 f    (865.43,398.39)                       1.05
  khu_sensor_top/sensor_core/n399 (net)         1       0.0031                                   0.9250    0.0000    25.3324 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_1_/D (fd4qd1_hd)   0.0000   0.0875    0.0000     0.9250    0.0000 @  25.3324 f    (867.12,405.71)        d              1.05
  data arrival time                                                                                                  25.3324                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_1_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0781    25.0681                                            
  data required time                                                                                                 25.0681                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0681                                            
  data arrival time                                                                                                 -25.3324                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2643                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (998.41,283.29)        d i            1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/QN (fd2d1_hd)        0.1323               0.9250    0.5128 @   1.2628 r    (1007.99,283.18)       d              1.05
  khu_sensor_top/uart_controller/n252 (net)     1       0.0044                                   0.9250    0.0000     1.2628 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U14/A (oa22d1_hd)                0.0000    0.1323    0.0000     0.9250    0.0000 @   1.2628 r    (1002.72,286.67)                      1.05
  khu_sensor_top/uart_controller/U14/Y (oa22d1_hd)                          0.1079               0.9250    0.0870 @   1.3498 f    (1002.49,286.84)                      1.05
  khu_sensor_top/uart_controller/n91 (net)      1       0.0029                                   0.9250    0.0000     1.3498 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/D (fd2d1_hd)   0.0000   0.1079  -0.0077   0.9250   -0.0083 @   1.3415 f    (1000.01,283.21)       d              1.05
  data arrival time                                                                                                   1.3415                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_1_/CK (fd2d1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0777     1.0677                                            
  data required time                                                                                                  1.0677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0677                                            
  data arrival time                                                                                                  -1.3415                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2738                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (890.87,355.17)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/Q (fd3qd1_hd)              0.1365               0.9250    0.4111 @   1.1611 f    (883.10,355.57)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[1] (net)     2   0.0070                                0.9250    0.0000     1.1611 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U7/A (ad2d1_hd)                      0.0000    0.1365    0.0000     0.9250    0.0000 @   1.1611 f    (887.45,358.79)                       1.05
  khu_sensor_top/sensor_core/U7/Y (ad2d1_hd)                                0.0787               0.9250    0.1798 @   1.3410 f    (889.00,358.56)                       1.05
  khu_sensor_top/sensor_core/n377 (net)         1       0.0019                                   0.9250    0.0000     1.3410 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/D (fd3qd1_hd)    0.0000    0.0787    0.0000     0.9250    0.0000 @   1.3410 f    (889.27,355.51)        d              1.05
  data arrival time                                                                                                   1.3410                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_1_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0759     1.0659                                            
  data required time                                                                                                  1.0659                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0659                                            
  data arrival time                                                                                                  -1.3410                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2751                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (876.53,362.36)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/Q (fd3qd1_hd)              0.1297               0.9250    0.4065 @   1.1565 f    (884.30,362.77)        d              1.05
  khu_sensor_top/sensor_core/r_ads_lstate[0] (net)     2   0.0063                                0.9250    0.0000     1.1565 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U8/A (ad2d1_hd)                      0.0000    0.1297    0.0000     0.9250    0.0000 @   1.1565 f    (883.03,365.98)                       1.05
  khu_sensor_top/sensor_core/U8/Y (ad2d1_hd)                                0.0876               0.9250    0.1850 @   1.3414 f    (881.48,365.76)                       1.05
  khu_sensor_top/sensor_core/n378 (net)         1       0.0029                                   0.9250    0.0000     1.3414 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/D (fd3qd1_hd)    0.0000    0.0876   -0.0016     0.9250   -0.0017 @   1.3397 f    (878.13,362.71)        d              1.05
  data arrival time                                                                                                   1.3397                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_lstate_reg_0_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0736     1.0636                                            
  data required time                                                                                                  1.0636                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0636                                            
  data arrival time                                                                                                  -1.3397                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2761                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_7_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (863.66,394.33)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_7_/Q (fds2eqd1_hd)   0.1098       0.9250    0.3873 @  25.1373 f    (864.56,394.37)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[7] (net)     1   0.0043               0.9250    0.0000    25.1373 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[7] (ads1292_controller)               0.9250    0.0000    25.1373 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[7] (net)        0.0043                                   0.9250    0.0000    25.1373 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[7] (sensor_core)                             0.9250    0.0000    25.1373 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[7] (net)   0.0043                            0.9250    0.0000    25.1373 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U228/A (scg2d2_hd)                   0.0000    0.1098   -0.0011     0.9250   -0.0012 @  25.1361 f    (873.37,394.83)                       1.05
  khu_sensor_top/sensor_core/U228/Y (scg2d2_hd)                             0.0894               0.9250    0.2117 @  25.3478 f    (872.03,394.45)                       1.05
  khu_sensor_top/sensor_core/n405 (net)         1       0.0035                                   0.9250    0.0000    25.3478 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_7_/D (fd4qd1_hd)   0.0000   0.0894   -0.0022     0.9250   -0.0024 @  25.3454 f    (866.68,391.31)        d              1.05
  data arrival time                                                                                                  25.3454                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_7_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0776    25.0676                                            
  data required time                                                                                                 25.0676                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0676                                            
  data arrival time                                                                                                 -25.3454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2778                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (950.44,415.99)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/Q (fd4qd1_hd)            0.1316               0.9250    0.4145 @   1.1645 f    (960.48,416.33)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[0] (net)     2   0.0065                              0.9250    0.0000     1.1645 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U148/A (scg14d1_hd)                  0.0000    0.1316   -0.0033     0.9250   -0.0035 @   1.1610 f    (954.89,418.86)                       1.05
  khu_sensor_top/sensor_core/U148/Y (scg14d1_hd)                            0.1108               0.9250    0.1908 @   1.3518 f    (955.82,420.30)                       1.05
  khu_sensor_top/sensor_core/n472 (net)         1       0.0036                                   0.9250    0.0000     1.3518 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.1108   -0.0090     0.9250   -0.0096 @   1.3422 f    (952.04,415.93)        d              1.05
  data arrival time                                                                                                   1.3422                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0723     1.0623                                            
  data required time                                                                                                  1.0623                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0623                                            
  data arrival time                                                                                                  -1.3422                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2798                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (977.72,286.39)        d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_1_/Q (fd4qd1_hd)              0.1496               0.9250    0.4271 @   1.1771 f    (987.76,286.73)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[1] (net)     2   0.0084                                0.9250    0.0000     1.1771 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U3/AN (nd2bd1_hd)                0.0000    0.1496   -0.0005     0.9250   -0.0005 @   1.1766 f    (989.00,294.90)                       1.05
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)                           0.1081               0.9250    0.1704 @   1.3470 f    (987.61,293.56)                       1.05
  khu_sensor_top/uart_controller/n80 (net)      1       0.0043                                   0.9250    0.0000     1.3470 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_1_/D (fd4qd1_hd)    0.0000    0.1081   -0.0015     0.9250   -0.0016 @   1.3454 f    (979.32,286.33)        d              1.05
  data arrival time                                                                                                   1.3454                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_1_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0730     1.0630                                            
  data required time                                                                                                  1.0630                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0630                                            
  data arrival time                                                                                                  -1.3454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2824                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (940.32,437.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_done_reg/Q (fd4qd1_hd)          0.1911               0.9250    0.4541 @   1.2041 f    (950.36,437.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_read_reg_done (net)     2   0.0130                            0.9250    0.0000     1.2041 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U151/A (oa22d1_hd)                   0.0000    0.1911   -0.0034     0.9250   -0.0036 @   1.2005 f    (947.72,405.37)                       1.05
  khu_sensor_top/sensor_core/U151/Y (oa22d1_hd)                             0.2550               0.9250    0.1344 @   1.3349 r    (947.95,405.20)                       1.05
  khu_sensor_top/sensor_core/n473 (net)         1       0.0034                                   0.9250    0.0000     1.3349 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/D (fd2d1_hd)      0.0000    0.2550   -0.0468     0.9250   -0.0503 @   1.2846 r    (946.33,408.83)        d              1.05
  data arrival time                                                                                                   1.2846                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_read_reg_reg/CK (fd2d1_hd)                                              0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2846                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2846                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)    0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (952.66,459.15)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/QN (fd2d1_hd)              0.1646               0.9250    0.5288 @   1.2788 r    (962.23,459.26)        d              1.05
  khu_sensor_top/sensor_core/n886 (net)         2       0.0063                                   0.9250    0.0000     1.2788 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U369/B (ao22d1_hd)                   0.0000    0.1646    0.0000     0.9250    0.0000 @   1.2788 r    (962.71,459.13)                       1.05
  khu_sensor_top/sensor_core/U369/Y (ao22d1_hd)                             0.1237               0.9250    0.0961 @   1.3749 f    (963.37,459.14)                       1.05
  khu_sensor_top/sensor_core/n572 (net)         1       0.0043                                   0.9250    0.0000     1.3749 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/D (fd2d1_hd)     0.0000    0.1237   -0.0243     0.9250   -0.0261 @   1.3488 f    (954.25,459.23)        d              1.05
  data arrival time                                                                                                   1.3488                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_/CK (fd2d1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0737     1.0637                                            
  data required time                                                                                                  1.0637                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0637                                            
  data arrival time                                                                                                  -1.3488                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2850                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_4_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (852.22,394.33)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_4_/Q (fds2eqd1_hd)   0.1212       0.9250    0.3959 @  25.1459 f    (853.12,394.37)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[4] (net)     1   0.0054               0.9250    0.0000    25.1459 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[4] (ads1292_controller)               0.9250    0.0000    25.1459 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[4] (net)        0.0054                                   0.9250    0.0000    25.1459 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[4] (sensor_core)                             0.9250    0.0000    25.1459 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[4] (net)   0.0054                            0.9250    0.0000    25.1459 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U225/A (scg2d2_hd)                   0.0000    0.1212   -0.0011     0.9250   -0.0012 @  25.1447 f    (869.85,394.83)                       1.05
  khu_sensor_top/sensor_core/U225/Y (scg2d2_hd)                             0.0860               0.9250    0.2108 @  25.3555 f    (868.52,394.45)                       1.05
  khu_sensor_top/sensor_core/n402 (net)         1       0.0028                                   0.9250    0.0000    25.3555 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_4_/D (fd4qd1_hd)   0.0000   0.0860   -0.0009     0.9250   -0.0009 @  25.3546 f    (868.44,401.53)        d              1.05
  data arrival time                                                                                                  25.3546                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_4_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0784    25.0684                                            
  data required time                                                                                                 25.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0684                                            
  data arrival time                                                                                                 -25.3546                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2861                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (989.44,394.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/Q (fd4qd1_hd)            0.1367               0.9250    0.4181 @   1.1681 f    (979.40,394.73)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[1] (net)     2   0.0070                              0.9250    0.0000     1.1681 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U146/A (scg14d1_hd)                  0.0000    0.1367   -0.0028     0.9250   -0.0030 @   1.1650 f    (983.67,397.26)                       1.05
  khu_sensor_top/sensor_core/U146/Y (scg14d1_hd)                            0.1101               0.9250    0.1917 @   1.3568 f    (982.74,398.70)                       1.05
  khu_sensor_top/sensor_core/n471 (net)         1       0.0035                                   0.9250    0.0000     1.3568 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.1101   -0.0074     0.9250   -0.0079 @   1.3489 f    (987.84,394.33)        d              1.05
  data arrival time                                                                                                   1.3489                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0725     1.0625                                            
  data required time                                                                                                  1.0625                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0625                                            
  data arrival time                                                                                                  -1.3489                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2864                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (971.12,408.80)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/Q (fd4qd1_hd)            0.1476               0.9250    0.4257 @   1.1757 f    (981.16,409.14)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[6] (net)     2   0.0082                              0.9250    0.0000     1.1757 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U138/A (scg14d1_hd)                  0.0000    0.1476   -0.0031     0.9250   -0.0033 @   1.1724 f    (969.59,409.98)                       1.05
  khu_sensor_top/sensor_core/U138/Y (scg14d1_hd)                            0.1102               0.9250    0.1949 @   1.3673 f    (968.66,408.54)                       1.05
  khu_sensor_top/sensor_core/n466 (net)         1       0.0035                                   0.9250    0.0000     1.3673 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/D (fd4qd1_hd)   0.0000   0.1102   -0.0142     0.9250   -0.0152 @   1.3521 f    (972.72,408.73)        d              1.05
  data arrival time                                                                                                   1.3521                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_6_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0725     1.0625                                            
  data required time                                                                                                  1.0625                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0625                                            
  data arrival time                                                                                                  -1.3521                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2896                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_5_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (858.82,384.11)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_5_/Q (fds2eqd1_hd)   0.1201       0.9250    0.3951 @  25.1451 f    (859.72,384.07)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[5] (net)     1   0.0053               0.9250    0.0000    25.1451 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[5] (ads1292_controller)               0.9250    0.0000    25.1451 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[5] (net)        0.0053                                   0.9250    0.0000    25.1451 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[5] (sensor_core)                             0.9250    0.0000    25.1451 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[5] (net)   0.0053                            0.9250    0.0000    25.1451 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U226/A (scg2d2_hd)                   0.0000    0.1201   -0.0030     0.9250   -0.0032 @  25.1419 f    (874.69,383.61)                       1.05
  khu_sensor_top/sensor_core/U226/Y (scg2d2_hd)                             0.0927               0.9250    0.2171 @  25.3590 f    (873.35,383.99)                       1.05
  khu_sensor_top/sensor_core/n403 (net)         1       0.0040                                   0.9250    0.0000    25.3590 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_5_/D (fd4qd1_hd)   0.0000   0.0927   -0.0024     0.9250   -0.0025 @  25.3565 f    (863.16,384.11)        d              1.05
  data arrival time                                                                                                  25.3565                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_5_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0768    25.0668                                            
  data required time                                                                                                 25.0668                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0668                                            
  data arrival time                                                                                                 -25.3565                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2897                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (912.16,365.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/Q (fd4qd1_hd)          0.1487               0.9250    0.4265 @   1.1765 f    (922.20,365.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_chip_set_done (net)     2   0.0083                            0.9250    0.0000     1.1765 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U176/A (oa22d1_hd)                   0.0000    0.1487   -0.0007     0.9250   -0.0007 @   1.1757 f    (924.40,380.27)                       1.05
  khu_sensor_top/sensor_core/U176/Y (oa22d1_hd)                             0.2368               0.9250    0.1141 @   1.2899 r    (924.63,380.44)                       1.05
  khu_sensor_top/sensor_core/n482 (net)         1       0.0024                                   0.9250    0.0000     1.2899 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (fd4qd1_hd)     0.0000    0.2368    0.0000     0.9250    0.0000 @   1.2899 r    (923.60,376.91)        d              1.05
  data arrival time                                                                                                   1.2899                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.2899                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2899                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_3_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (864.09,405.70)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_3_/Q (fds2eqd1_hd)   0.1346       0.9250    0.4051 @  25.1551 f    (865.00,405.67)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[3] (net)     1   0.0068               0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[3] (ads1292_controller)               0.9250    0.0000    25.1551 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[3] (net)        0.0068                                   0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[3] (sensor_core)                             0.9250    0.0000    25.1551 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[3] (net)   0.0068                            0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U224/A (scg2d2_hd)                   0.0000    0.1346   -0.0077     0.9250   -0.0083 @  25.1468 f    (881.73,398.01)                       1.05
  khu_sensor_top/sensor_core/U224/Y (scg2d2_hd)                             0.0846               0.9250    0.2122 @  25.3589 f    (880.40,398.39)                       1.05
  khu_sensor_top/sensor_core/n401 (net)         1       0.0025                                   0.9250    0.0000    25.3589 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_/D (fd4qd1_hd)   0.0000   0.0846    0.0000     0.9250    0.0000 @  25.3590 f    (881.64,401.53)        d              1.05
  data arrival time                                                                                                  25.3590                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_3_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0788    25.0688                                            
  data required time                                                                                                 25.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0688                                            
  data arrival time                                                                                                 -25.3590                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2902                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (976.40,333.64)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/Q (fd4qd1_hd)         0.1533               0.9250    0.4297 @   1.1797 f    (986.44,333.30)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID (net)     2   0.0088                           0.9250    0.0000     1.1797 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U297/C (oa21d1_hd)                   0.0000    0.1533    0.0000     0.9250    0.0000 @   1.1797 f    (982.02,329.88)                       1.05
  khu_sensor_top/sensor_core/U297/Y (oa21d1_hd)                             0.1863               0.9250    0.1047 @   1.2844 r    (981.74,329.67)                       1.05
  khu_sensor_top/sensor_core/n176 (net)         1       0.0041                                   0.9250    0.0000     1.2844 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U408/B (nd2d1_hd)                    0.0000    0.1863    0.0000     0.9250    0.0000 @   1.2844 r    (980.28,336.83)                       1.05
  khu_sensor_top/sensor_core/U408/Y (nd2d1_hd)                              0.0822               0.9250    0.0776 @   1.3620 f    (979.69,336.60)                       1.05
  khu_sensor_top/sensor_core/n558 (net)         1       0.0023                                   0.9250    0.0000     1.3620 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/D (fd4qd1_hd)   0.0000   0.0822   0.0000   0.9250    0.0000 @   1.3620 f    (978.00,333.71)        d              1.05
  data arrival time                                                                                                   1.3620                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_VALID_reg/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0794     1.0694                                            
  data required time                                                                                                  1.0694                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0694                                            
  data arrival time                                                                                                  -1.3620                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2926                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_6_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (857.93,379.93)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_6_/Q (fds2eqd1_hd)   0.1319       0.9250    0.4032 @  25.1532 f    (858.84,379.97)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[6] (net)     1   0.0065               0.9250    0.0000    25.1532 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[6] (ads1292_controller)               0.9250    0.0000    25.1532 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[6] (net)        0.0065                                   0.9250    0.0000    25.1532 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[6] (sensor_core)                             0.9250    0.0000    25.1532 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[6] (net)   0.0065                            0.9250    0.0000    25.1532 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U227/A (scg2d2_hd)                   0.0000    0.1319    0.0000     0.9250    0.0000 @  25.1532 f    (878.65,383.61)                       1.05
  khu_sensor_top/sensor_core/U227/Y (scg2d2_hd)                             0.0868               0.9250    0.2140 @  25.3672 f    (877.32,383.99)                       1.05
  khu_sensor_top/sensor_core/n404 (net)         1       0.0030                                   0.9250    0.0000    25.3672 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_/D (fd4qd1_hd)   0.0000   0.0868    0.0000     0.9250    0.0000 @  25.3672 f    (875.04,387.13)        d              1.05
  data arrival time                                                                                                  25.3672                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_6_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0782    25.0682                                            
  data required time                                                                                                 25.0682                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0682                                            
  data arrival time                                                                                                 -25.3672                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2990                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (992.24,340.85)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/Q (fd4qd1_hd)        0.1333               0.9250    0.4157 @   1.1657 f    (1002.28,340.51)       d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[3] (net)     2   0.0067                          0.9250    0.0000     1.1657 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U510/C (ao21d1_hd)                   0.0000    0.1333    0.0000     0.9250    0.0000 @   1.1657 f    (1001.41,343.80)                      1.05
  khu_sensor_top/sensor_core/U510/Y (ao21d1_hd)                             0.1985               0.9250    0.1296 @   1.2954 r    (1001.72,344.08)                      1.05
  khu_sensor_top/sensor_core/n313 (net)         1       0.0041                                   0.9250    0.0000     1.2954 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U509/C (ao21d1_hd)                   0.0000    0.1985   -0.0043     0.9250   -0.0046 @   1.2908 r    (998.76,343.80)                       1.05
  khu_sensor_top/sensor_core/U509/Y (ao21d1_hd)                             0.1003               0.9250    0.0828 @   1.3736 f    (998.44,344.08)                       1.05
  khu_sensor_top/sensor_core/n639 (net)         1       0.0032                                   0.9250    0.0000     1.3736 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/D (fd4qd1_hd)   0.0000   0.1003  -0.0082   0.9250  -0.0088 @   1.3648 f    (993.84,340.91)        d              1.05
  data arrival time                                                                                                   1.3648                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0749     1.0649                                            
  data required time                                                                                                  1.0649                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0649                                            
  data arrival time                                                                                                  -1.3648                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2998                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/CK (fd2d1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (959.26,326.48)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/Q (fd2d1_hd)            0.1278               0.9250    0.4067 @   1.1567 f    (967.88,326.14)        d              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[12] (net)     2   0.0058                             0.9250    0.0000     1.1567 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U493/A (scg2d2_hd)                   0.0000    0.1278   -0.0010     0.9250   -0.0010 @   1.1557 f    (970.17,322.83)                       1.05
  khu_sensor_top/sensor_core/U493/Y (scg2d2_hd)                             0.0913               0.9250    0.2171 @   1.3728 f    (968.84,322.45)                       1.05
  khu_sensor_top/sensor_core/n623 (net)         1       0.0037                                   0.9250    0.0000     1.3728 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/D (fd2d1_hd)   0.0000   0.0913    0.0000     0.9250    0.0000 @   1.3728 f    (960.85,326.42)        d              1.05
  data arrival time                                                                                                   1.3728                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_12_/CK (fd2d1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0819     1.0719                                            
  data required time                                                                                                  1.0719                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0719                                            
  data arrival time                                                                                                  -1.3728                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3009                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (859.36,415.99)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_1_/Q (fd4qd1_hd)            0.1249               0.9250    0.4098 @   1.1598 f    (869.40,416.33)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (net)     2   0.0058                              0.9250    0.0000     1.1598 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[1] (sensor_core)                                     0.9250    0.0000     1.1598 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[1] (net)                0.0058                                   0.9250    0.0000     1.1598 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (uart_controller)                             0.9250    0.0000     1.1598 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[1] (net)   0.0058                                0.9250    0.0000     1.1598 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U43/A (scg2d2_hd)                0.0000    0.1249    0.0000     0.9250    0.0000 @   1.1598 f    (875.13,416.43)                       1.05
  khu_sensor_top/uart_controller/U43/Y (scg2d2_hd)                          0.0869               0.9250    0.2122 @   1.3720 f    (873.79,416.05)                       1.05
  khu_sensor_top/uart_controller/n164 (net)     1       0.0029                                   0.9250    0.0000     1.3720 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/D (fd4qd1_hd)   0.0000   0.0869  -0.0009   0.9250  -0.0010 @   1.3711 f (875.92,420.11)     d              1.05
  data arrival time                                                                                                   1.3711                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_1_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0782     1.0682                                            
  data required time                                                                                                  1.0682                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0682                                            
  data arrival time                                                                                                  -1.3711                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3028                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_0_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (851.34,391.30)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_0_/Q (fds2eqd1_hd)   0.1423       0.9250    0.4103 @  25.1603 f    (852.24,391.27)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[0] (net)     1   0.0076               0.9250    0.0000    25.1603 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[0] (ads1292_controller)               0.9250    0.0000    25.1603 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[0] (net)        0.0076                                   0.9250    0.0000    25.1603 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[0] (sensor_core)                             0.9250    0.0000    25.1603 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[0] (net)   0.0076                            0.9250    0.0000    25.1603 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U214/A (scg2d2_hd)                   0.0000    0.1423   -0.0032     0.9250   -0.0034 @  25.1569 f    (878.63,394.83)                       1.05
  khu_sensor_top/sensor_core/U214/Y (scg2d2_hd)                             0.0863               0.9250    0.2156 @  25.3725 f    (879.97,394.45)                       1.05
  khu_sensor_top/sensor_core/n398 (net)         1       0.0029                                   0.9250    0.0000    25.3725 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/D (fd4qd1_hd)   0.0000   0.0863   -0.0008     0.9250   -0.0008 @  25.3717 f    (884.72,394.33)        d              1.05
  data arrival time                                                                                                  25.3717                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_0_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0784    25.0684                                            
  data required time                                                                                                 25.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0684                                            
  data arrival time                                                                                                 -25.3717                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3033                                            


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_2_/CK (fds2eqd1_hd)   0.0000   0.8000  -0.0007   0.9250   0.0000  24.7500 r (862.34,387.14)              1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg_2_/Q (fds2eqd1_hd)   0.1346       0.9250    0.4051 @  25.1551 f    (863.24,387.17)                       1.05
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[2] (net)     1   0.0068               0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[2] (ads1292_controller)               0.9250    0.0000    25.1551 f    (netlink)                             
  khu_sensor_top/w_ads1292_reg_data_out[2] (net)        0.0068                                   0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[2] (sensor_core)                             0.9250    0.0000    25.1551 f    (netlink)                             
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[2] (net)   0.0068                            0.9250    0.0000    25.1551 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U223/A (scg2d2_hd)                   0.0000    0.1346   -0.0018     0.9250   -0.0019 @  25.1532 f    (875.99,398.01)                       1.05
  khu_sensor_top/sensor_core/U223/Y (scg2d2_hd)                             0.0907               0.9250    0.2184 @  25.3716 f    (877.33,398.39)                       1.05
  khu_sensor_top/sensor_core/n400 (net)         1       0.0037                                   0.9250    0.0000    25.3716 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_/D (fd4qd1_hd)   0.0000   0.0907    0.0000     0.9250    0.0000 @  25.3716 f    (878.12,391.31)        d              1.05
  data arrival time                                                                                                  25.3716                                            

  clock clk_half (rise edge)                                                                              24.0000    24.0000                                            
  clock network delay (ideal)                                                                              0.7500    24.7500                                            
  clock reconvergence pessimism                                                                            0.0000    24.7500                                            
  clock uncertainty                                                                                        0.2400    24.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_data_reg_2_/CK (fd4qd1_hd)                                          0.0000    24.9900 r                                          
  library hold time                                                                                        0.0773    25.0673                                            
  data required time                                                                                                 25.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 25.0673                                            
  data arrival time                                                                                                 -25.3716                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3043                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (966.56,405.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/Q (fd4qd1_hd)            0.1504               0.9250    0.4277 @   1.1777 f    (956.52,405.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[4] (net)     2   0.0085                              0.9250    0.0000     1.1777 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U142/A (scg14d1_hd)                  0.0000    0.1504   -0.0018     0.9250   -0.0020 @   1.1757 f    (959.72,409.98)                       1.05
  khu_sensor_top/sensor_core/U142/Y (scg14d1_hd)                            0.1063               0.9250    0.1931 @   1.3688 f    (960.66,408.54)                       1.05
  khu_sensor_top/sensor_core/n468 (net)         1       0.0032                                   0.9250    0.0000     1.3688 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/D (fd4qd1_hd)   0.0000   0.1063    0.0000     0.9250    0.0000 @   1.3688 f    (964.96,405.71)        d              1.05
  data arrival time                                                                                                   1.3688                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_4_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0735     1.0635                                            
  data required time                                                                                                  1.0635                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0635                                            
  data arrival time                                                                                                  -1.3688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3054                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (1007.92,300.80)       d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1342               0.9250    0.4163 @   1.1663 f    (997.88,301.14)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0068                                0.9250    0.0000     1.1663 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1342   -0.0007     0.9250   -0.0007 @   1.1656 f    (998.76,304.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.1892               0.9250    0.1172 @   1.2828 r    (999.20,304.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0083                                   0.9250    0.0000     1.2828 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U20/B (oa21d1_hd)                0.0000    0.1892   -0.0011     0.9250   -0.0011 @   1.2817 r    (996.74,297.23)                       1.05
  khu_sensor_top/uart_controller/U20/Y (oa21d1_hd)                          0.1142               0.9250    0.1104 @   1.3921 f    (998.02,297.57)                       1.05
  khu_sensor_top/uart_controller/n93 (net)      1       0.0039                                   0.9250    0.0000     1.3921 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_lstate_reg_0_/D (fd4qd1_hd)    0.0000    0.1142   -0.0221     0.9250   -0.0237 @   1.3684 f    (1006.32,300.73)       d              1.05
  data arrival time                                                                                                   1.3684                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0715     1.0615                                            
  data required time                                                                                                  1.0615                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0615                                            
  data arrival time                                                                                                  -1.3684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3069                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (945.44,423.20)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1219             0.9250    0.4077 @   1.1577 f    (935.40,423.54)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0055                   0.9250    0.0000     1.1577 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U88/B (scg5d1_hd)                0.0000    0.1219   -0.0008     0.9250   -0.0009 @   1.1568 f    (931.04,420.15)                       1.05
  khu_sensor_top/uart_controller/U88/Y (scg5d1_hd)                          0.1620               0.9250    0.2485 @   1.4053 f    (934.15,419.71)                       1.05
  khu_sensor_top/uart_controller/n141 (net)     1       0.0047                                   0.9250    0.0000     1.4053 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/D (fd4qd1_hd)   0.0000   0.1620  -0.0453   0.9250  -0.0487 @   1.3567 f (943.84,423.13)    d              1.05
  data arrival time                                                                                                   1.3567                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0598     1.0498                                            
  data required time                                                                                                  1.0498                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0498                                            
  data arrival time                                                                                                  -1.3567                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3069                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (862.88,408.80)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_5_/Q (fd4qd1_hd)            0.1262               0.9250    0.4108 @   1.1608 f    (872.92,409.14)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (net)     2   0.0059                              0.9250    0.0000     1.1608 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[5] (sensor_core)                                     0.9250    0.0000     1.1608 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[5] (net)                0.0059                                   0.9250    0.0000     1.1608 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (uart_controller)                             0.9250    0.0000     1.1608 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[5] (net)   0.0059                                0.9250    0.0000     1.1608 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U56/A (scg2d2_hd)                0.0000    0.1262    0.0000     0.9250    0.0000 @   1.1608 f    (875.11,412.41)                       1.05
  khu_sensor_top/uart_controller/U56/Y (scg2d2_hd)                          0.0899               0.9250    0.2154 @   1.3761 f    (876.45,412.79)                       1.05
  khu_sensor_top/uart_controller/n160 (net)     1       0.0035                                   0.9250    0.0000     1.3761 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/D (fd4qd1_hd)   0.0000   0.0899  -0.0011   0.9250  -0.0012 @   1.3750 f (878.12,405.71)     d              1.05
  data arrival time                                                                                                   1.3750                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_5_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0775     1.0675                                            
  data required time                                                                                                  1.0675                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0675                                            
  data arrival time                                                                                                  -1.3750                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3075                                            


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (943.40,243.20)       d i            1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/Q (fd4qd1_hd)   0.1645               0.9250    0.4375 @   1.1875 f    (953.44,243.54)        d              1.05
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index[1] (net)     3   0.0100                     0.9250    0.0000     1.1875 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_rx/U28/A (ao22d1_hd)        0.0000    0.1645    0.0000     0.9250    0.0000 @   1.1876 f    (950.29,247.26)                       1.05
  khu_sensor_top/uart_controller/uart_rx/U28/Y (ao22d1_hd)                  0.2281               0.9250    0.1375 @   1.3250 r    (950.55,247.30)                       1.05
  khu_sensor_top/uart_controller/uart_rx/n57 (net)     1   0.0034                                0.9250    0.0000     1.3250 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/D (fd4qd1_hd)   0.0000   0.2281  -0.0116   0.9250  -0.0124 @   1.3126 r (945.00,243.13)      d              1.05
  data arrival time                                                                                                   1.3126                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_rx/r_Bit_Index_reg_1_/CK (fd4qd1_hd)                                 0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3126                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (856.28,448.85)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_4_/Q (fd4qd1_hd)            0.1307               0.9250    0.4139 @   1.1639 f    (866.32,448.51)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (net)     2   0.0064                              0.9250    0.0000     1.1639 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[4] (sensor_core)                                     0.9250    0.0000     1.1639 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[4] (net)                0.0064                                   0.9250    0.0000     1.1639 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (uart_controller)                             0.9250    0.0000     1.1639 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[4] (net)   0.0064                                0.9250    0.0000     1.1639 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U46/A (scg2d2_hd)                0.0000    0.1307    0.0000     0.9250    0.0000 @   1.1639 f    (867.65,438.03)                       1.05
  khu_sensor_top/uart_controller/U46/Y (scg2d2_hd)                          0.0910               0.9250    0.2174 @   1.3813 f    (866.32,437.65)                       1.05
  khu_sensor_top/uart_controller/n161 (net)     1       0.0037                                   0.9250    0.0000     1.3813 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/D (fd4qd1_hd)   0.0000   0.0910  -0.0011   0.9250  -0.0012 @   1.3801 f (856.56,437.53)     d              1.05
  data arrival time                                                                                                   1.3801                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0772     1.0672                                            
  data required time                                                                                                  1.0672                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0672                                            
  data arrival time                                                                                                  -1.3801                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3129                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (858.04,441.64)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_7_/Q (fd4qd1_hd)            0.1383               0.9250    0.4192 @   1.1692 f    (868.08,441.30)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (net)     2   0.0072                              0.9250    0.0000     1.1692 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[7] (sensor_core)                                     0.9250    0.0000     1.1692 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[7] (net)                0.0072                                   0.9250    0.0000     1.1692 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (uart_controller)                             0.9250    0.0000     1.1692 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[7] (net)   0.0072                                0.9250    0.0000     1.1692 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U105/A (scg2d2_hd)               0.0000    0.1383    0.0000     0.9250    0.0000 @   1.1693 f    (865.01,434.01)                       1.05
  khu_sensor_top/uart_controller/U105/Y (scg2d2_hd)                         0.0846               0.9250    0.2130 @   1.3822 f    (863.67,434.39)                       1.05
  khu_sensor_top/uart_controller/n158 (net)     1       0.0025                                   0.9250    0.0000     1.3822 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/D (fd4qd1_hd)   0.0000   0.0846   0.0000   0.9250   0.0000 @   1.3823 f (860.96,430.33)     d              1.05
  data arrival time                                                                                                   1.3823                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_7_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.3823                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3135                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (962.76,391.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/Q (fd4qd1_hd)            0.1341               0.9250    0.4163 @   1.1663 f    (972.80,390.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_reg_addr[5] (net)     2   0.0068                              0.9250    0.0000     1.1663 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U140/A (scg14d1_hd)                  0.0000    0.1341   -0.0026     0.9250   -0.0028 @   1.1635 f    (978.84,397.26)                       1.05
  khu_sensor_top/sensor_core/U140/Y (scg14d1_hd)                            0.1445               0.9250    0.2121 @   1.3756 f    (977.90,398.70)                       1.05
  khu_sensor_top/sensor_core/n467 (net)         1       0.0066                                   0.9250    0.0000     1.3756 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/D (fd4qd1_hd)   0.0000   0.1445   -0.0065     0.9250   -0.0069 @   1.3687 f    (964.36,391.31)        d              1.05
  data arrival time                                                                                                   1.3687                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_reg_addr_reg_5_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0641     1.0541                                            
  data required time                                                                                                  1.0541                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0541                                            
  data arrival time                                                                                                  -1.3687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3146                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r    (885.76,456.05)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/Q (fd4qd1_hd)       0.1421               0.9250    0.4219 @   1.1719 f    (895.80,455.70)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[11] (net)     2   0.0076                         0.9250    0.0000     1.1719 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U271/A (scg2d2_hd)                   0.0000    0.1421   -0.0013     0.9250   -0.0014 @   1.1705 f    (893.59,448.41)                       1.05
  khu_sensor_top/sensor_core/U271/Y (scg2d2_hd)                             0.0843               0.9250    0.2136 @   1.3841 f    (894.92,448.79)                       1.05
  khu_sensor_top/sensor_core/n524 (net)         1       0.0025                                   0.9250    0.0000     1.3841 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/D (fd4qd1_hd)   0.0000   0.0843  -0.0004     0.9250   -0.0004 @   1.3837 f    (895.88,451.93)        d              1.05
  data arrival time                                                                                                   1.3837                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_19_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0789     1.0689                                            
  data required time                                                                                                  1.0689                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0689                                            
  data arrival time                                                                                                  -1.3837                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3148                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (890.16,420.05)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_0_/Q (fd4qd1_hd)            0.1323               0.9250    0.4150 @   1.1650 f    (900.20,419.70)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (net)     2   0.0066                              0.9250    0.0000     1.1650 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[0] (sensor_core)                                     0.9250    0.0000     1.1650 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[0] (net)                0.0066                                   0.9250    0.0000     1.1650 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (uart_controller)                             0.9250    0.0000     1.1650 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[0] (net)   0.0066                                0.9250    0.0000     1.1650 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U37/A (scg2d2_hd)                0.0000    0.1323    0.0000     0.9250    0.0000 @   1.1650 f    (897.11,416.43)                       1.05
  khu_sensor_top/uart_controller/U37/Y (scg2d2_hd)                          0.0903               0.9250    0.2174 @   1.3824 f    (898.45,416.05)                       1.05
  khu_sensor_top/uart_controller/n165 (net)     1       0.0036                                   0.9250    0.0000     1.3824 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/D (fd4qd1_hd)   0.0000   0.0903   0.0000   0.9250   0.0000 @   1.3824 f (901.00,423.13)     d              1.05
  data arrival time                                                                                                   1.3824                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_0_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0774     1.0674                                            
  data required time                                                                                                  1.0674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0674                                            
  data arrival time                                                                                                  -1.3824                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3150                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/CK (fj2d1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (873.64,376.82)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_/Q (fj2d1_hd)          0.1036               0.9250    0.3753 @   1.1253 f    (869.84,376.74)        d              1.05
  khu_sensor_top/sensor_core/r_ads_clk_counter[0] (net)     1   0.0042                           0.9250    0.0000     1.1253 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U306/A (oa21d1_hd)                   0.0000    0.1036   -0.0004     0.9250   -0.0004 @   1.1249 f    (864.97,376.58)                       1.05
  khu_sensor_top/sensor_core/U306/Y (oa21d1_hd)                             0.1766               0.9250    0.1372 @   1.2621 r    (865.58,376.77)                       1.05
  khu_sensor_top/sensor_core/n187 (net)         1       0.0035                                   0.9250    0.0000     1.2621 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U304/B (oa22d1_hd)                   0.0000    0.1766    0.0000     0.9250    0.0000 @   1.2621 r    (866.78,372.86)                       1.05
  khu_sensor_top/sensor_core/U304/Y (oa22d1_hd)                             0.1173               0.9250    0.1144 @   1.3765 f    (867.41,373.24)                       1.05
  khu_sensor_top/sensor_core/n561 (net)         1       0.0040                                   0.9250    0.0000     1.3765 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.1173  -0.0005   0.9250   -0.0006 @   1.3759 f    (861.40,379.93)        d              1.05
  data arrival time                                                                                                   1.3759                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0708     1.0608                                            
  data required time                                                                                                  1.0608                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0608                                            
  data arrival time                                                                                                  -1.3759                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3151                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_read_reg_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd4qd1_hd)    0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (938.84,384.05)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/Q (fd4qd1_hd)               0.1445               0.9250    0.4236 @   1.1736 f    (928.80,383.70)        d              1.05
  khu_sensor_top/sensor_core/r_ads_read_reg (net)     2   0.0079                                 0.9250    0.0000     1.1736 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U489/A (scg2d2_hd)                   0.0000    0.1445   -0.0026     0.9250   -0.0028 @   1.1708 f    (941.13,383.61)                       1.05
  khu_sensor_top/sensor_core/U489/Y (scg2d2_hd)                             0.0863               0.9250    0.2161 @   1.3869 f    (939.79,383.99)                       1.05
  khu_sensor_top/sensor_core/n544 (net)         1       0.0029                                   0.9250    0.0000     1.3869 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/D (fd4qd1_hd)     0.0000    0.0863   -0.0025     0.9250   -0.0027 @   1.3842 f    (937.24,384.11)        d              1.05
  data arrival time                                                                                                   1.3842                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_read_reg_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0784     1.0684                                            
  data required time                                                                                                  1.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0684                                            
  data arrival time                                                                                                  -1.3842                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3158                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (997.96,336.80)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/Q (fd4qd1_hd)        0.1828               0.9250    0.4490 @   1.1990 f    (1008.00,337.14)       d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[2] (net)     4   0.0120                          0.9250    0.0000     1.1990 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U505/A (ao22d1_hd)                   0.0000    0.1828    0.0000     0.9250    0.0000 @   1.1990 f    (1005.43,340.86)                      1.05
  khu_sensor_top/sensor_core/U505/Y (ao22d1_hd)                             0.2255               0.9250    0.1407 @   1.3397 r    (1005.17,340.90)                      1.05
  khu_sensor_top/sensor_core/n636 (net)         1       0.0033                                   0.9250    0.0000     1.3397 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/D (fd4qd1_hd)   0.0000   0.2255  -0.0219   0.9250  -0.0235 @   1.3162 r    (999.56,336.73)        d              1.05
  data arrival time                                                                                                   1.3162                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3162                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3162                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (903.80,509.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_7_/Q (fd4qd1_hd)        0.1412               0.9250    0.4212 @   1.1712 f    (913.84,509.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[7] (net)     2   0.0075                          0.9250    0.0000     1.1712 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U327/A (scg2d2_hd)                   0.0000    0.1412    0.0000     0.9250    0.0000 @   1.1712 f    (915.17,491.61)                       1.05
  khu_sensor_top/sensor_core/U327/Y (scg2d2_hd)                             0.0871               0.9250    0.2163 @   1.3875 f    (913.84,491.99)                       1.05
  khu_sensor_top/sensor_core/n512 (net)         1       0.0030                                   0.9250    0.0000     1.3875 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/D (fd4qd1_hd)   0.0000   0.0871  -0.0017     0.9250   -0.0019 @   1.3857 f    (909.08,492.11)        d              1.05
  data arrival time                                                                                                   1.3857                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_31_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0782     1.0682                                            
  data required time                                                                                                  1.0682                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0682                                            
  data arrival time                                                                                                  -1.3857                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3175                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (916.40,326.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (fd4qd1_hd)        0.1300               0.9250    0.4134 @   1.1634 f    (906.36,326.11)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     2   0.0063                          0.9250    0.0000     1.1634 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U190/B (scg14d1_hd)                  0.0000    0.1300   -0.0009     0.9250   -0.0009 @   1.1625 f    (903.77,333.68)                       1.05
  khu_sensor_top/sensor_core/U190/Y (scg14d1_hd)                            0.1271               0.9250    0.2142 @   1.3767 f    (905.22,333.90)                       1.05
  khu_sensor_top/sensor_core/n488 (net)         1       0.0048                                   0.9250    0.0000     1.3767 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/D (fd4qd1_hd)   0.0000   0.1271  -0.0004   0.9250  -0.0005 @   1.3762 f    (914.80,326.51)        d              1.05
  data arrival time                                                                                                   1.3762                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0683     1.0583                                            
  data required time                                                                                                  1.0583                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0583                                            
  data arrival time                                                                                                  -1.3762                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3179                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (884.44,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/Q (fd4qd1_hd)        0.1252               0.9250    0.4100 @   1.1600 f    (894.48,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[2] (net)     2   0.0058                          0.9250    0.0000     1.1600 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U448/B (scg2d2_hd)                   0.0000    0.1252    0.0000     0.9250    0.0000 @   1.1600 f    (894.43,326.33)                       1.05
  khu_sensor_top/sensor_core/U448/Y (scg2d2_hd)                             0.0850               0.9250    0.2277 @   1.3877 f    (892.28,326.39)                       1.05
  khu_sensor_top/sensor_core/n417 (net)         1       0.0026                                   0.9250    0.0000     1.3877 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/D (fd4qd1_hd)   0.0000   0.0850   0.0000   0.9250    0.0000 @   1.3877 f    (892.36,319.31)        d              1.05
  data arrival time                                                                                                   1.3877                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_2_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0787     1.0687                                            
  data required time                                                                                                  1.0687                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0687                                            
  data arrival time                                                                                                  -1.3877                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3190                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (986.36,384.05)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_44_/Q (fd4qd1_hd)   0.1512             0.9250    0.4282 @   1.1782 f    (976.32,383.70)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[44] (net)     2   0.0086                   0.9250    0.0000     1.1782 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U25/B (nd2d1_hd)                 0.0000    0.1512   -0.0010     0.9250   -0.0010 @   1.1772 f    (978.53,376.81)                       1.05
  khu_sensor_top/uart_controller/U25/Y (nd2d1_hd)                           0.1733               0.9250    0.1198 @   1.2970 r    (979.11,377.04)                       1.05
  khu_sensor_top/uart_controller/n42 (net)      1       0.0055                                   0.9250    0.0000     1.2970 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U55/C (scg14d1_hd)               0.0000    0.1733   -0.0011     0.9250   -0.0012 @   1.2958 r    (982.12,365.57)                       1.05
  khu_sensor_top/uart_controller/U55/Y (scg14d1_hd)                         0.1172               0.9250    0.0978 @   1.3937 f    (982.74,365.34)                       1.05
  khu_sensor_top/uart_controller/n113 (net)     1       0.0050                                   0.9250    0.0000     1.3937 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/D (fd4qd1_hd)   0.0000   0.1172  -0.0121   0.9250  -0.0130 @   1.3807 f (995.32,358.33)    d              1.05
  data arrival time                                                                                                   1.3807                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_52_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0708     1.0608                                            
  data required time                                                                                                  1.0608                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0608                                            
  data arrival time                                                                                                  -1.3807                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3199                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (857.60,420.05)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_3_/Q (fd4qd1_hd)            0.1464               0.9250    0.4249 @   1.1749 f    (867.64,419.70)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (net)     2   0.0081                              0.9250    0.0000     1.1749 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[3] (sensor_core)                                     0.9250    0.0000     1.1749 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[3] (net)                0.0081                                   0.9250    0.0000     1.1749 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (uart_controller)                             0.9250    0.0000     1.1749 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[3] (net)   0.0081                                0.9250    0.0000     1.1749 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U45/A (scg2d2_hd)                0.0000    0.1464   -0.0076     0.9250   -0.0081 @   1.1668 f    (872.93,430.83)                       1.05
  khu_sensor_top/uart_controller/U45/Y (scg2d2_hd)                          0.0911               0.9250    0.2211 @   1.3879 f    (871.59,430.45)                       1.05
  khu_sensor_top/uart_controller/n162 (net)     1       0.0037                                   0.9250    0.0000     1.3879 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/D (fd4qd1_hd)   0.0000   0.0911   0.0000   0.9250   0.0000 @   1.3879 f (862.28,427.31)     d              1.05
  data arrival time                                                                                                   1.3879                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_3_/CK (fd4qd1_hd)                                0.0000     0.9900 r                                          
  library hold time                                                                                        0.0772     1.0672                                            
  data required time                                                                                                  1.0672                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0672                                            
  data arrival time                                                                                                  -1.3879                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3207                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (900.28,434.45)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/Q (fd4qd1_hd)   0.1556             0.9250    0.4313 @   1.1813 f    (910.32,434.11)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[17] (net)     2   0.0090                   0.9250    0.0000     1.1813 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U87/E (scg5d1_hd)                0.0000    0.1556   -0.0355     0.9250   -0.0381 @   1.1432 f    (915.99,430.29)                       1.05
  khu_sensor_top/uart_controller/U87/Y (scg5d1_hd)                          0.1239               0.9250    0.2367 @   1.3799 f    (920.07,430.73)                       1.05
  khu_sensor_top/uart_controller/n140 (net)     1       0.0023                                   0.9250    0.0000     1.3799 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/D (fd4qd1_hd)   0.0000   0.1239   0.0000   0.9250   0.0000 @   1.3799 f (919.92,434.51)    d              1.05
  data arrival time                                                                                                   1.3799                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_25_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0691     1.0591                                            
  data required time                                                                                                  1.0591                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0591                                            
  data arrival time                                                                                                  -1.3799                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3208                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (930.20,459.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_2_/Q (fd4qd1_hd)      0.1436               0.9250    0.4229 @   1.1729 f    (940.24,459.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[2] (net)     2   0.0078                        0.9250    0.0000     1.1729 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U246/A (scg2d2_hd)                   0.0000    0.1436    0.0000     0.9250    0.0000 @   1.1729 f    (941.11,455.61)                       1.05
  khu_sensor_top/sensor_core/U246/Y (scg2d2_hd)                             0.0867               0.9250    0.2162 @   1.3891 f    (942.45,455.99)                       1.05
  khu_sensor_top/sensor_core/n574 (net)         1       0.0029                                   0.9250    0.0000     1.3891 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/D (fd4qd1_hd)   0.0000   0.0867   0.0000   0.9250   0.0000 @   1.3891 f   (945.44,451.93)        d              1.05
  data arrival time                                                                                                   1.3891                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0783     1.0683                                            
  data required time                                                                                                  1.0683                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0683                                            
  data arrival time                                                                                                  -1.3891                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3209                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd4qd1_hd)    0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (940.76,391.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/Q (fd4qd1_hd)               0.0987               0.9250    0.3898 @   1.1398 f    (950.80,390.90)        d              1.05
  khu_sensor_top/sensor_core/n885 (net)         1       0.0032                                   0.9250    0.0000     1.1398 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U898/A (ivd1_hd)                     0.0000    0.0987    0.0000     0.9250    0.0000 @   1.1398 f    (951.68,391.21)                       1.05
  khu_sensor_top/sensor_core/U898/Y (ivd1_hd)                               0.2394               0.9250    0.1315 @   1.2712 r    (951.24,391.07)                       1.05
  khu_sensor_top/sensor_core/n890 (net)         2       0.0115                                   0.9250    0.0000     1.2712 r    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U178/D (oa22d1_hd)                   0.0000    0.2394   -0.0218     0.9250   -0.0234 @   1.2478 r    (947.58,387.64)                       1.05
  khu_sensor_top/sensor_core/U178/Y (oa22d1_hd)                             0.1366               0.9250    0.1402 @   1.3880 f    (946.17,387.64)                       1.05
  khu_sensor_top/sensor_core/n483 (net)         1       0.0037                                   0.9250    0.0000     1.3880 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/D (fd4qd1_hd)     0.0000    0.1366   -0.0082     0.9250   -0.0089 @   1.3791 f    (942.36,391.31)        d              1.05
  data arrival time                                                                                                   1.3791                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_chip_set_reg/CK (fd4qd1_hd)                                             0.0000     0.9900 r                                          
  library hold time                                                                                        0.0660     1.0560                                            
  data required time                                                                                                  1.0560                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0560                                            
  data arrival time                                                                                                  -1.3791                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3231                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (923.44,466.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_1_/Q (fd4qd1_hd)      0.1463               0.9250    0.4248 @   1.1748 f    (913.40,466.73)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[1] (net)     2   0.0081                        0.9250    0.0000     1.1748 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U245/A (scg2d2_hd)                   0.0000    0.1463   -0.0006     0.9250   -0.0006 @   1.1742 f    (909.45,459.63)                       1.05
  khu_sensor_top/sensor_core/U245/Y (scg2d2_hd)                             0.0885               0.9250    0.2186 @   1.3928 f    (908.11,459.25)                       1.05
  khu_sensor_top/sensor_core/n575 (net)         1       0.0033                                   0.9250    0.0000     1.3928 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/D (fd4qd1_hd)   0.0000   0.0885  -0.0016   0.9250  -0.0018 @   1.3911 f    (904.24,459.13)        d              1.05
  data arrival time                                                                                                   1.3911                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0778     1.0678                                            
  data required time                                                                                                  1.0678                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0678                                            
  data arrival time                                                                                                  -1.3911                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3232                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (958.80,365.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/Q (fd4qd1_hd)            0.1733               0.9250    0.4431 @   1.1931 f    (968.84,365.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[1] (net)     2   0.0110                              0.9250    0.0000     1.1931 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U35/A (scg14d1_hd)                   0.0000    0.1733   -0.0011     0.9250   -0.0011 @   1.1920 f    (958.59,361.26)                       1.05
  khu_sensor_top/sensor_core/U35/Y (scg14d1_hd)                             0.1023               0.9250    0.1970 @   1.3889 f    (957.66,362.70)                       1.05
  khu_sensor_top/sensor_core/n407 (net)         1       0.0028                                   0.9250    0.0000     1.3889 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/D (fd4qd1_hd)   0.0000   0.1023    0.0000     0.9250    0.0000 @   1.3890 f    (960.40,365.53)        d              1.05
  data arrival time                                                                                                   1.3890                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_1_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0744     1.0644                                            
  data required time                                                                                                  1.0644                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0644                                            
  data arrival time                                                                                                  -1.3890                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3245                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (983.88,487.99)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/Q (fd4qd1_hd)        0.1755               0.9250    0.4444 @   1.1944 f    (993.92,488.33)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[4] (net)     2   0.0112                          0.9250    0.0000     1.1944 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U74/B (scg14d1_hd)                   0.0000    0.1755   -0.0195     0.9250   -0.0209 @   1.1735 f    (986.39,477.68)                       1.05
  khu_sensor_top/sensor_core/U74/Y (scg14d1_hd)                             0.1036               0.9250    0.2171 @   1.3906 f    (984.94,477.90)                       1.05
  khu_sensor_top/sensor_core/n440 (net)         1       0.0035                                   0.9250    0.0000     1.3906 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/D (fd4qd1_hd)   0.0000   0.1036  -0.0006   0.9250  -0.0006 @   1.3900 f    (985.48,487.93)        d              1.05
  data arrival time                                                                                                   1.3900                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_4_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0741     1.0641                                            
  data required time                                                                                                  1.0641                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0641                                            
  data arrival time                                                                                                  -1.3900                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3259                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (937.52,456.05)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/Q (fd4qd1_hd)        0.1499               0.9250    0.4274 @   1.1774 f    (927.48,455.70)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[8] (net)     2   0.0084                          0.9250    0.0000     1.1774 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U268/A (scg2d2_hd)                   0.0000    0.1499    0.0000     0.9250    0.0000 @   1.1774 f    (925.27,445.23)                       1.05
  khu_sensor_top/sensor_core/U268/Y (scg2d2_hd)                             0.0868               0.9250    0.2177 @   1.3951 f    (926.60,444.85)                       1.05
  khu_sensor_top/sensor_core/n527 (net)         1       0.0030                                   0.9250    0.0000     1.3951 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/D (fd4qd1_hd)   0.0000   0.0868  -0.0009     0.9250   -0.0010 @   1.3941 f    (926.96,437.53)        d              1.05
  data arrival time                                                                                                   1.3941                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_16_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0783     1.0683                                            
  data required time                                                                                                  1.0683                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0683                                            
  data arrival time                                                                                                  -1.3941                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3259                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (924.92,477.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_0_/Q (fd4qd1_hd)      0.1535               0.9250    0.4299 @   1.1799 f    (934.96,477.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[0] (net)     2   0.0088                        0.9250    0.0000     1.1799 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U236/A (scg2d2_hd)                   0.0000    0.1535    0.0000     0.9250    0.0000 @   1.1799 f    (927.93,466.83)                       1.05
  khu_sensor_top/sensor_core/U236/Y (scg2d2_hd)                             0.0833               0.9250    0.2152 @   1.3951 f    (926.59,466.45)                       1.05
  khu_sensor_top/sensor_core/n584 (net)         1       0.0023                                   0.9250    0.0000     1.3951 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/D (fd4qd1_hd)   0.0000   0.0833   0.0000   0.9250   0.0000 @   1.3951 f    (925.80,470.51)        d              1.05
  data arrival time                                                                                                   1.3951                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0791     1.0691                                            
  data required time                                                                                                  1.0691                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0691                                            
  data arrival time                                                                                                  -1.3951                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3260                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (900.28,434.45)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/Q (fd4qd1_hd)   0.1556             0.9250    0.4313 @   1.1813 f    (910.32,434.11)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[17] (net)     2   0.0090                   0.9250    0.0000     1.1813 f    [0.01,0.01]                           
  khu_sensor_top/uart_controller/U95/B (scg5d1_hd)                0.0000    0.1556   -0.0355     0.9250   -0.0381 @   1.1432 f    (894.96,434.55)                       1.05
  khu_sensor_top/uart_controller/U95/Y (scg5d1_hd)                          0.1378               0.9250    0.2442 @   1.3874 f    (898.07,434.11)                       1.05
  khu_sensor_top/uart_controller/n148 (net)     1       0.0032                                   0.9250    0.0000     1.3874 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/D (fd4qd1_hd)   0.0000   0.1378  -0.0044   0.9250  -0.0048 @   1.3826 f (901.88,434.51)    d              1.05
  data arrival time                                                                                                   1.3826                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_17_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0657     1.0557                                            
  data required time                                                                                                  1.0557                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0557                                            
  data arrival time                                                                                                  -1.3826                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3269                                            


  Startpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (964.96,516.79)        d i            1.05
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/Q (fd4qd1_hd)         0.1277               0.9250    0.4118 @   1.1618 f    (975.00,517.14)        d              1.05
  khu_sensor_top/sensor_core/n856 (net)         2       0.0061                                   0.9250    0.0000     1.1618 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U259/B (scg2d2_hd)                   0.0000    0.1277    0.0000     0.9250    0.0000 @   1.1618 f    (973.19,509.71)                       1.05
  khu_sensor_top/sensor_core/U259/Y (scg2d2_hd)                             0.0905               0.9250    0.2342 @   1.3960 f    (971.03,509.65)                       1.05
  khu_sensor_top/sensor_core/n449 (net)         1       0.0037                                   0.9250    0.0000     1.3960 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/D (fd4qd1_hd)   0.0000   0.0905  -0.0014   0.9250   -0.0015 @   1.3945 f    (966.56,516.73)        d              1.05
  data arrival time                                                                                                   1.3945                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0773     1.0673                                            
  data required time                                                                                                  1.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0673                                            
  data arrival time                                                                                                  -1.3945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3272                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (884.44,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/Q (fd4qd1_hd)        0.1252               0.9250    0.4100 @   1.1600 f    (894.48,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[2] (net)     2   0.0058                          0.9250    0.0000     1.1600 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U191/B (scg15d1_hd)                  0.0000    0.1252    0.0000     0.9250    0.0000 @   1.1600 f    (895.76,333.32)                       1.05
  khu_sensor_top/sensor_core/U191/Y (scg15d1_hd)                            0.1598               0.9250    0.2447 @   1.4048 f    (897.22,333.14)                       1.05
  khu_sensor_top/sensor_core/n489 (net)         1       0.0052                                   0.9250    0.0000     1.4048 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/D (fd4qd1_hd)   0.0000   0.1598  -0.0253   0.9250  -0.0272 @   1.3776 f    (886.04,329.53)        d              1.05
  data arrival time                                                                                                   1.3776                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0603     1.0503                                            
  data required time                                                                                                  1.0503                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0503                                            
  data arrival time                                                                                                  -1.3776                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3273                                            


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_lstate_reg_0_/CK (fd4qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (1007.92,300.80)       d i            1.05
  khu_sensor_top/uart_controller/r_lstate_reg_0_/Q (fd4qd1_hd)              0.1342               0.9250    0.4163 @   1.1663 f    (997.88,301.14)        d              1.05
  khu_sensor_top/uart_controller/r_lstate[0] (net)     2   0.0068                                0.9250    0.0000     1.1663 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U138/A (ivd1_hd)                 0.0000    0.1342   -0.0007     0.9250   -0.0007 @   1.1656 f    (998.76,304.81)                       1.05
  khu_sensor_top/uart_controller/U138/Y (ivd1_hd)                           0.1892               0.9250    0.1172 @   1.2828 r    (999.20,304.67)                       1.05
  khu_sensor_top/uart_controller/n19 (net)      2       0.0083                                   0.9250    0.0000     1.2828 r    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U130/B (oa21d1_hd)               0.0000    0.1892   -0.0011     0.9250   -0.0011 @   1.2817 r    (996.38,304.43)                       1.05
  khu_sensor_top/uart_controller/U130/Y (oa21d1_hd)                         0.1117               0.9250    0.1090 @   1.3907 f    (995.10,304.77)                       1.05
  khu_sensor_top/uart_controller/n168 (net)     1       0.0037                                   0.9250    0.0000     1.3907 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_pstate_reg_2_/D (fd4qd1_hd)    0.0000    0.1117   -0.0007     0.9250   -0.0008 @   1.3899 f    (998.68,307.93)        d              1.05
  data arrival time                                                                                                   1.3899                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_pstate_reg_2_/CK (fd4qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0721     1.0621                                            
  data required time                                                                                                  1.0621                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0621                                            
  data arrival time                                                                                                  -1.3899                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3278                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (874.32,333.64)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/Q (fd4qd1_hd)        0.1411               0.9250    0.4211 @   1.1711 f    (884.36,333.30)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[5] (net)     2   0.0075                          0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U186/B (scg14d1_hd)                  0.0000    0.1411    0.0000     0.9250    0.0000 @   1.1712 f    (887.05,333.68)                       1.05
  khu_sensor_top/sensor_core/U186/Y (scg14d1_hd)                            0.1238               0.9250    0.2165 @   1.3877 f    (888.50,333.90)                       1.05
  khu_sensor_top/sensor_core/n486 (net)         1       0.0047                                   0.9250    0.0000     1.3877 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/D (fd4qd1_hd)   0.0000   0.1238  -0.0007   0.9250  -0.0007 @   1.3870 f    (875.92,333.71)        d              1.05
  data arrival time                                                                                                   1.3870                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0692     1.0592                                            
  data required time                                                                                                  1.0592                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0592                                            
  data arrival time                                                                                                  -1.3870                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3278                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (895.00,329.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_7_/Q (fd4qd1_hd)        0.1356               0.9250    0.4173 @   1.1673 f    (905.04,329.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[7] (net)     2   0.0069                          0.9250    0.0000     1.1673 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U473/B (scg2d2_hd)                   0.0000    0.1356    0.0000     0.9250    0.0000 @   1.1673 f    (901.91,322.51)                       1.05
  khu_sensor_top/sensor_core/U473/Y (scg2d2_hd)                             0.0854               0.9250    0.2303 @   1.3976 f    (899.76,322.45)                       1.05
  khu_sensor_top/sensor_core/n422 (net)         1       0.0027                                   0.9250    0.0000     1.3976 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/D (fd4qd1_hd)   0.0000   0.0854  -0.0011   0.9250   -0.0012 @   1.3964 f    (897.04,319.31)        d              1.05
  data arrival time                                                                                                   1.3964                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_7_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0786     1.0686                                            
  data required time                                                                                                  1.0686                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0686                                            
  data arrival time                                                                                                  -1.3964                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3278                                            


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (997.96,290.45)        d i            1.05
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/Q (fd4qd1_hd)        0.1879               0.9250    0.4521 @   1.2021 f    (1008.00,290.11)       d              1.05
  khu_sensor_top/uart_controller/r_data_counter_0_ (net)     4   0.0126                          0.9250    0.0000     1.2021 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U17/A (ao22d1_hd)                0.0000    0.1879    0.0000     0.9250    0.0000 @   1.2022 f    (1002.79,293.58)                      1.05
  khu_sensor_top/uart_controller/U17/Y (ao22d1_hd)                          0.2248               0.9250    0.1392 @   1.3414 r    (1002.53,293.54)                      1.05
  khu_sensor_top/uart_controller/n92 (net)      1       0.0031                                   0.9250    0.0000     1.3414 r    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.2248  -0.0121   0.9250  -0.0130 @   1.3283 r    (999.56,290.51)        d              1.05
  data arrival time                                                                                                   1.3283                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_data_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3283                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3283                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)   0.0000   0.8000   0.0000   0.9250    0.0000     0.7500 r    (1007.91,441.68)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/QN (fd2d1_hd)         0.1761               0.9250    0.5342 @   1.2842 r    (998.33,441.58)        d              1.05
  khu_sensor_top/sensor_core/n889 (net)         2       0.0070                                   0.9250    0.0000     1.2842 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U424/B (oa22d1_hd)                   0.0000    0.1761   -0.0012     0.9250   -0.0012 @   1.2829 r    (998.78,444.86)                       1.05
  khu_sensor_top/sensor_core/U424/Y (oa22d1_hd)                             0.1157               0.9250    0.1125 @   1.3954 f    (999.41,445.24)                       1.05
  khu_sensor_top/sensor_core/n609 (net)         1       0.0037                                   0.9250    0.0000     1.3954 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/D (fd2d1_hd)   0.0000   0.1157  -0.0008    0.9250   -0.0009 @   1.3945 f    (1006.31,441.61)       d              1.05
  data arrival time                                                                                                   1.3945                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_2_/CK (fd2d1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0758     1.0658                                            
  data required time                                                                                                  1.0658                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0658                                            
  data arrival time                                                                                                  -1.3945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3288                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (945.00,430.39)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/Q (fd4qd1_hd)   0.1362             0.9250    0.4177 @   1.1677 f    (934.96,430.73)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[16] (net)     2   0.0070                   0.9250    0.0000     1.1677 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U96/B (scg5d1_hd)                0.0000    0.1362   -0.0024     0.9250   -0.0025 @   1.1652 f    (927.52,430.29)                       1.05
  khu_sensor_top/uart_controller/U96/Y (scg5d1_hd)                          0.1536               0.9250    0.2477 @   1.4129 f    (930.63,430.73)                       1.05
  khu_sensor_top/uart_controller/n149 (net)     1       0.0042                                   0.9250    0.0000     1.4129 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/D (fd4qd1_hd)   0.0000   0.1536  -0.0289   0.9250  -0.0311 @   1.3818 f (943.40,430.33)    d              1.05
  data arrival time                                                                                                   1.3818                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_16_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0618     1.0518                                            
  data required time                                                                                                  1.0518                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0518                                            
  data arrival time                                                                                                  -1.3818                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3300                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (920.08,412.85)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_33_/Q (fd4qd1_hd)           0.1466               0.9250    0.4250 @   1.1750 f    (930.12,412.51)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[33] (net)     2   0.0081                             0.9250    0.0000     1.1750 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[33] (sensor_core)                                    0.9250    0.0000     1.1750 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[33] (net)               0.0081                                   0.9250    0.0000     1.1750 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[33] (uart_controller)                            0.9250    0.0000     1.1750 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[33] (net)   0.0081                               0.9250    0.0000     1.1750 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U79/D (scg5d1_hd)                0.0000    0.1466   -0.0263     0.9250   -0.0282 @   1.1468 f    (931.87,408.98)                       1.05
  khu_sensor_top/uart_controller/U79/Y (scg5d1_hd)                          0.1325               0.9250    0.2405 @   1.3873 f    (933.27,409.13)                       1.05
  khu_sensor_top/uart_controller/n132 (net)     1       0.0028                                   0.9250    0.0000     1.3873 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/D (fd4qd1_hd)   0.0000   0.1325   0.0000   0.9250   0.0000 @   1.3873 f (931.80,405.71)    d              1.05
  data arrival time                                                                                                   1.3873                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_33_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0670     1.0570                                            
  data required time                                                                                                  1.0570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0570                                            
  data arrival time                                                                                                  -1.3873                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3302                                            


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (917.88,319.24)        d i            1.05
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/Q (fd4qd1_hd)        0.1345               0.9250    0.4165 @   1.1665 f    (927.92,318.90)        d              1.05
  khu_sensor_top/sensor_core/n842 (net)         2       0.0068                                   0.9250    0.0000     1.1665 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U383/B (scg2d2_hd)                   0.0000    0.1345   -0.0006     0.9250   -0.0006 @   1.1660 f    (922.69,322.51)                       1.05
  khu_sensor_top/sensor_core/U383/Y (scg2d2_hd)                             0.0890               0.9250    0.2339 @   1.3999 f    (924.84,322.45)                       1.05
  khu_sensor_top/sensor_core/n423 (net)         1       0.0034                                   0.9250    0.0000     1.3999 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/D (fd4qd1_hd)   0.0000   0.0890  -0.0016   0.9250  -0.0018 @   1.3982 f    (919.48,319.31)        d              1.05
  data arrival time                                                                                                   1.3982                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0777     1.0677                                            
  data required time                                                                                                  1.0677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0677                                            
  data arrival time                                                                                                  -1.3982                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3304                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (937.68,355.24)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/Q (fd4qd1_hd)            0.1774               0.9250    0.4456 @   1.1956 f    (947.72,354.90)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[3] (net)     2   0.0114                              0.9250    0.0000     1.1956 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U37/A (scg14d1_hd)                   0.0000    0.1774   -0.0015     0.9250   -0.0016 @   1.1940 f    (946.72,361.26)                       1.05
  khu_sensor_top/sensor_core/U37/Y (scg14d1_hd)                             0.1174               0.9250    0.2078 @   1.4019 f    (945.78,362.70)                       1.05
  khu_sensor_top/sensor_core/n409 (net)         1       0.0042                                   0.9250    0.0000     1.4019 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/D (fd4qd1_hd)   0.0000   0.1174   -0.0099     0.9250   -0.0107 @   1.3912 f    (939.28,355.31)        d              1.05
  data arrival time                                                                                                   1.3912                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_3_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0707     1.0607                                            
  data required time                                                                                                  1.0607                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0607                                            
  data arrival time                                                                                                  -1.3912                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3305                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (989.60,348.05)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/Q (fd4qd1_hd)        0.2320               0.9250    0.5403 @   1.2903 r    (999.64,347.70)        d              1.05
  khu_sensor_top/sensor_core/r_uart_clk_counter[0] (net)     3   0.0101                          0.9250    0.0000     1.2903 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U508/B (ao22d1_hd)                   0.0000    0.2320    0.0000     0.9250    0.0000 @   1.2903 r    (993.90,351.13)                       1.05
  khu_sensor_top/sensor_core/U508/Y (ao22d1_hd)                             0.1253               0.9250    0.1007 @   1.3910 f    (993.23,351.14)                       1.05
  khu_sensor_top/sensor_core/n638 (net)         1       0.0034                                   0.9250    0.0000     1.3910 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/D (fd4qd1_hd)   0.0000   0.1253  -0.0007   0.9250  -0.0008 @   1.3903 f    (991.20,348.11)        d              1.05
  data arrival time                                                                                                   1.3903                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0688     1.0588                                            
  data required time                                                                                                  1.0588                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0588                                            
  data arrival time                                                                                                  -1.3903                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3315                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (1007.48,430.39)    d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1165             0.9250    0.4038 @   1.1538 f    (997.44,430.73)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0049                   0.9250    0.0000     1.1538 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U90/E (scg5d1_hd)                0.0000    0.1165    0.0000     0.9250    0.0000 @   1.1538 f    (991.67,427.35)                       1.05
  khu_sensor_top/uart_controller/U90/Y (scg5d1_hd)                          0.1397               0.9250    0.2345 @   1.3884 f    (995.75,426.91)                       1.05
  khu_sensor_top/uart_controller/n143 (net)     1       0.0033                                   0.9250    0.0000     1.3884 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/D (fd4qd1_hd)   0.0000   0.1397   0.0000   0.9250   0.0000 @   1.3884 f (1005.88,427.31)   d              1.05
  data arrival time                                                                                                   1.3884                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_22_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0652     1.0552                                            
  data required time                                                                                                  1.0552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0552                                            
  data arrival time                                                                                                  -1.3884                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3332                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (936.36,502.39)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/Q (fd4qd1_hd)        0.1533               0.9250    0.4297 @   1.1797 f    (946.40,502.73)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[6] (net)     2   0.0088                          0.9250    0.0000     1.1797 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U325/A (scg2d2_hd)                   0.0000    0.1533    0.0000     0.9250    0.0000 @   1.1798 f    (942.45,491.61)                       1.05
  khu_sensor_top/sensor_core/U325/Y (scg2d2_hd)                             0.0903               0.9250    0.2223 @   1.4020 f    (941.11,491.99)                       1.05
  khu_sensor_top/sensor_core/n513 (net)         1       0.0037                                   0.9250    0.0000     1.4020 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/D (fd4qd1_hd)   0.0000   0.0903  -0.0011     0.9250   -0.0011 @   1.4009 f    (939.72,484.91)        d              1.05
  data arrival time                                                                                                   1.4009                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_30_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0774     1.0674                                            
  data required time                                                                                                  1.0674                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0674                                            
  data arrival time                                                                                                  -1.4009                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3335                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (891.48,401.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_29_/Q (fd4qd1_hd)   0.1176             0.9250    0.4047 @   1.1547 f    (901.52,401.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[29] (net)     2   0.0050                   0.9250    0.0000     1.1547 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U75/E (scg5d1_hd)                0.0000    0.1176    0.0000     0.9250    0.0000 @   1.1547 f    (904.99,401.49)                       1.05
  khu_sensor_top/uart_controller/U75/Y (scg5d1_hd)                          0.1420               0.9250    0.2361 @   1.3908 f    (909.07,401.93)                       1.05
  khu_sensor_top/uart_controller/n128 (net)     1       0.0034                                   0.9250    0.0000     1.3908 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/D (fd4qd1_hd)   0.0000   0.1420  -0.0024   0.9250  -0.0026 @   1.3882 f (908.48,391.31)    d              1.05
  data arrival time                                                                                                   1.3882                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_37_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.3882                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3336                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (965.84,427.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd4qd1_hd)   0.1196             0.9250    0.4061 @   1.1561 f    (975.88,426.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0052                   0.9250    0.0000     1.1561 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U94/E (scg5d1_hd)                0.0000    0.1196    0.0000     0.9250    0.0000 @   1.1561 f    (976.27,423.09)                       1.05
  khu_sensor_top/uart_controller/U94/Y (scg5d1_hd)                          0.1417               0.9250    0.2365 @   1.3926 f    (980.35,423.53)                       1.05
  khu_sensor_top/uart_controller/n147 (net)     1       0.0034                                   0.9250    0.0000     1.3926 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/D (fd4qd1_hd)   0.0000   0.1417  -0.0032   0.9250  -0.0035 @   1.3891 f (980.64,420.11)    d              1.05
  data arrival time                                                                                                   1.3891                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_18_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0647     1.0547                                            
  data required time                                                                                                  1.0547                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0547                                            
  data arrival time                                                                                                  -1.3891                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3344                                            


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (917.44,405.64)        d i            1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_39_/Q (fd4qd1_hd)           0.1319               0.9250    0.4147 @   1.1647 f    (927.48,405.30)        d              1.05
  khu_sensor_top/sensor_core/o_UART_DATA_TX[39] (net)     2   0.0065                             0.9250    0.0000     1.1647 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX[39] (sensor_core)                                    0.9250    0.0000     1.1647 f    (netlink)                             
  khu_sensor_top/w_uart_data_tx[39] (net)               0.0065                                   0.9250    0.0000     1.1647 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/i_UART_DATA_TX[39] (uart_controller)                            0.9250    0.0000     1.1647 f    (netlink)                             
  khu_sensor_top/uart_controller/i_UART_DATA_TX[39] (net)   0.0065                               0.9250    0.0000     1.1647 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U73/D (scg5d1_hd)                0.0000    0.1319   -0.0008     0.9250   -0.0008 @   1.1639 f    (930.11,401.77)                       1.05
  khu_sensor_top/uart_controller/U73/Y (scg5d1_hd)                          0.1218               0.9250    0.2305 @   1.3945 f    (931.51,401.93)                       1.05
  khu_sensor_top/uart_controller/n126 (net)     1       0.0021                                   0.9250    0.0000     1.3945 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/D (fd4qd1_hd)   0.0000   0.1218   0.0000   0.9250   0.0000 @   1.3945 f (931.36,398.51)    d              1.05
  data arrival time                                                                                                   1.3945                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_39_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0696     1.0596                                            
  data required time                                                                                                  1.0596                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0596                                            
  data arrival time                                                                                                  -1.3945                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3348                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (945.88,473.60)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_2_/Q (fd4qd1_hd)      0.1649               0.9250    0.4378 @   1.1878 f    (935.84,473.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[2] (net)     2   0.0100                        0.9250    0.0000     1.1878 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U238/A (scg2d2_hd)                   0.0000    0.1649    0.0000     0.9250    0.0000 @   1.1878 f    (938.47,452.43)                       1.05
  khu_sensor_top/sensor_core/U238/Y (scg2d2_hd)                             0.0824               0.9250    0.2168 @   1.4046 f    (939.80,452.05)                       1.05
  khu_sensor_top/sensor_core/n582 (net)         1       0.0022                                   0.9250    0.0000     1.4046 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/D (fd4qd1_hd)   0.0000   0.0824   0.0000   0.9250   0.0000 @   1.4046 f    (940.16,448.91)        d              1.05
  data arrival time                                                                                                   1.4046                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_2_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0793     1.0693                                            
  data required time                                                                                                  1.0693                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0693                                            
  data arrival time                                                                                                  -1.4046                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3353                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (886.48,459.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_7_/Q (fd4qd1_hd)        0.1530               0.9250    0.4295 @   1.1795 f    (876.44,459.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[7] (net)     2   0.0088                          0.9250    0.0000     1.1795 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U267/A (scg2d2_hd)                   0.0000    0.1530   -0.0014     0.9250   -0.0015 @   1.1780 f    (873.81,452.43)                       1.05
  khu_sensor_top/sensor_core/U267/Y (scg2d2_hd)                             0.0931               0.9250    0.2245 @   1.4025 f    (872.47,452.05)                       1.05
  khu_sensor_top/sensor_core/n528 (net)         1       0.0041                                   0.9250    0.0000     1.4025 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/D (fd4qd1_hd)   0.0000   0.0931  -0.0005     0.9250   -0.0005 @   1.4020 f    (864.92,459.13)        d              1.05
  data arrival time                                                                                                   1.4020                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_15_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0767     1.0667                                            
  data required time                                                                                                  1.0667                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0667                                            
  data arrival time                                                                                                  -1.4020                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3353                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (916.40,326.45)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_3_/Q (fd4qd1_hd)        0.1300               0.9250    0.4134 @   1.1634 f    (906.36,326.11)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[3] (net)     2   0.0063                          0.9250    0.0000     1.1634 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U453/B (scg2d2_hd)                   0.0000    0.1300   -0.0009     0.9250   -0.0009 @   1.1625 f    (902.79,326.33)                       1.05
  khu_sensor_top/sensor_core/U453/Y (scg2d2_hd)                             0.0971               0.9250    0.2403 @   1.4028 f    (900.64,326.39)                       1.05
  khu_sensor_top/sensor_core/n418 (net)         1       0.0049                                   0.9250    0.0000     1.4028 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/D (fd4qd1_hd)   0.0000   0.0971  -0.0015   0.9250   -0.0016 @   1.4012 f    (898.36,312.11)        d              1.05
  data arrival time                                                                                                   1.4012                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_3_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0757     1.0657                                            
  data required time                                                                                                  1.0657                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0657                                            
  data arrival time                                                                                                  -1.4012                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3355                                            


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (938.84,326.45)        d i            1.05
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/Q (fd4qd1_hd)        0.1475               0.9250    0.4256 @   1.1756 f    (928.80,326.11)        d              1.05
  khu_sensor_top/sensor_core/n845 (net)         2       0.0082                                   0.9250    0.0000     1.1756 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U388/B (scg2d2_hd)                   0.0000    0.1475   -0.0006     0.9250   -0.0006 @   1.1750 f    (939.31,322.51)                       1.05
  khu_sensor_top/sensor_core/U388/Y (scg2d2_hd)                             0.0830               0.9250    0.2307 @   1.4057 f    (937.16,322.45)                       1.05
  khu_sensor_top/sensor_core/n426 (net)         1       0.0022                                   0.9250    0.0000     1.4057 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/D (fd4qd1_hd)   0.0000   0.0830   0.0000   0.9250   0.0000 @   1.4057 f    (937.24,326.51)        d              1.05
  data arrival time                                                                                                   1.4057                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg_3_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0792     1.0692                                            
  data required time                                                                                                  1.0692                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0692                                            
  data arrival time                                                                                                  -1.4057                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3365                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (1007.48,430.39)    d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/Q (fd4qd1_hd)   0.1165             0.9250    0.4038 @   1.1538 f    (997.44,430.73)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[14] (net)     2   0.0049                   0.9250    0.0000     1.1538 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/U98/B (scg5d1_hd)                0.0000    0.1165    0.0000     0.9250    0.0000 @   1.1538 f    (992.20,430.29)                       1.05
  khu_sensor_top/uart_controller/U98/Y (scg5d1_hd)                          0.1463               0.9250    0.2370 @   1.3908 f    (995.31,430.73)                       1.05
  khu_sensor_top/uart_controller/n151 (net)     1       0.0036                                   0.9250    0.0000     1.3908 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/D (fd4qd1_hd)   0.0000   0.1463   0.0000   0.9250   0.0000 @   1.3909 f (1005.88,430.33)   d              1.05
  data arrival time                                                                                                   1.3909                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_14_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0636     1.0536                                            
  data required time                                                                                                  1.0536                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0536                                            
  data arrival time                                                                                                  -1.3909                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3372                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000     0.7500 r    (1007.92,437.60)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/Q (fd4qd1_hd)         0.1713               0.9250    0.4418 @   1.1918 f    (997.88,437.93)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_clk_counter[1] (net)     3   0.0108                           0.9250    0.0000     1.1918 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U425/A (ao22d1_hd)                   0.0000    0.1713   -0.0009     0.9250   -0.0009 @   1.1909 f    (1003.09,448.86)                      1.05
  khu_sensor_top/sensor_core/U425/Y (ao22d1_hd)                             0.2464               0.9250    0.1470 @   1.3379 r    (1003.35,448.90)                      1.05
  khu_sensor_top/sensor_core/n610 (net)         1       0.0041                                   0.9250    0.0000     1.3379 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/D (fd4qd1_hd)   0.0000   0.2464   0.0000   0.9250    0.0000 @   1.3379 r    (1006.32,437.53)       d              1.05
  data arrival time                                                                                                   1.3379                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg_1_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0100     1.0000                                            
  data required time                                                                                                  1.0000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000                                            
  data arrival time                                                                                                  -1.3379                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3379                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (985.20,264.80)        d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_reg_5_/Q (fd4qd1_hd)        0.1481               0.9250    0.4261 @   1.1761 f    (995.24,265.14)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx[5] (net)     2   0.0083                          0.9250    0.0000     1.1761 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[5] (uart_tx)                                  0.9250    0.0000     1.1761 f    (netlink)                             
  khu_sensor_top/uart_controller/uart_tx/i_Tx_Byte[5] (net)   0.0083                             0.9250    0.0000     1.1761 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/uart_tx/U62/B (scg2d2_hd)        0.0000    0.1481    0.0000     0.9250    0.0000 @   1.1761 f    (993.09,254.33)                       1.05
  khu_sensor_top/uart_controller/uart_tx/U62/Y (scg2d2_hd)                  0.0834               0.9250    0.2311 @   1.4072 f    (995.24,254.39)                       1.05
  khu_sensor_top/uart_controller/uart_tx/n65 (net)     1   0.0023                                0.9250    0.0000     1.4072 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_5_/D (fd4qd1_hd)   0.0000   0.0834   0.0000   0.9250   0.0000 @   1.4072 f (994.88,250.33)        d              1.05
  data arrival time                                                                                                   1.4072                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/uart_tx/r_Tx_Data_reg_5_/CK (fd4qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0791     1.0691                                            
  data required time                                                                                                  1.0691                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0691                                            
  data arrival time                                                                                                  -1.4072                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3381                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.92,499.24)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/Q (fd4qd1_hd)        0.1495               0.9250    0.4271 @   1.1771 f    (997.88,498.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[1] (net)     2   0.0084                          0.9250    0.0000     1.1771 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U81/B (scg14d1_hd)                   0.0000    0.1495   -0.0013     0.9250   -0.0013 @   1.1757 f    (995.19,492.08)                       1.05
  khu_sensor_top/sensor_core/U81/Y (scg14d1_hd)                             0.1308               0.9250    0.2223 @   1.3980 f    (993.74,492.30)                       1.05
  khu_sensor_top/sensor_core/n446 (net)         1       0.0052                                   0.9250    0.0000     1.3980 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/D (fd4qd1_hd)   0.0000   0.1308  -0.0023   0.9250  -0.0024 @   1.3956 f    (1006.32,499.31)       d              1.05
  data arrival time                                                                                                   1.3956                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_1_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0674     1.0574                                            
  data required time                                                                                                  1.0574                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0574                                            
  data arrival time                                                                                                  -1.3956                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3382                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (854.96,437.60)      d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_4_/Q (fd4qd1_hd)   0.1284              0.9250    0.4122 @   1.1622 f    (865.00,437.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[4] (net)     2   0.0062                    0.9250    0.0000     1.1622 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U100/E (scg5d1_hd)               0.0000    0.1284   -0.0009     0.9250   -0.0010 @   1.1613 f    (868.47,434.55)                       1.05
  khu_sensor_top/uart_controller/U100/Y (scg5d1_hd)                         0.1327               0.9250    0.2340 @   1.3952 f    (872.55,434.11)                       1.05
  khu_sensor_top/uart_controller/n153 (net)     1       0.0028                                   0.9250    0.0000     1.3952 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/D (fd4qd1_hd)   0.0000   0.1327   0.0000   0.9250   0.0000 @   1.3952 f (871.52,441.71)    d              1.05
  data arrival time                                                                                                   1.3952                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_12_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0670     1.0570                                            
  data required time                                                                                                  1.0570                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0570                                            
  data arrival time                                                                                                  -1.3952                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3383                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (874.32,333.64)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_5_/Q (fd4qd1_hd)        0.1411               0.9250    0.4211 @   1.1711 f    (884.36,333.30)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[5] (net)     2   0.0075                          0.9250    0.0000     1.1711 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U466/B (scg2d2_hd)                   0.0000    0.1411    0.0000     0.9250    0.0000 @   1.1712 f    (880.79,322.51)                       1.05
  khu_sensor_top/sensor_core/U466/Y (scg2d2_hd)                             0.0889               0.9250    0.2353 @   1.4064 f    (878.64,322.45)                       1.05
  khu_sensor_top/sensor_core/n420 (net)         1       0.0033                                   0.9250    0.0000     1.4064 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/D (fd4qd1_hd)   0.0000   0.0889   0.0000   0.9250    0.0000 @   1.4065 f    (871.96,319.31)        d              1.05
  data arrival time                                                                                                   1.4065                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_ADS1292_DATA_IN_reg_5_/CK (fd4qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0777     1.0677                                            
  data required time                                                                                                  1.0677                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0677                                            
  data arrival time                                                                                                  -1.4065                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3387                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (902.76,477.64)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_5_/Q (fd4qd1_hd)      0.1640               0.9250    0.4372 @   1.1872 f    (892.72,477.30)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[5] (net)     2   0.0099                        0.9250    0.0000     1.1872 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U241/A (scg2d2_hd)                   0.0000    0.1640   -0.0033     0.9250   -0.0035 @   1.1837 f    (887.45,477.21)                       1.05
  khu_sensor_top/sensor_core/U241/Y (scg2d2_hd)                             0.0888               0.9250    0.2229 @   1.4066 f    (886.11,477.59)                       1.05
  khu_sensor_top/sensor_core/n579 (net)         1       0.0034                                   0.9250    0.0000     1.4066 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/D (fd4qd1_hd)   0.0000   0.0888   0.0000   0.9250   0.0000 @   1.4066 f    (876.80,477.71)        d              1.05
  data arrival time                                                                                                   1.4066                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_5_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0778     1.0678                                            
  data required time                                                                                                  1.0678                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0678                                            
  data arrival time                                                                                                  -1.4066                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3389                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (887.80,437.60)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_11_/Q (fd4qd1_hd)   0.1270             0.9250    0.4113 @   1.1613 f    (877.76,437.93)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[11] (net)     2   0.0060                   0.9250    0.0000     1.1613 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U93/E (scg5d1_hd)                0.0000    0.1270   -0.0014     0.9250   -0.0015 @   1.1598 f    (882.99,434.55)                       1.05
  khu_sensor_top/uart_controller/U93/Y (scg5d1_hd)                          0.1369               0.9250    0.2359 @   1.3957 f    (887.07,434.11)                       1.05
  khu_sensor_top/uart_controller/n146 (net)     1       0.0031                                   0.9250    0.0000     1.3957 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/D (fd4qd1_hd)   0.0000   0.1369  -0.0007   0.9250  -0.0007 @   1.3950 f (890.88,437.53)    d              1.05
  data arrival time                                                                                                   1.3950                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_19_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0659     1.0559                                            
  data required time                                                                                                  1.0559                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0559                                            
  data arrival time                                                                                                  -1.3950                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3390                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000    0.9250    0.0000     0.7500 r    (952.64,319.24)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/Q (fd4qd1_hd)           0.1750               0.9250    0.4441 @   1.1941 f    (962.68,318.90)        d              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[14] (net)     3   0.0112                             0.9250    0.0000     1.1941 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U381/A (scg2d2_hd)                   0.0000    0.1750   -0.0039     0.9250   -0.0042 @   1.1899 f    (966.21,322.83)                       1.05
  khu_sensor_top/sensor_core/U381/Y (scg2d2_hd)                             0.0955               0.9250    0.2314 @   1.4213 f    (964.88,322.45)                       1.05
  khu_sensor_top/sensor_core/n621 (net)         1       0.0046                                   0.9250    0.0000     1.4213 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/D (fd4qd1_hd)   0.0000   0.0955  -0.0148     0.9250   -0.0159 @   1.4055 f    (954.24,319.31)        d              1.05
  data arrival time                                                                                                   1.4055                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_14_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0761     1.0661                                            
  data required time                                                                                                  1.0661                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0661                                            
  data arrival time                                                                                                  -1.4055                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3393                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (908.04,463.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_3_/Q (fd4qd1_hd)      0.1624               0.9250    0.4361 @   1.1861 f    (898.00,462.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[3] (net)     2   0.0098                        0.9250    0.0000     1.1861 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U247/A (scg2d2_hd)                   0.0000    0.1624   -0.0015     0.9250   -0.0016 @   1.1845 f    (893.15,459.63)                       1.05
  khu_sensor_top/sensor_core/U247/Y (scg2d2_hd)                             0.0906               0.9250    0.2243 @   1.4088 f    (894.48,459.25)                       1.05
  khu_sensor_top/sensor_core/n573 (net)         1       0.0037                                   0.9250    0.0000     1.4088 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/D (fd4qd1_hd)   0.0000   0.0906  -0.0015   0.9250  -0.0016 @   1.4072 f   (887.36,456.11)        d              1.05
  data arrival time                                                                                                   1.4072                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/CK (fd4qd1_hd)                                     0.0000     0.9900 r                                          
  library hold time                                                                                        0.0773     1.0673                                            
  data required time                                                                                                  1.0673                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0673                                            
  data arrival time                                                                                                  -1.4072                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3399                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (945.44,423.20)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_24_/Q (fd4qd1_hd)   0.1219             0.9250    0.4077 @   1.1577 f    (935.40,423.54)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[24] (net)     2   0.0055                   0.9250    0.0000     1.1577 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U80/E (scg5d1_hd)                0.0000    0.1219   -0.0008     0.9250   -0.0009 @   1.1568 f    (928.85,423.09)                       1.05
  khu_sensor_top/uart_controller/U80/Y (scg5d1_hd)                          0.1864               0.9250    0.2612 @   1.4180 f    (924.77,423.53)                       1.05
  khu_sensor_top/uart_controller/n133 (net)     1       0.0063                                   0.9250    0.0000     1.4180 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/D (fd4qd1_hd)   0.0000   0.1864  -0.0314   0.9250  -0.0337 @   1.3843 f (947.64,423.13)    d              1.05
  data arrival time                                                                                                   1.3843                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_32_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0538     1.0438                                            
  data required time                                                                                                  1.0438                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0438                                            
  data arrival time                                                                                                  -1.3843                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3405                                            


  Startpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (989.44,326.45)        d i            1.05
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/Q (fd4qd1_hd)            0.1574               0.9250    0.4326 @   1.1826 f    (979.40,326.11)        d              1.05
  khu_sensor_top/sensor_core/r_uart_data_rx[9] (net)     3   0.0092                              0.9250    0.0000     1.1826 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U488/A (scg2d2_hd)                   0.0000    0.1574    0.0000     0.9250    0.0000 @   1.1826 f    (976.75,330.03)                       1.05
  khu_sensor_top/sensor_core/U488/Y (scg2d2_hd)                             0.0923               0.9250    0.2248 @   1.4074 f    (978.09,329.65)                       1.05
  khu_sensor_top/sensor_core/n626 (net)         1       0.0040                                   0.9250    0.0000     1.4074 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/D (fd4qd1_hd)   0.0000   0.0923    0.0000     0.9250    0.0000 @   1.4074 f    (987.84,326.51)        d              1.05
  data arrival time                                                                                                   1.4074                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0769     1.0669                                            
  data required time                                                                                                  1.0669                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0669                                            
  data arrival time                                                                                                  -1.4074                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3405                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (905.84,459.20)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_9_/Q (fd4qd1_hd)        0.1718               0.9250    0.4421 @   1.1921 f    (895.80,459.54)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[9] (net)     2   0.0108                          0.9250    0.0000     1.1921 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U269/A (scg2d2_hd)                   0.0000    0.1718   -0.0017     0.9250   -0.0017 @   1.1904 f    (896.69,445.23)                       1.05
  khu_sensor_top/sensor_core/U269/Y (scg2d2_hd)                             0.0844               0.9250    0.2203 @   1.4107 f    (895.35,444.85)                       1.05
  khu_sensor_top/sensor_core/n526 (net)         1       0.0026                                   0.9250    0.0000     1.4107 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/D (fd4qd1_hd)   0.0000   0.0844  -0.0010     0.9250   -0.0011 @   1.4096 f    (893.52,441.71)        d              1.05
  data arrival time                                                                                                   1.4096                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_17_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.4096                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3408                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (875.20,470.45)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_3_/Q (fd4qd1_hd)        0.1718               0.9250    0.4421 @   1.1921 f    (885.24,470.11)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[3] (net)     2   0.0108                          0.9250    0.0000     1.1921 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U263/A (scg2d2_hd)                   0.0000    0.1718   -0.0027     0.9250   -0.0029 @   1.1892 f    (879.09,452.43)                       1.05
  khu_sensor_top/sensor_core/U263/Y (scg2d2_hd)                             0.0845               0.9250    0.2204 @   1.4097 f    (877.76,452.05)                       1.05
  khu_sensor_top/sensor_core/n532 (net)         1       0.0026                                   0.9250    0.0000     1.4097 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/D (fd4qd1_hd)   0.0000   0.0845   0.0000     0.9250    0.0000 @   1.4097 f    (875.04,456.11)        d              1.05
  data arrival time                                                                                                   1.4097                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_11_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0788     1.0688                                            
  data required time                                                                                                  1.0688                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0688                                            
  data arrival time                                                                                                  -1.4097                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3409                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)   0.0000    0.8000    0.0000     0.9250    0.0000     0.7500 r    (974.91,448.77)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/Q (fd3qd1_hd)              0.1564               0.9250    0.4247 @   1.1747 f    (967.14,449.17)        d              1.05
  khu_sensor_top/sensor_core/n370 (net)         2       0.0091                                   0.9250    0.0000     1.1747 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U893/A (ivd1_hd)                     0.0000    0.1564   -0.0009     0.9250   -0.0009 @   1.1739 f    (963.56,456.01)                       1.05
  khu_sensor_top/sensor_core/U893/Y (ivd1_hd)                               0.1818               0.9250    0.1182 @   1.2920 r    (963.99,455.87)                       1.05
  khu_sensor_top/sensor_core/n888 (net)         2       0.0076                                   0.9250    0.0000     1.2920 r    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U366/B (ao22d1_hd)                   0.0000    0.1818   -0.0009     0.9250   -0.0009 @   1.2911 r    (965.78,456.11)                       1.05
  khu_sensor_top/sensor_core/U366/Y (ao22d1_hd)                             0.1316               0.9250    0.1027 @   1.3937 f    (966.45,456.11)                       1.05
  khu_sensor_top/sensor_core/n570 (net)         1       0.0049                                   0.9250    0.0000     1.3937 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/D (fd3qd1_hd)    0.0000    0.1316    0.0000     0.9250    0.0000 @   1.3938 f    (973.31,449.11)        d              1.05
  data arrival time                                                                                                   1.3938                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_/CK (fd3qd1_hd)                                            0.0000     0.9900 r                                          
  library hold time                                                                                        0.0622     1.0522                                            
  data required time                                                                                                  1.0522                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0522                                            
  data arrival time                                                                                                  -1.3938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3415                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (926.96,463.24)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1_reg_0_/Q (fd4qd1_hd)      0.1632               0.9250    0.4367 @   1.1867 f    (916.92,462.90)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_1[0] (net)     2   0.0099                        0.9250    0.0000     1.1867 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U244/A (scg2d2_hd)                   0.0000    0.1632   -0.0028     0.9250   -0.0030 @   1.1837 f    (925.27,459.63)                       1.05
  khu_sensor_top/sensor_core/U244/Y (scg2d2_hd)                             0.0931               0.9250    0.2268 @   1.4105 f    (926.60,459.25)                       1.05
  khu_sensor_top/sensor_core/n576 (net)         1       0.0041                                   0.9250    0.0000     1.4105 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/D (fd4qd1_hd)   0.0000   0.0931  -0.0020   0.9250  -0.0021 @   1.4084 f    (935.92,456.11)        d              1.05
  data arrival time                                                                                                   1.4084                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_8_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0767     1.0667                                            
  data required time                                                                                                  1.0667                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0667                                            
  data arrival time                                                                                                  -1.4084                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3417                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r   (925.80,480.80)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0_reg_6_/Q (fd4qd1_hd)      0.1674               0.9250    0.4394 @   1.1894 f    (935.84,481.14)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_0[6] (net)     2   0.0103                        0.9250    0.0000     1.1894 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U242/A (scg2d2_hd)                   0.0000    0.1674    0.0000     0.9250    0.0000 @   1.1894 f    (940.23,462.81)                       1.05
  khu_sensor_top/sensor_core/U242/Y (scg2d2_hd)                             0.0861               0.9250    0.2210 @   1.4104 f    (941.57,463.19)                       1.05
  khu_sensor_top/sensor_core/n578 (net)         1       0.0029                                   0.9250    0.0000     1.4104 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/D (fd4qd1_hd)   0.0000   0.0861   0.0000   0.9250   0.0000 @   1.4104 f    (943.68,459.13)        d              1.05
  data arrival time                                                                                                   1.4104                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0784     1.0684                                            
  data required time                                                                                                  1.0684                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0684                                            
  data arrival time                                                                                                  -1.4104                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3420                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_second_param_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (878.72,336.80)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/Q (fd4qd1_hd)        0.1516               0.9250    0.4285 @   1.1785 f    (888.76,337.14)        d              1.05
  khu_sensor_top/sensor_core/r_ads_second_param[0] (net)     2   0.0086                          0.9250    0.0000     1.1785 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U233/B (nd2d1_hd)                    0.0000    0.1516   -0.0005     0.9250   -0.0005 @   1.1781 f    (894.48,336.83)                       1.05
  khu_sensor_top/sensor_core/U233/Y (nd2d1_hd)                              0.1351               0.9250    0.1018 @   1.2798 r    (895.07,336.60)                       1.05
  khu_sensor_top/sensor_core/n149 (net)         1       0.0031                                   0.9250    0.0000     1.2798 r    [0.00,0.00]                           
  khu_sensor_top/sensor_core/U197/C (oa211d1_hd)                  0.0000    0.1351    0.0000     0.9250    0.0000 @   1.2798 r    (894.92,340.52)                       1.05
  khu_sensor_top/sensor_core/U197/Y (oa211d1_hd)                            0.1517               0.9250    0.1149 @   1.3947 f    (894.83,340.59)                       1.05
  khu_sensor_top/sensor_core/n491 (net)         1       0.0046                                   0.9250    0.0000     1.3947 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/D (fd4qd1_hd)   0.0000   0.1517   0.0000   0.9250   0.0000 @   1.3947 f    (880.32,336.73)        d              1.05
  data arrival time                                                                                                   1.3947                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_second_param_reg_0_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0623     1.0523                                            
  data required time                                                                                                  1.0523                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0523                                            
  data arrival time                                                                                                  -1.3947                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3424                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (910.40,513.65)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_5_/Q (fd4qd1_hd)        0.1720               0.9250    0.4422 @   1.1922 f    (920.44,513.30)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[5] (net)     2   0.0108                          0.9250    0.0000     1.1922 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U316/A (scg2d2_hd)                   0.0000    0.1720    0.0000     0.9250    0.0001 @   1.1923 f    (912.51,488.43)                       1.05
  khu_sensor_top/sensor_core/U316/Y (scg2d2_hd)                             0.0834               0.9250    0.2194 @   1.4117 f    (913.84,488.05)                       1.05
  khu_sensor_top/sensor_core/n514 (net)         1       0.0024                                   0.9250    0.0000     1.4117 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/D (fd4qd1_hd)   0.0000   0.0834   0.0000     0.9250    0.0000 @   1.4117 f    (912.16,484.91)        d              1.05
  data arrival time                                                                                                   1.4117                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_29_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0791     1.0691                                            
  data required time                                                                                                  1.0691                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0691                                            
  data arrival time                                                                                                  -1.4117                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3426                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000     0.9250    0.0000     0.7500 r    (957.32,365.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/Q (fd4qd1_hd)            0.1962               0.9250    0.4573 @   1.2073 f    (947.28,365.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_reg_addr[0] (net)     2   0.0136                              0.9250    0.0000     1.2073 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U34/A (scg14d1_hd)                   0.0000    0.1962   -0.0042     0.9250   -0.0044 @   1.2029 f    (953.76,361.26)                       1.05
  khu_sensor_top/sensor_core/U34/Y (scg14d1_hd)                             0.1035               0.9250    0.2039 @   1.4068 f    (952.82,362.70)                       1.05
  khu_sensor_top/sensor_core/n406 (net)         1       0.0029                                   0.9250    0.0000     1.4068 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/D (fd4qd1_hd)   0.0000   0.1035    0.0000     0.9250    0.0000 @   1.4068 f    (955.72,365.53)        d              1.05
  data arrival time                                                                                                   1.4068                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_reg_addr_reg_0_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0741     1.0641                                            
  data required time                                                                                                  1.0641                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0641                                            
  data arrival time                                                                                                  -1.4068                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3427                                            


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000   0.7500 r (965.84,427.24)     d i            1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/Q (fd4qd1_hd)   0.1196             0.9250    0.4061 @   1.1561 f    (975.88,426.90)        d              1.05
  khu_sensor_top/uart_controller/r_uart_data_tx_shift[10] (net)     2   0.0052                   0.9250    0.0000     1.1561 f    [0.00,0.01]                           
  khu_sensor_top/uart_controller/U102/B (scg5d1_hd)               0.0000    0.1196    0.0000     0.9250    0.0000 @   1.1561 f    (974.52,420.15)                       1.05
  khu_sensor_top/uart_controller/U102/Y (scg5d1_hd)                         0.1507               0.9250    0.2406 @   1.3967 f    (971.41,419.71)                       1.05
  khu_sensor_top/uart_controller/n155 (net)     1       0.0039                                   0.9250    0.0000     1.3967 f    [0.00,0.00]                           
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/D (fd4qd1_hd)   0.0000   0.1507  -0.0013   0.9250  -0.0013 @   1.3953 f (967.44,427.31)    d              1.05
  data arrival time                                                                                                   1.3953                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg_10_/CK (fd4qd1_hd)                               0.0000     0.9900 r                                          
  library hold time                                                                                        0.0625     1.0525                                            
  data required time                                                                                                  1.0525                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0525                                            
  data arrival time                                                                                                  -1.3953                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3428                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (898.80,466.39)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_1_/Q (fd4qd1_hd)        0.1656               0.9250    0.4382 @   1.1882 f    (888.76,466.73)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[1] (net)     2   0.0101                          0.9250    0.0000     1.1882 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U261/A (scg2d2_hd)                   0.0000    0.1656   -0.0024     0.9250   -0.0026 @   1.1857 f    (889.21,448.41)                       1.05
  khu_sensor_top/sensor_core/U261/Y (scg2d2_hd)                             0.0915               0.9250    0.2259 @   1.4116 f    (887.88,448.79)                       1.05
  khu_sensor_top/sensor_core/n534 (net)         1       0.0038                                   0.9250    0.0000     1.4116 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/D (fd4qd1_hd)   0.0000   0.0915   -0.0016     0.9250   -0.0017 @   1.4099 f    (882.52,441.71)        d              1.05
  data arrival time                                                                                                   1.4099                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_9_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0771     1.0671                                            
  data required time                                                                                                  1.0671                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0671                                            
  data arrival time                                                                                                  -1.4099                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3428                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (1007.48,480.80)       d i            1.05
  khu_sensor_top/sensor_core/r_mpr_second_param_reg_2_/Q (fd4qd1_hd)        0.1425               0.9250    0.4221 @   1.1721 f    (997.44,481.14)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_second_param[2] (net)     2   0.0077                          0.9250    0.0000     1.1721 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U412/B (scg2d2_hd)                   0.0000    0.1425   -0.0020     0.9250   -0.0021 @   1.1700 f    (996.61,495.31)                       1.05
  khu_sensor_top/sensor_core/U412/Y (scg2d2_hd)                             0.0933               0.9250    0.2395 @   1.4095 f    (998.77,495.25)                       1.05
  khu_sensor_top/sensor_core/n443 (net)         1       0.0040                                   0.9250    0.0000     1.4095 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/D (fd4qd1_hd)   0.0000   0.0933   0.0000    0.9250    0.0000 @   1.4095 f    (1005.88,502.33)       d              1.05
  data arrival time                                                                                                   1.4095                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_MPR121_DATA_IN_reg_2_/CK (fd4qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0767     1.0667                                            
  data required time                                                                                                  1.0667                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0667                                            
  data arrival time                                                                                                  -1.4095                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3429                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (936.36,502.39)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/Q (fd4qd1_hd)        0.1533               0.9250    0.4297 @   1.1797 f    (946.40,502.73)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[6] (net)     2   0.0088                          0.9250    0.0000     1.1797 f    [0.00,0.01]                           
  khu_sensor_top/sensor_core/U557/B (scg2d2_hd)                   0.0000    0.1533    0.0000     0.9250    0.0000 @   1.1798 f    (939.31,506.33)                       1.05
  khu_sensor_top/sensor_core/U557/Y (scg2d2_hd)                             0.0836               0.9250    0.2325 @   1.4122 f    (937.16,506.39)                       1.05
  khu_sensor_top/sensor_core/n537 (net)         1       0.0023                                   0.9250    0.0000     1.4122 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/D (fd4qd1_hd)   0.0000   0.0836   0.0000   0.9250   0.0000 @   1.4122 f    (937.96,502.33)        d              1.05
  data arrival time                                                                                                   1.4122                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_6_/CK (fd4qd1_hd)                                      0.0000     0.9900 r                                          
  library hold time                                                                                        0.0790     1.0690                                            
  data required time                                                                                                  1.0690                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0690                                            
  data arrival time                                                                                                  -1.4122                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3432                                            


  Startpoint: khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (930.04,509.60)        d i            1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out_reg_3_/Q (fd4qd1_hd)        0.1747               0.9250    0.4439 @   1.1939 f    (920.00,509.93)        d              1.05
  khu_sensor_top/sensor_core/r_ads_ch2_data_out[3] (net)     2   0.0111                          0.9250    0.0000     1.1939 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U298/A (scg2d2_hd)                   0.0000    0.1747   -0.0009     0.9250   -0.0009 @   1.1930 f    (920.87,484.41)                       1.05
  khu_sensor_top/sensor_core/U298/Y (scg2d2_hd)                             0.0830               0.9250    0.2196 @   1.4126 f    (922.21,484.79)                       1.05
  khu_sensor_top/sensor_core/n516 (net)         1       0.0023                                   0.9250    0.0000     1.4126 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/D (fd4qd1_hd)   0.0000   0.0830   0.0000     0.9250    0.0000 @   1.4126 f    (923.16,480.73)        d              1.05
  data arrival time                                                                                                   1.4126                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_27_/CK (fd4qd1_hd)                                         0.0000     0.9900 r                                          
  library hold time                                                                                        0.0792     1.0692                                            
  data required time                                                                                                  1.0692                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0692                                            
  data arrival time                                                                                                  -1.4126                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3434                                            


  Startpoint: khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/CK (fd4qd1_hd)   0.0000   0.8000   0.0000   0.9250   0.0000    0.7500 r    (927.40,470.45)        d i            1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status_reg_0_/Q (fd4qd1_hd)        0.1778               0.9250    0.4459 @   1.1959 f    (917.36,470.11)        d              1.05
  khu_sensor_top/sensor_core/r_mpr_touch_status[0] (net)     2   0.0115                          0.9250    0.0000     1.1959 f    [0.01,0.01]                           
  khu_sensor_top/sensor_core/U260/A (scg2d2_hd)                   0.0000    0.1778   -0.0019     0.9250   -0.0020 @   1.1938 f    (920.43,445.23)                       1.05
  khu_sensor_top/sensor_core/U260/Y (scg2d2_hd)                             0.0825               0.9250    0.2199 @   1.4137 f    (921.77,444.85)                       1.05
  khu_sensor_top/sensor_core/n535 (net)         1       0.0022                                   0.9250    0.0000     1.4137 f    [0.00,0.00]                           
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/D (fd4qd1_hd)   0.0000   0.0825    0.0000     0.9250    0.0000 @   1.4137 f    (921.40,441.71)        d              1.05
  data arrival time                                                                                                   1.4137                                            

  clock clk_half (rise edge)                                                                               0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg_8_/CK (fd4qd1_hd)                                          0.0000     0.9900 r                                          
  library hold time                                                                                        0.0793     1.0693                                            
  data required time                                                                                                  1.0693                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0693                                            
  data arrival time                                                                                                  -1.4137                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3444                                            


1
