{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624380939716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624380939730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 13:55:39 2021 " "Processing started: Tue Jun 22 13:55:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624380939730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380939730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV21 -c EV21 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV21 -c EV21" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380939731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624380940409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624380940409 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SELEC_ALU.v(23) " "Verilog HDL information at SELEC_ALU.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624380953056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selec_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file selec_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SELEC_ALU " "Found entity 1: SELEC_ALU" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sh_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 SH_v " "Found entity 1: SH_v" {  } { { "SH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SH_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROM_v.v(58) " "Verilog HDL information at ROM_v.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624380953067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_v.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_v " "Found entity 1: ROM_v" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rb_v.v 1 1 " "Found 1 design units, including 1 entities, in source file rb_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB_v " "Found entity 1: RB_v" {  } { { "RB_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/RB_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_v.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 LATCH_v " "Found entity 1: LATCH_v" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_v.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_v " "Found entity 1: MUX_v" {  } { { "MUX_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUX_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC_v.v(16) " "Verilog HDL information at PC_v.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624380953082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_v " "Found entity 1: PC_v" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.v 1 1 " "Found 1 design units, including 1 entities, in source file program.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "PROGRAM.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxk_v.v 1 1 " "Found 1 design units, including 1 entities, in source file muxk_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXK_v " "Found entity 1: MUXK_v" {  } { { "MUXK_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUXK_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eff_v.v 1 1 " "Found 1 design units, including 1 entities, in source file eff_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF_v " "Found entity 1: EFF_v" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_v.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 FF_v " "Found entity 1: FF_v" {  } { { "FF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/FF_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eff16_v.v 1 1 " "Found 1 design units, including 1 entities, in source file eff16_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF16_v " "Found entity 1: EFF16_v" {  } { { "EFF16_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF16_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_b.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_b " "Found entity 1: ADDSUB_b" {  } { { "ADDSUB_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_b.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_b " "Found entity 1: MUL_b" {  } { { "MUL_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_b.v 1 1 " "Found 1 design units, including 1 entities, in source file div_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_b " "Found entity 1: DIV_b" {  } { { "DIV_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_b.v 1 1 " "Found 1 design units, including 1 entities, in source file const_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONST_b " "Found entity 1: CONST_b" {  } { { "CONST_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elatch_v.v 1 1 " "Found 1 design units, including 1 entities, in source file elatch_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 ELATCH_v " "Found entity 1: ELATCH_v" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953127 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UC_v.v(23) " "Verilog HDL information at UC_v.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "UC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/UC_v.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624380953132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_v " "Found entity 1: UC_v" {  } { { "UC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/UC_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380953133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380953133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624380954414 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "PLL inst9 " "Block or symbol \"PLL\" of instance \"inst9\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 400 232 472 592 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1624380954416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst9 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 400 232 472 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst9\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst9\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst9\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst9\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst9\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst9\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 13 " "Parameter \"clk0_duty_cycle\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 13 " "Parameter \"clk1_duty_cycle\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 13 " "Parameter \"clk2_duty_cycle\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 750000 " "Parameter \"clk2_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 13 " "Parameter \"clk3_duty_cycle\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 500000 " "Parameter \"clk3_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954482 ""}  } { { "PLL.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380954482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll1 " "Found entity 1: PLL_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380954551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll1 PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated " "Elaborating entity \"PLL_altpll1\" for hierarchy \"PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF_v EFF_v:inst15 " "Elaborating entity \"EFF_v\" for hierarchy \"EFF_v:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 272 1176 1344 384 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_v UC_v:inst10 " "Elaborating entity \"UC_v\" for hierarchy \"UC_v:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 320 1816 1976 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_v FF_v:inst17 " "Elaborating entity \"FF_v\" for hierarchy \"FF_v:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 272 1568 1736 352 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_v ROM_v:inst11 " "Elaborating entity \"ROM_v\" for hierarchy \"ROM_v:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 272 960 1136 352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954564 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 ROM_v.v(4) " "Net \"ROM0.data_a\" at ROM_v.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954565 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a 0 ROM_v.v(4) " "Net \"ROM0.waddr_a\" at ROM_v.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954565 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ROM_v.v(5) " "Net \"ROM1.data_a\" at ROM_v.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954565 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ROM_v.v(5) " "Net \"ROM1.waddr_a\" at ROM_v.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954565 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ROM_v.v(6) " "Net \"ROM2.data_a\" at ROM_v.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954565 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ROM_v.v(6) " "Net \"ROM2.waddr_a\" at ROM_v.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ROM_v.v(7) " "Net \"ROM3.data_a\" at ROM_v.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ROM_v.v(7) " "Net \"ROM3.waddr_a\" at ROM_v.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ROM_v.v(8) " "Net \"ROM4.data_a\" at ROM_v.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ROM_v.v(8) " "Net \"ROM4.waddr_a\" at ROM_v.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 ROM_v.v(4) " "Net \"ROM0.we_a\" at ROM_v.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ROM_v.v(5) " "Net \"ROM1.we_a\" at ROM_v.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ROM_v.v(6) " "Net \"ROM2.we_a\" at ROM_v.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ROM_v.v(7) " "Net \"ROM3.we_a\" at ROM_v.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ROM_v.v(8) " "Net \"ROM4.we_a\" at ROM_v.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624380954566 "|CPU|ROM_v:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF16_v EFF16_v:inst13 " "Elaborating entity \"EFF16_v\" for hierarchy \"EFF16_v:inst13\"" {  } { { "CPU.bdf" "inst13" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 272 768 928 384 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:inst19 " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 272 520 736 400 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:inst19\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:inst19\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "altsyncram_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:inst19\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:inst19\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:inst19\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:inst19\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program3.hex " "Parameter \"init_file\" = \"program3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954669 ""}  } { { "PROGRAM.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PROGRAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380954669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8a1 " "Found entity 1: altsyncram_p8a1" {  } { { "db/altsyncram_p8a1.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380954739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8a1 PROGRAM:inst19\|altsyncram:altsyncram_component\|altsyncram_p8a1:auto_generated " "Elaborating entity \"altsyncram_p8a1\" for hierarchy \"PROGRAM:inst19\|altsyncram:altsyncram_component\|altsyncram_p8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_v PC_v:inst7 " "Elaborating entity \"PC_v\" for hierarchy \"PC_v:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 416 568 744 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(24) " "Verilog HDL assignment warning at PC_v.v(24): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(25) " "Verilog HDL assignment warning at PC_v.v(25): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PC_v.v(28) " "Verilog HDL assignment warning at PC_v.v(28): truncated value with size 16 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PC_v.v(32) " "Verilog HDL assignment warning at PC_v.v(32): truncated value with size 16 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(34) " "Verilog HDL assignment warning at PC_v.v(34): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PC_v.v(43) " "Verilog HDL assignment warning at PC_v.v(43): truncated value with size 16 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(45) " "Verilog HDL assignment warning at PC_v.v(45): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PC_v.v(54) " "Verilog HDL assignment warning at PC_v.v(54): truncated value with size 16 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(56) " "Verilog HDL assignment warning at PC_v.v(56): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 PC_v.v(64) " "Verilog HDL assignment warning at PC_v.v(64): truncated value with size 16 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_v.v(66) " "Verilog HDL assignment warning at PC_v.v(66): truncated value with size 32 to match size of target (12)" {  } { { "PC_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/PC_v.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954749 "|CPU|PC_v:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 592 1264 1448 688 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELEC_ALU ALU:inst6\|SELEC_ALU:inst6 " "Elaborating entity \"SELEC_ALU\" for hierarchy \"ALU:inst6\|SELEC_ALU:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 136 1712 1960 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954752 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_NOT_A SELEC_ALU.v(28) " "Verilog HDL Always Construct warning at SELEC_ALU.v(28): variable \"RES_NOT_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_AND SELEC_ALU.v(29) " "Verilog HDL Always Construct warning at SELEC_ALU.v(29): variable \"RES_AND\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_OR SELEC_ALU.v(30) " "Verilog HDL Always Construct warning at SELEC_ALU.v(30): variable \"RES_OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_XOR SELEC_ALU.v(31) " "Verilog HDL Always Construct warning at SELEC_ALU.v(31): variable \"RES_XOR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_ADD_SUB SELEC_ALU.v(34) " "Verilog HDL Always Construct warning at SELEC_ALU.v(34): variable \"RES_ADD_SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN SELEC_ALU.v(35) " "Verilog HDL Always Construct warning at SELEC_ALU.v(35): variable \"CIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OVERFLOW SELEC_ALU.v(36) " "Verilog HDL Always Construct warning at SELEC_ALU.v(36): variable \"OVERFLOW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_ADD_SUB SELEC_ALU.v(40) " "Verilog HDL Always Construct warning at SELEC_ALU.v(40): variable \"RES_ADD_SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CIN SELEC_ALU.v(41) " "Verilog HDL Always Construct warning at SELEC_ALU.v(41): variable \"CIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OVERFLOW SELEC_ALU.v(42) " "Verilog HDL Always Construct warning at SELEC_ALU.v(42): variable \"OVERFLOW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_MULT SELEC_ALU.v(45) " "Verilog HDL Always Construct warning at SELEC_ALU.v(45): variable \"RES_MULT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SELEC_ALU.v(45) " "Verilog HDL assignment warning at SELEC_ALU.v(45): truncated value with size 32 to match size of target (16)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_DIV SELEC_ALU.v(47) " "Verilog HDL Always Construct warning at SELEC_ALU.v(47): variable \"RES_DIV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954754 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_MOD SELEC_ALU.v(48) " "Verilog HDL Always Construct warning at SELEC_ALU.v(48): variable \"RES_MOD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_CLRC SELEC_ALU.v(49) " "Verilog HDL Always Construct warning at SELEC_ALU.v(49): variable \"RES_CLRC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RES_SETC SELEC_ALU.v(50) " "Verilog HDL Always Construct warning at SELEC_ALU.v(50): variable \"RES_SETC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C SELEC_ALU.v(53) " "Verilog HDL Always Construct warning at SELEC_ALU.v(53): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C SELEC_ALU.v(55) " "Verilog HDL Always Construct warning at SELEC_ALU.v(55): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C SELEC_ALU.v(23) " "Verilog HDL Always Construct warning at SELEC_ALU.v(23): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD_SUB SELEC_ALU.v(23) " "Verilog HDL Always Construct warning at SELEC_ALU.v(23): inferring latch(es) for variable \"ADD_SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD_SUB SELEC_ALU.v(23) " "Inferred latch for \"ADD_SUB\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954755 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] SELEC_ALU.v(23) " "Inferred latch for \"C\[0\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954756 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] SELEC_ALU.v(23) " "Inferred latch for \"C\[1\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] SELEC_ALU.v(23) " "Inferred latch for \"C\[2\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] SELEC_ALU.v(23) " "Inferred latch for \"C\[3\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] SELEC_ALU.v(23) " "Inferred latch for \"C\[4\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] SELEC_ALU.v(23) " "Inferred latch for \"C\[5\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] SELEC_ALU.v(23) " "Inferred latch for \"C\[6\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] SELEC_ALU.v(23) " "Inferred latch for \"C\[7\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] SELEC_ALU.v(23) " "Inferred latch for \"C\[8\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] SELEC_ALU.v(23) " "Inferred latch for \"C\[9\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] SELEC_ALU.v(23) " "Inferred latch for \"C\[10\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] SELEC_ALU.v(23) " "Inferred latch for \"C\[11\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] SELEC_ALU.v(23) " "Inferred latch for \"C\[12\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] SELEC_ALU.v(23) " "Inferred latch for \"C\[13\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] SELEC_ALU.v(23) " "Inferred latch for \"C\[14\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] SELEC_ALU.v(23) " "Inferred latch for \"C\[15\]\" at SELEC_ALU.v(23)" {  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954757 "|CPU|ALU:inst6|SELEC_ALU:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONST_b ALU:inst6\|CONST_b:inst5 " "Elaborating entity \"CONST_b\" for hierarchy \"ALU:inst6\|CONST_b:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 968 984 1096 1016 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_b.v" "LPM_CONSTANT_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "CONST_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ALU:inst6\|CONST_b:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954801 ""}  } { { "CONST_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CONST_b.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380954801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_b ALU:inst6\|ADDSUB_b:inst " "Elaborating entity \"ADDSUB_b\" for hierarchy \"ALU:inst6\|ADDSUB_b:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 72 936 1096 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADDSUB_b.v" "LPM_ADD_SUB_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ADDSUB_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954867 ""}  } { { "ADDSUB_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ADDSUB_b.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380954867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7i " "Found entity 1: add_sub_i7i" {  } { { "db/add_sub_i7i.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_i7i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380954934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380954934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i7i ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_i7i:auto_generated " "Elaborating entity \"add_sub_i7i\" for hierarchy \"ALU:inst6\|ADDSUB_b:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_i7i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst6\|LPM_AND:inst48 " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst6\|LPM_AND:inst48\"" {  } { { "ALU.bdf" "inst48" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 296 976 1096 352 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|LPM_AND:inst48 " "Elaborated megafunction instantiation \"ALU:inst6\|LPM_AND:inst48\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 296 976 1096 352 "inst48" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|LPM_AND:inst48 " "Instantiated megafunction \"ALU:inst6\|LPM_AND:inst48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380954970 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 296 976 1096 352 "inst48" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380954970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_b ALU:inst6\|DIV_b:inst4 " "Elaborating entity \"DIV_b\" for hierarchy \"ALU:inst6\|DIV_b:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 736 920 1096 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380954981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV_b.v" "LPM_DIVIDE_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "DIV_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955027 ""}  } { { "DIV_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DIV_b.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ds " "Found entity 1: lpm_divide_5ds" {  } { { "db/lpm_divide_5ds.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_divide_5ds.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_5ds ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated " "Elaborating entity \"lpm_divide_5ds\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs_divider_8dg ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider " "Elaborating entity \"abs_divider_8dg\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\"" {  } { { "db/lpm_divide_5ds.tdf" "divider" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_divide_5ds.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_eaf ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider " "Elaborating entity \"alt_u_div_eaf\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider\"" {  } { { "db/abs_divider_8dg.tdf" "divider" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_0" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|alt_u_div_eaf:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_1" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/alt_u_div_eaf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_abs_k0a ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|lpm_abs_k0a:my_abs_den " "Elaborating entity \"lpm_abs_k0a\" for hierarchy \"ALU:inst6\|DIV_b:inst4\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_5ds:auto_generated\|abs_divider_8dg:divider\|lpm_abs_k0a:my_abs_den\"" {  } { { "db/abs_divider_8dg.tdf" "my_abs_den" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/abs_divider_8dg.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_b ALU:inst6\|MUL_b:inst3 " "Elaborating entity \"MUL_b\" for hierarchy \"ALU:inst6\|MUL_b:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 600 928 1096 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component\"" {  } { { "MUL_b.v" "lpm_mult_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component\"" {  } { { "MUL_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955408 ""}  } { { "MUL_b.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/MUL_b.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8n " "Found entity 1: mult_l8n" {  } { { "db/mult_l8n.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/mult_l8n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l8n ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated " "Elaborating entity \"mult_l8n\" for hierarchy \"ALU:inst6\|MUL_b:inst3\|lpm_mult:lpm_mult_component\|mult_l8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV ALU:inst6\|LPM_INV:inst10 " "Elaborating entity \"LPM_INV\" for hierarchy \"ALU:inst6\|LPM_INV:inst10\"" {  } { { "ALU.bdf" "inst10" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 528 976 1096 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|LPM_INV:inst10 " "Elaborated megafunction instantiation \"ALU:inst6\|LPM_INV:inst10\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 528 976 1096 584 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|LPM_INV:inst10 " "Instantiated megafunction \"ALU:inst6\|LPM_INV:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955518 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 528 976 1096 584 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst6\|LPM_OR:inst25 " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst6\|LPM_OR:inst25\"" {  } { { "ALU.bdf" "inst25" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 432 976 1096 488 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|LPM_OR:inst25 " "Elaborated megafunction instantiation \"ALU:inst6\|LPM_OR:inst25\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 432 976 1096 488 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|LPM_OR:inst25 " "Instantiated megafunction \"ALU:inst6\|LPM_OR:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955565 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 432 976 1096 488 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst6\|LPM_XOR:inst14 " "Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst6\|LPM_XOR:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 888 976 1096 944 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst6\|LPM_XOR:inst14 " "Elaborated megafunction instantiation \"ALU:inst6\|LPM_XOR:inst14\"" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 888 976 1096 944 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst6\|LPM_XOR:inst14 " "Instantiated megafunction \"ALU:inst6\|LPM_XOR:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955603 ""}  } { { "ALU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ALU.bdf" { { 888 976 1096 944 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ELATCH_v ELATCH_v:inst4 " "Elaborating entity \"ELATCH_v\" for hierarchy \"ELATCH_v:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 552 1024 1184 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q ELATCH_v.v(6) " "Verilog HDL Always Construct warning at ELATCH_v.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] ELATCH_v.v(6) " "Inferred latch for \"Q\[0\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] ELATCH_v.v(6) " "Inferred latch for \"Q\[1\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] ELATCH_v.v(6) " "Inferred latch for \"Q\[2\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] ELATCH_v.v(6) " "Inferred latch for \"Q\[3\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] ELATCH_v.v(6) " "Inferred latch for \"Q\[4\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] ELATCH_v.v(6) " "Inferred latch for \"Q\[5\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955604 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] ELATCH_v.v(6) " "Inferred latch for \"Q\[6\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] ELATCH_v.v(6) " "Inferred latch for \"Q\[7\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] ELATCH_v.v(6) " "Inferred latch for \"Q\[8\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] ELATCH_v.v(6) " "Inferred latch for \"Q\[9\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] ELATCH_v.v(6) " "Inferred latch for \"Q\[10\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] ELATCH_v.v(6) " "Inferred latch for \"Q\[11\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] ELATCH_v.v(6) " "Inferred latch for \"Q\[12\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] ELATCH_v.v(6) " "Inferred latch for \"Q\[13\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] ELATCH_v.v(6) " "Inferred latch for \"Q\[14\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] ELATCH_v.v(6) " "Inferred latch for \"Q\[15\]\" at ELATCH_v.v(6)" {  } { { "ELATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ELATCH_v.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955605 "|CPU|ELATCH_v:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_v MUX_v:inst21 " "Elaborating entity \"MUX_v\" for hierarchy \"MUX_v:inst21\"" {  } { { "CPU.bdf" "inst21" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 552 800 968 664 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB_v RB_v:inst3 " "Elaborating entity \"RB_v\" for hierarchy \"RB_v:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 624 568 736 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_v LATCH_v:inst " "Elaborating entity \"LATCH_v\" for hierarchy \"LATCH_v:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 600 1704 1864 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q LATCH_v.v(5) " "Verilog HDL Always Construct warning at LATCH_v.v(5): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] LATCH_v.v(5) " "Inferred latch for \"Q\[0\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] LATCH_v.v(5) " "Inferred latch for \"Q\[1\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] LATCH_v.v(5) " "Inferred latch for \"Q\[2\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] LATCH_v.v(5) " "Inferred latch for \"Q\[3\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] LATCH_v.v(5) " "Inferred latch for \"Q\[4\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] LATCH_v.v(5) " "Inferred latch for \"Q\[5\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955613 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] LATCH_v.v(5) " "Inferred latch for \"Q\[6\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] LATCH_v.v(5) " "Inferred latch for \"Q\[7\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] LATCH_v.v(5) " "Inferred latch for \"Q\[8\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] LATCH_v.v(5) " "Inferred latch for \"Q\[9\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] LATCH_v.v(5) " "Inferred latch for \"Q\[10\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] LATCH_v.v(5) " "Inferred latch for \"Q\[11\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] LATCH_v.v(5) " "Inferred latch for \"Q\[12\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] LATCH_v.v(5) " "Inferred latch for \"Q\[13\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] LATCH_v.v(5) " "Inferred latch for \"Q\[14\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] LATCH_v.v(5) " "Inferred latch for \"Q\[15\]\" at LATCH_v.v(5)" {  } { { "LATCH_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/LATCH_v.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955614 "|CPU2|LATCH_v:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SH_v SH_v:inst1 " "Elaborating entity \"SH_v\" for hierarchy \"SH_v:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 576 1512 1680 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst2 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 616 280 496 744 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst2\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380955643 ""}  } { { "DATA.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380955643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p1h1 " "Found entity 1: altsyncram_p1h1" {  } { { "db/altsyncram_p1h1.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_p1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380955719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380955719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p1h1 DATA:inst2\|altsyncram:altsyncram_component\|altsyncram_p1h1:auto_generated " "Elaborating entity \"altsyncram_p1h1\" for hierarchy \"DATA:inst2\|altsyncram:altsyncram_component\|altsyncram_p1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXK_v MUXK_v:inst20 " "Elaborating entity \"MUXK_v\" for hierarchy \"MUXK_v:inst20\"" {  } { { "CPU.bdf" "inst20" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 672 800 968 784 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380955725 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "32 " "Ignored 32 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1624380956191 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1624380956191 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RB_v:inst3\|R_rtl_0 " "Inferred dual-clock RAM node \"RB_v:inst3\|R_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1624380956335 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RB_v:inst3\|R_rtl_1 " "Inferred dual-clock RAM node \"RB_v:inst3\|R_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1624380956335 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_v:inst11\|ROM3 " "RAM logic \"ROM_v:inst11\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "ROM_v.v" "ROM3" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624380956335 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_v:inst11\|ROM4 " "RAM logic \"ROM_v:inst11\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "ROM_v.v" "ROM4" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624380956335 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_v:inst11\|ROM2 " "RAM logic \"ROM_v:inst11\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "ROM_v.v" "ROM2" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624380956335 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_v:inst11\|ROM1 " "RAM logic \"ROM_v:inst11\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "ROM_v.v" "ROM1" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624380956335 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM_v:inst11\|ROM0 " "RAM logic \"ROM_v:inst11\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_v.v" "ROM0" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/ROM_v.v" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624380956336 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624380956335 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram3_ROM_v_58e5cf4.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram3_ROM_v_58e5cf4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624380956337 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram4_ROM_v_58e5cf4.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram4_ROM_v_58e5cf4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624380956338 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram2_ROM_v_58e5cf4.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram2_ROM_v_58e5cf4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624380956339 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram1_ROM_v_58e5cf4.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram1_ROM_v_58e5cf4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624380956340 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram0_ROM_v_58e5cf4.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/EV21.ram0_ROM_v_58e5cf4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624380956342 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RB_v:inst3\|R_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RB_v:inst3\|R_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35 " "Parameter NUMWORDS_A set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 35 " "Parameter NUMWORDS_B set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RB_v:inst3\|R_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RB_v:inst3\|R_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 35 " "Parameter NUMWORDS_A set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 35 " "Parameter NUMWORDS_B set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624380956860 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1624380956860 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624380956860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RB_v:inst3\|altsyncram:R_rtl_0 " "Elaborated megafunction instantiation \"RB_v:inst3\|altsyncram:R_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380956885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RB_v:inst3\|altsyncram:R_rtl_0 " "Instantiated megafunction \"RB_v:inst3\|altsyncram:R_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 35 " "Parameter \"NUMWORDS_A\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 35 " "Parameter \"NUMWORDS_B\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956886 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380956886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7fe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7fe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7fe1 " "Found entity 1: altsyncram_7fe1" {  } { { "db/altsyncram_7fe1.tdf" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/altsyncram_7fe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624380956944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380956944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RB_v:inst3\|altsyncram:R_rtl_1 " "Elaborated megafunction instantiation \"RB_v:inst3\|altsyncram:R_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380956958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RB_v:inst3\|altsyncram:R_rtl_1 " "Instantiated megafunction \"RB_v:inst3\|altsyncram:R_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 35 " "Parameter \"NUMWORDS_A\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 35 " "Parameter \"NUMWORDS_B\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624380956958 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624380956958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[15\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[14\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[13\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[12\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[11\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[10\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[9\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[8\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957346 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[7\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[6\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[5\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[4\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[3\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[2\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[1\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[18\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst6\|SELEC_ALU:inst6\|C\[0\] " "Latch ALU:inst6\|SELEC_ALU:inst6\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF_v:inst16\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF_v:inst16\|Q\[17\]" {  } { { "EFF_v.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/EFF_v.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624380957347 ""}  } { { "SELEC_ALU.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/SELEC_ALU.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624380957347 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outMIR0A\[4\] GND " "Pin \"outMIR0A\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 184 1424 1600 200 "outMIR0A\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624380958182 "|CPU|outMIR0A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outMIR0A\[3\] GND " "Pin \"outMIR0A\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 184 1424 1600 200 "outMIR0A\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624380958182 "|CPU|outMIR0A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outMIR0A\[2\] GND " "Pin \"outMIR0A\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 184 1424 1600 200 "outMIR0A\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624380958182 "|CPU|outMIR0A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outMIR0A\[0\] GND " "Pin \"outMIR0A\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/CPU.bdf" { { 184 1424 1600 200 "outMIR0A\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624380958182 "|CPU|outMIR0A[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624380958182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624380958356 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/output_files/EV21.map.smsg " "Generated suppressed messages file C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/output_files/EV21.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380960000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624380960218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624380960218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1255 " "Implemented 1255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624380960396 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624380960396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1026 " "Implemented 1026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624380960396 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624380960396 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624380960396 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624380960396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624380960396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624380960434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 13:56:00 2021 " "Processing ended: Tue Jun 22 13:56:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624380960434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624380960434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624380960434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624380960434 ""}
