
module system_clk_wiz_1_0(clk_out1,clk_out2,clk_out_1,clk_out4,resetn,locked,clk_in1);

  output clk_out1;
  output clk_out2;
  output clk_out3;
  output clk_out4;
  input  resetn;
  output locked;
  input  clk_in1;


endmodule

