// Seed: 1549508758
module module_0;
  assign id_1 = id_1;
  tri0 id_2;
  assign id_1 = id_1;
  supply1 id_3;
  assign id_2 = id_3;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  wire id_4;
  parameter id_5 = id_3, id_6 = 1;
  wire id_7;
  wire id_8;
  wor  id_9;
  id_10(
      module_0
  );
  always begin : LABEL_0
    id_9 = id_6;
  end
endmodule
module module_1;
  logic [7:0] id_2, id_3;
  assign id_1 = id_1;
  assign id_2[1] = id_3;
  localparam id_4 = -1;
  parameter id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wand id_3;
  wire id_4 = -1;
  always_ff id_3 = 1;
  for (id_5 = -1; -1'b0; id_4 = 1) wire id_6;
  initial @(id_6) id_5 <= -1'b0;
  assign id_5 = id_3 + id_2;
  assign id_5 = -1;
endmodule
