Figure 44-15 shows a three-stage binary counter 
and timing chart. Figure 44-16 shows a four-stage syn-
chronous counter and logic symbol.