

================================================================
== Vitis HLS Report for 'aveImpl_double_15_80_1_2_16_Pipeline_loop_a1'
================================================================
* Date:           Wed May  8 02:26:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.767 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.330 us|  0.330 us|   99|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_a1  |       97|       97|        19|          1|          1|    80|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %values_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp33_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_1"   --->   Operation 26 'read' 'cmp33_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d_cols_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_cols"   --->   Operation 27 'read' 'd_cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln300_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300_1"   --->   Operation 28 'read' 'add_ln300_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln300_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln300"   --->   Operation 29 'read' 'add_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 30 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln293 = store i31 0, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 31 'store' 'store_ln293' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_296_3"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_4 = load i31 %j"   --->   Operation 33 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i31 %j_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 34 'zext' 'zext_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln293 = icmp_slt  i32 %zext_ln293, i32 %cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 35 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%add_ln293 = add i31 %j_4, i31 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 36 'add' 'add_ln293' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %VITIS_LOOP_323_7.loopexit.exitStub, void %VITIS_LOOP_296_3.split_ifconv" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 37 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i31 %j_4" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 38 'trunc' 'trunc_ln300' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln300_2 = add i11 %add_ln300_read, i11 %trunc_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 39 'add' 'add_ln300_2' <Predicate = (icmp_ln293)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i11 %add_ln300_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 40 'zext' 'zext_ln300' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i64 %input_r, i64 0, i64 %zext_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 41 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%add_ln300_3 = add i11 %add_ln300_1_read, i11 %trunc_ln300" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 42 'add' 'add_ln300_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i11 %add_ln300_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 43 'zext' 'zext_ln300_1' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%input_r_addr_3 = getelementptr i64 %input_r, i64 0, i64 %zext_ln300_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 44 'getelementptr' 'input_r_addr_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 45 'load' 'input_r_load' <Predicate = (icmp_ln293)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 46 [2/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 46 'load' 'input_r_load_3' <Predicate = (icmp_ln293 & cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %j_4, i32 4, i32 30"   --->   Operation 47 'partselect' 'tmp' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%icmp = icmp_eq  i27 %tmp, i27 0"   --->   Operation 48 'icmp' 'icmp' <Predicate = (icmp_ln293)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = trunc i31 %j_4"   --->   Operation 49 'trunc' 'empty' <Predicate = (icmp_ln293)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln293 = store i31 %add_ln293, i31 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 50 'store' 'store_ln293' <Predicate = (icmp_ln293)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 51 [1/2] (1.64ns)   --->   "%input_r_load = load i11 %input_r_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 51 'load' 'input_r_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>
ST_2 : Operation 52 [1/2] (1.64ns)   --->   "%input_r_load_3 = load i11 %input_r_addr_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 52 'load' 'input_r_load_3' <Predicate = (cmp33_1_read)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1200> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln300 = bitcast i64 %input_r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 53 'bitcast' 'bitcast_ln300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [8/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 54 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln300_1 = bitcast i64 %input_r_load_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 55 'bitcast' 'bitcast_ln300_1' <Predicate = (cmp33_1_read)> <Delay = 0.00>
ST_3 : Operation 56 [8/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 56 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 57 [7/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 57 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [7/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 58 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 59 [6/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 59 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [6/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 60 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 61 [5/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 61 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [5/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 62 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 63 [4/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 63 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [4/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 64 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 65 [3/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 65 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [3/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 66 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 67 [2/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 67 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [2/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 68 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%idxprom881 = zext i4 %empty"   --->   Operation 69 'zext' 'idxprom881' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%values_addr = getelementptr i64 %values, i64 0, i64 %idxprom881" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 70 'getelementptr' 'values_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%values_1_addr = getelementptr i64 %values_1, i64 0, i64 %idxprom881" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 71 'getelementptr' 'values_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 72 'load' 'values_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 73 [2/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 73 'load' 'values_1_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 74 [1/8] (2.32ns)   --->   "%values1 = dmul i64 %bitcast_ln300, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 74 'dmul' 'values1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/8] (2.32ns)   --->   "%values1_1 = dmul i64 %bitcast_ln300_1, i64 %d_cols_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 75 'dmul' 'values1_1' <Predicate = (cmp33_1_read)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/2] (0.71ns)   --->   "%values_load = load i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 76 'load' 'values_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 77 [1/2] (0.71ns)   --->   "%values_1_load = load i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 77 'load' 'values_1_load' <Predicate = (!icmp)> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.31>
ST_11 : Operation 78 [1/1] (0.41ns)   --->   "%tmp_9 = select i1 %cmp33_1_read, i64 %values1_1, i64 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 78 'select' 'tmp_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [8/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 79 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [8/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 80 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.90>
ST_12 : Operation 81 [7/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 81 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [7/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 82 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.90>
ST_13 : Operation 83 [6/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 83 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [6/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 84 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.90>
ST_14 : Operation 85 [5/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 85 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [5/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 86 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.90>
ST_15 : Operation 87 [4/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 87 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [4/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 88 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.90>
ST_16 : Operation 89 [3/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 89 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [3/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 90 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 91 [2/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 91 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [2/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 92 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.31>
ST_18 : Operation 93 [1/8] (1.90ns)   --->   "%add = dadd i64 %values_load, i64 %values1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 93 'dadd' 'add' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 94 [1/8] (1.90ns)   --->   "%add98_1 = dadd i64 %values_1_load, i64 %tmp_9" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 94 'dadd' 'add98_1' <Predicate = (!icmp)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 95 [1/1] (0.41ns)   --->   "%storemerge2 = select i1 %icmp, i64 %values1, i64 %add" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 95 'select' 'storemerge2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 96 [1/1] (0.41ns)   --->   "%storemerge = select i1 %icmp, i64 %tmp_9, i64 %add98_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:300]   --->   Operation 96 'select' 'storemerge' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (!icmp_ln293)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.71>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:295]   --->   Operation 97 'specpipeline' 'specpipeline_ln295' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln294 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:294]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln294' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 99 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.71ns)   --->   "%store_ln320 = store i64 %storemerge2, i4 %values_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:320]   --->   Operation 100 'store' 'store_ln320' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_19 : Operation 101 [1/1] (0.71ns)   --->   "%store_ln318 = store i64 %storemerge, i4 %values_1_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:318]   --->   Operation 101 'store' 'store_ln318' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln293 = br void %VITIS_LOOP_296_3" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../L1/include/xf_fintech/covariance.hpp:293]   --->   Operation 102 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln300]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ add_ln300_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ values_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ values]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ d_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp33_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000]
cmp33_1_read            (read             ) [ 01111111111100000000]
d_cols_read             (read             ) [ 01111111111000000000]
add_ln300_1_read        (read             ) [ 00000000000000000000]
add_ln300_read          (read             ) [ 00000000000000000000]
cols_read               (read             ) [ 00000000000000000000]
store_ln293             (store            ) [ 00000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000]
j_4                     (load             ) [ 00000000000000000000]
zext_ln293              (zext             ) [ 00000000000000000000]
icmp_ln293              (icmp             ) [ 01111111111111111110]
add_ln293               (add              ) [ 00000000000000000000]
br_ln293                (br               ) [ 00000000000000000000]
trunc_ln300             (trunc            ) [ 00000000000000000000]
add_ln300_2             (add              ) [ 00000000000000000000]
zext_ln300              (zext             ) [ 00000000000000000000]
input_r_addr            (getelementptr    ) [ 01100000000000000000]
add_ln300_3             (add              ) [ 00000000000000000000]
zext_ln300_1            (zext             ) [ 00000000000000000000]
input_r_addr_3          (getelementptr    ) [ 01100000000000000000]
tmp                     (partselect       ) [ 00000000000000000000]
icmp                    (icmp             ) [ 01111111111111111110]
empty                   (trunc            ) [ 01111111110000000000]
store_ln293             (store            ) [ 00000000000000000000]
input_r_load            (load             ) [ 01010000000000000000]
input_r_load_3          (load             ) [ 01010000000000000000]
bitcast_ln300           (bitcast          ) [ 01001111111000000000]
bitcast_ln300_1         (bitcast          ) [ 01001111111000000000]
idxprom881              (zext             ) [ 00000000000000000000]
values_addr             (getelementptr    ) [ 01000000001111111111]
values_1_addr           (getelementptr    ) [ 01000000001111111111]
values1                 (dmul             ) [ 01000000000111111110]
values1_1               (dmul             ) [ 01000000000100000000]
values_load             (load             ) [ 01000000000111111110]
values_1_load           (load             ) [ 01000000000111111110]
tmp_9                   (select           ) [ 01000000000011111110]
add                     (dadd             ) [ 00000000000000000000]
add98_1                 (dadd             ) [ 00000000000000000000]
storemerge2             (select           ) [ 01000000000000000001]
storemerge              (select           ) [ 01000000000000000001]
specpipeline_ln295      (specpipeline     ) [ 00000000000000000000]
speclooptripcount_ln294 (speclooptripcount) [ 00000000000000000000]
specloopname_ln293      (specloopname     ) [ 00000000000000000000]
store_ln320             (store            ) [ 00000000000000000000]
store_ln318             (store            ) [ 00000000000000000000]
br_ln293                (br               ) [ 00000000000000000000]
ret_ln0                 (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln300">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln300"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln300_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln300_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="values_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="values">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="values"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp33_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp33_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cmp33_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp33_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="d_cols_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_cols_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln300_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln300_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln300_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln300_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cols_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_r_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_r_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="1"/>
<pin id="126" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/1 input_r_load_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="values_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_addr/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="values_1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="values_1_addr/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="10"/>
<pin id="155" dir="0" index="4" bw="4" slack="1"/>
<pin id="156" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="1"/>
<pin id="158" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="values_load/9 store_ln320/19 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="10"/>
<pin id="159" dir="0" index="4" bw="4" slack="1"/>
<pin id="160" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="64" slack="1"/>
<pin id="162" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="values_1_load/9 store_ln318/19 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add98_1/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="2"/>
<pin id="174" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="2"/>
<pin id="178" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="values1_1/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln293_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="31" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_4_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln293_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln293_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln293_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln300_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln300/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln300_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln300_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln300_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln300_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="27" slack="0"/>
<pin id="231" dir="0" index="1" bw="31" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="27" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln293_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="0" index="1" bw="31" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bitcast_ln300_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln300_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln300_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="idxprom881_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="8"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom881/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_9_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="10"/>
<pin id="269" dir="0" index="1" bw="64" slack="1"/>
<pin id="270" dir="0" index="2" bw="64" slack="0"/>
<pin id="271" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="storemerge2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="17"/>
<pin id="276" dir="0" index="1" bw="64" slack="8"/>
<pin id="277" dir="0" index="2" bw="64" slack="0"/>
<pin id="278" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/18 "/>
</bind>
</comp>

<comp id="280" class="1004" name="storemerge_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="17"/>
<pin id="282" dir="0" index="1" bw="64" slack="7"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/18 "/>
</bind>
</comp>

<comp id="286" class="1005" name="j_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="293" class="1005" name="cmp33_1_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="cmp33_1_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="d_cols_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="d_cols_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln293_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="17"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln293 "/>
</bind>
</comp>

<comp id="308" class="1005" name="input_r_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="1"/>
<pin id="310" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="input_r_addr_3_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="8"/>
<pin id="320" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="324" class="1005" name="empty_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="8"/>
<pin id="326" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="329" class="1005" name="input_r_load_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="1"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="input_r_load_3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_load_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="bitcast_ln300_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln300 "/>
</bind>
</comp>

<comp id="344" class="1005" name="bitcast_ln300_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln300_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="values_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="values_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="values_1_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="values_1_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="values1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="values1_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values1_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="values_load_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_load "/>
</bind>
</comp>

<comp id="377" class="1005" name="values_1_load_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="values_1_load "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_9_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="388" class="1005" name="storemerge2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="storemerge2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="storemerge_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="104" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="129" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="136" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="98" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="184" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="184" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="92" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="222"><net_src comp="86" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="203" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="184" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="184" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="197" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="273"><net_src comp="267" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="279"><net_src comp="163" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="167" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="70" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="296"><net_src comp="74" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="301"><net_src comp="80" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="307"><net_src comp="191" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="104" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="316"><net_src comp="111" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="321"><net_src comp="239" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="327"><net_src comp="245" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="332"><net_src comp="118" pin="7"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="337"><net_src comp="118" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="342"><net_src comp="254" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="347"><net_src comp="258" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="352"><net_src comp="129" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="358"><net_src comp="136" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="364"><net_src comp="171" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="370"><net_src comp="175" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="375"><net_src comp="143" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="380"><net_src comp="149" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="385"><net_src comp="267" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="391"><net_src comp="274" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="396"><net_src comp="280" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="149" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: values_1 | {19 }
	Port: values | {19 }
 - Input state : 
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : cols | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : add_ln300 | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : input_r | {1 2 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : add_ln300_1 | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : values_1 | {9 10 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : values | {9 10 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : d_cols | {1 }
	Port: aveImpl<double, 15, 80, 1, 2, 16>_Pipeline_loop_a1 : cmp33_1 | {1 }
  - Chain level:
	State 1
		store_ln293 : 1
		j_4 : 1
		zext_ln293 : 2
		icmp_ln293 : 3
		add_ln293 : 2
		br_ln293 : 4
		trunc_ln300 : 2
		add_ln300_2 : 3
		zext_ln300 : 4
		input_r_addr : 5
		add_ln300_3 : 3
		zext_ln300_1 : 4
		input_r_addr_3 : 5
		input_r_load : 6
		input_r_load_3 : 6
		tmp : 2
		icmp : 3
		empty : 2
		store_ln293 : 3
	State 2
	State 3
		values1 : 1
		values1_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		values_addr : 1
		values_1_addr : 1
		values_load : 2
		values_1_load : 2
	State 10
	State 11
		add98_1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		storemerge2 : 1
		storemerge : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   dadd   |          grp_fu_163         |    3    |   685   |   635   |
|          |          grp_fu_167         |    3    |   685   |   635   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_171         |    8    |   388   |   127   |
|          |          grp_fu_175         |    8    |   388   |   127   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_267        |    0    |    0    |    63   |
|  select  |      storemerge2_fu_274     |    0    |    0    |    63   |
|          |      storemerge_fu_280      |    0    |    0    |    63   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln293_fu_197      |    0    |    0    |    38   |
|    add   |      add_ln300_2_fu_207     |    0    |    0    |    18   |
|          |      add_ln300_3_fu_218     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln293_fu_191      |    0    |    0    |    39   |
|          |         icmp_fu_239         |    0    |    0    |    34   |
|----------|-----------------------------|---------|---------|---------|
|          |   cmp33_1_read_read_fu_74   |    0    |    0    |    0    |
|          |    d_cols_read_read_fu_80   |    0    |    0    |    0    |
|   read   | add_ln300_1_read_read_fu_86 |    0    |    0    |    0    |
|          |  add_ln300_read_read_fu_92  |    0    |    0    |    0    |
|          |     cols_read_read_fu_98    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln293_fu_187      |    0    |    0    |    0    |
|   zext   |      zext_ln300_fu_213      |    0    |    0    |    0    |
|          |     zext_ln300_1_fu_224     |    0    |    0    |    0    |
|          |      idxprom881_fu_262      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln300_fu_203     |    0    |    0    |    0    |
|          |         empty_fu_245        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_229         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    22   |   2146  |   1860  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln300_1_reg_344|   64   |
| bitcast_ln300_reg_339 |   64   |
|  cmp33_1_read_reg_293 |    1   |
|  d_cols_read_reg_298  |   64   |
|     empty_reg_324     |    4   |
|   icmp_ln293_reg_304  |    1   |
|      icmp_reg_318     |    1   |
| input_r_addr_3_reg_313|   11   |
|  input_r_addr_reg_308 |   11   |
| input_r_load_3_reg_334|   64   |
|  input_r_load_reg_329 |   64   |
|       j_reg_286       |   31   |
|  storemerge2_reg_388  |   64   |
|   storemerge_reg_393  |   64   |
|     tmp_9_reg_382     |   64   |
|   values1_1_reg_367   |   64   |
|    values1_reg_361    |   64   |
| values_1_addr_reg_355 |    4   |
| values_1_load_reg_377 |   64   |
|  values_addr_reg_349  |    4   |
|  values_load_reg_372  |   64   |
+-----------------------+--------+
|         Total         |   836  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_167    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_171    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_175    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   422  ||  2.709  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  2146  |  1860  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   836  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    2   |  2982  |  1923  |
+-----------+--------+--------+--------+--------+
