<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Four Sections Website</title>
    <link rel="stylesheet" href="style.css">
    

</head>

<body>

    <header>
        <h1>Microprocessor Architecture</h1>
    </header>

    <container>
        <section id="i-1" class="intro">
            <h1>UNIT : 1</h1>
            <h2>Processor Organization & Basic Programming Model</h2>
            <p>Brief History of Intel Processors, Evolution of Intel processor architecture- 4 bit to 64 bit performance
                assessment. Introduction to 80386dx Processor - 80386dx Features and Architecture</p>
            <p> Memory Organization and Segmentation, Operating modes. Registers -
                General Registers , Segment Registers ,Flags Register Operand Selection-Immediate Operands, Register
                Operands, Memory Operands Segment Selection Effective-Address Computation
                Addressing modes and Formats- Immediate, Direct, Indirect, Register, Register indirect,
                Displacement and stack Case Study-80386 all addressing modes.</p>
                <a href="index2.html"><button class="btn">Click for more</button></a>
        </section>
    
        <section  id="i-2" class="intro">
            <h1>UNIT : 2</h1>
            <h2>Instruction Set</h2>
            <p>Data Movement Instructions, Binary Arithmetic Instructions, Decimal Arithmetic Instructions, Logical 
                Instructions, Control Transfer Instructions, String and character translation Instructions, Flag Control 
                Instructions</p>
                <a href="index3.html"><button class="btn">Click for more</button></a>
        </section>
    
        <section  id="i-3" class="intro">
            <h1>UNIT : 3</h1>
            <h2>Memory management unit</h2>
            <p>Concept of virtual memory, Address translation, Hardware support for memory management. 
                Introduction to Multicore Architecture</p>
                <a href="index4.html"><button class="btn">Click for more</button></a>
        </section>
    
        <section  id="i-4" class="intro">
            <h1>UNIT : 4</h1>
            <h2>Cache memory unit</h2>
            <p>Concept of cache memory, Mapping methods, Replacement Algorithms, Fetch and write 
                mechanisms,Organization of a cache memory unit</p>
                <a href="index5.html"><button class="btn">Click for more</button></a>
        </section>
    </container>


    <footer>
        <p>Â© 2024 All rights reserved.</p>
    </footer>

</body>
<script src="script.js"></script>
</html>