

================================================================
== Vivado HLS Report for 'DoCompute_Block_pro_2'
================================================================
* Date:           Sat Apr 25 13:05:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.552 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 10.000 ns | 10.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     41|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      64|     89|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln120_fu_49_p2  |     +    |      0|  0|  39|          32|          32|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  41|          33|          33|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add_ln120_out_out_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |numReps_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|    4|         10|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln120_reg_61     |  28|   0|   32|          4|
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |numReps_read_reg_55  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  64|   0|   68|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | DoCompute_Block__pro.2 | return value |
|numReps_dout              |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n           |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read              | out |    1|   ap_fifo  |         numReps        |    pointer   |
|add_ln120_out_out_din     | out |   32|   ap_fifo  |    add_ln120_out_out   |    pointer   |
|add_ln120_out_out_full_n  |  in |    1|   ap_fifo  |    add_ln120_out_out   |    pointer   |
|add_ln120_out_out_write   | out |    1|   ap_fifo  |    add_ln120_out_out   |    pointer   |
+--------------------------+-----+-----+------------+------------------------+--------------+

