/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 192)
	(text "PmodOLEDCtrl" (rect 5 0 69 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RST" (rect 0 0 20 12)(font "Arial" ))
		(text "RST" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "DIRECTION[3..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "DIRECTION[3..0]" (rect 21 59 95 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "CS" (rect 0 0 12 12)(font "Arial" ))
		(text "CS" (rect 175 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 1))
	)
	(port
		(pt 208 48)
		(output)
		(text "SDIN" (rect 0 0 22 12)(font "Arial" ))
		(text "SDIN" (rect 165 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(port
		(pt 208 64)
		(output)
		(text "SCLK" (rect 0 0 25 12)(font "Arial" ))
		(text "SCLK" (rect 162 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 1))
	)
	(port
		(pt 208 80)
		(output)
		(text "DC" (rect 0 0 14 12)(font "Arial" ))
		(text "DC" (rect 173 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 1))
	)
	(port
		(pt 208 96)
		(output)
		(text "RES" (rect 0 0 21 12)(font "Arial" ))
		(text "RES" (rect 166 91 187 103)(font "Arial" ))
		(line (pt 208 96)(pt 192 96)(line_width 1))
	)
	(port
		(pt 208 112)
		(output)
		(text "VBAT" (rect 0 0 28 12)(font "Arial" ))
		(text "VBAT" (rect 159 107 187 119)(font "Arial" ))
		(line (pt 208 112)(pt 192 112)(line_width 1))
	)
	(port
		(pt 208 128)
		(output)
		(text "VDD" (rect 0 0 22 12)(font "Arial" ))
		(text "VDD" (rect 165 123 187 135)(font "Arial" ))
		(line (pt 208 128)(pt 192 128)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 192 160)(line_width 1))
	)
)
