	 	 instructionsRAM[4096] <= 32'b01101100000000000000000000000000;//Nop
	 	 instructionsRAM[4097] <= 32'b01010100000000000000000000110011;//Jump to #51
	 	 instructionsRAM[4098] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[4099] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4100] <= 32'b01100100111000000000000000000101;//Store r[7] in m[#5]
	 	 instructionsRAM[4101] <= 32'b01101000001000000000000000000001;//Loadi #1 to r[1]
	 	 instructionsRAM[4102] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4103] <= 32'b01100100111000000000000000000100;//Store r[7] in m[#4]
	 	 instructionsRAM[4104] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[4105] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4106] <= 32'b01100100111000000000000000000110;//Store r[7] in m[#6]
	 	 instructionsRAM[4107] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[4108] <= 32'b01100000100000000000000000000111;//Load m[#7] to r[4]
	 	 instructionsRAM[4109] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[4110] <= 32'b00110100001000110000000000000000;//NOT r[3] to r[1]
	 	 instructionsRAM[4111] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4112] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4113] <= 32'b01001100000000000000000000011011;//Branch on Zero #27
	 	 instructionsRAM[4114] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[4115] <= 32'b01101000100000000000000000000001;//Loadi #1 to r[4]
	 	 instructionsRAM[4116] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[4117] <= 32'b00110100001000110000000000000000;//NOT r[3] to r[1]
	 	 instructionsRAM[4118] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4119] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4120] <= 32'b01001100000000000000000000000100;//Branch on Zero #4
	 	 instructionsRAM[4121] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[4122] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[4123] <= 32'b01100100111000000000000000001000;//Store r[7] in m[#8]
	 	 instructionsRAM[4124] <= 32'b01010100000000000000000000101000;//Jump to #40
	 	 instructionsRAM[4125] <= 32'b01100000011000000000000000000101;//Load m[#5] to r[3]
	 	 instructionsRAM[4126] <= 32'b01100000100000000000000000000100;//Load m[#4] to r[4]
	 	 instructionsRAM[4127] <= 32'b00000000001000110010000000000000;//ADD r[3],r[4] to r[1]
	 	 instructionsRAM[4128] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4129] <= 32'b01100100111000000000000000001000;//Store r[7] in m[#8]
	 	 instructionsRAM[4130] <= 32'b01100000011000000000000000000100;//Load m[#4] to r[3]
	 	 instructionsRAM[4131] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[4132] <= 32'b01100100111000000000000000000101;//Store r[7] in m[#5]
	 	 instructionsRAM[4133] <= 32'b01100000011000000000000000001000;//Load m[#8] to r[3]
	 	 instructionsRAM[4134] <= 32'b00000100111000110000000000000000;//ADDi r[3], #0 to r[7]
	 	 instructionsRAM[4135] <= 32'b01100100111000000000000000000100;//Store r[7] in m[#4]
	 	 instructionsRAM[4136] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[4137] <= 32'b00000100001000110000000000000001;//ADDi r[3], #1 to r[1]
	 	 instructionsRAM[4138] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4139] <= 32'b01100100111000000000000000000110;//Store r[7] in m[#6]
	 	 instructionsRAM[4140] <= 32'b01010100000000000000000000001011;//Jump to #11
	 	 instructionsRAM[4141] <= 32'b01100000001000000000000000001000;//Load m[#8] to r[1]
	 	 instructionsRAM[4142] <= 32'b00000110001000010000000000000000;//ADDi r[1], #0 to r[17]
	 	 instructionsRAM[4143] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[4144] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[4145] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[4146] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[4147] <= 32'b01101000001000000000000000000011;//Loadi #3 to r[1]
	 	 instructionsRAM[4148] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4149] <= 32'b01100100111000000000000000000010;//Store r[7] in m[#2]
	 	 instructionsRAM[4150] <= 32'b01100000001000000000000000000010;//Load m[#2] to r[1]
	 	 instructionsRAM[4151] <= 32'b01100100001000000000000000000111;//Store r[1] in m[#7]
	 	 instructionsRAM[4152] <= 32'b01101010010000000000000000001010;//Loadi #10 to r[18]
	 	 instructionsRAM[4153] <= 32'b00000110010100100000000000000001;//ADDi r[18], #1 to r[18]
	 	 instructionsRAM[4154] <= 32'b01101000001000000000000000111101;//Loadi #61 to r[1]
	 	 instructionsRAM[4155] <= 32'b10001000001100100000000000000000;//rStore to r[1] in m[r[18]] 
	 	 instructionsRAM[4156] <= 32'b01010100000000000000000000000010;//Jump to #2
	 	 instructionsRAM[4157] <= 32'b00001110010100100000000000000001;//SUBi r[18], #1 to r[18]
	 	 instructionsRAM[4158] <= 32'b00000100001000000000000000000000;//ADDi r[0], #0 to r[1]
	 	 instructionsRAM[4159] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[4160] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[4161] <= 32'b01110000000000000000000000000000;//Hlt

