(pcb "/home/immonel/git/e-runout/hardware/erun/erun.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.99.0+really5.1.10+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  80000 -110000  32500 -110000  32500 -15000  80000 -15000
            80000 -110000)
    )
    (plane GND (polygon F.Cu 0  32500 -15000  80000 -15000  80000 -110000  32500 -110000
            32500 -15000))
    (plane GND (polygon B.Cu 0  32500 -15000  80000 -15000  80000 -110000  32500 -110000
            32500 -15000))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 200)
      (clearance 150.1)
      (clearance 150.1 (type default_smd))
      (clearance 37.5 (type smd_smd))
    )
  )
  (placement
    (component "Connector_Coaxial:SMA_Amphenol_132134-14_Vertical"
      (place J3 72500 -103000 front 0 (PN Conn_Coaxial))
    )
    (component Capacitor_SMD:C_0603_1608Metric
      (place C1 64000 -85090 front 180 (PN C))
      (place C2 55787.5 -85000 front 180 (PN C))
    )
    (component Capacitor_SMD:C_0603_1608Metric::1
      (place C3 64000 -88785 front 180 (PN C))
      (place C4 55787.5 -88785 front 180 (PN C))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (place J1 41000 -95000 front 270 (PN HEIDENHAIN_MT25_TTL))
    )
    (component "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm::1"
      (place J2 41000 -45000 front 270 (PN TRIGGER_TTL))
    )
    (component "Package_SO:SOIC-16_4.55x10.3mm_P1.27mm"
      (place U1 53500 -74000 front 180 (PN MC3486N))
    )
    (component "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm"
      (place U2 52000 -56500 front 180 (PN TXB0108DQSR))
    )
    (component "Package_SO:SOIC-16_4.55x10.3mm_P1.27mm::1"
      (place U3 51000 -38500 front 0 (PN MC3486N))
    )
    (component teensy:Teensy40
      (place U4 68000 -35000 front 270 (PN Teensy4.0))
    )
    (component "Package_TO_SOT_SMD:SOT-23-5"
      (place U5 53000 -98500 front 180 (PN "TPS793475-EP"))
    )
    (component "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm::1"
      (place U6 66500 -62000 front 270 (PN TXB0108DQSR))
    )
    (component "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (place U7 59825 -98975 front 90 (PN MCP3301))
    )
  )
  (library
    (image "Connector_Coaxial:SMA_Amphenol_132134-14_Vertical"
      (outline (path signal 120  -1800 3680  1800 3680))
      (outline (path signal 120  -1800 -3680  1800 -3680))
      (outline (path signal 120  3680 1800  3680 -1800))
      (outline (path signal 120  -3680 1800  -3680 -1800))
      (outline (path signal 100  3500 3500  3500 -3500))
      (outline (path signal 100  -3500 -3500  3500 -3500))
      (outline (path signal 100  -3500 3500  -3500 -3500))
      (outline (path signal 100  -3500 3500  3500 3500))
      (outline (path signal 50  -4140 4140  4140 4140))
      (outline (path signal 50  -4140 4140  -4140 -4140))
      (outline (path signal 50  4140 -4140  4140 4140))
      (outline (path signal 50  4140 -4140  -4140 -4140))
      (outline (path signal 100  3175 0  3095.4 -706.504  2860.58 -1377.58  2482.32 -1979.58
            1979.58 -2482.32  1377.58 -2860.58  706.504 -3095.4  0 -3175
            -706.504 -3095.4  -1377.58 -2860.58  -1979.58 -2482.32  -2482.32 -1979.58
            -2860.58 -1377.58  -3095.4 -706.504  -3175 0  -3095.4 706.504
            -2860.58 1377.58  -2482.32 1979.58  -1979.58 2482.32  -1377.58 2860.58
            -706.504 3095.4  0 3175  706.504 3095.4  1377.58 2860.58  1979.58 2482.32
            2482.32 1979.58  2860.58 1377.58  3095.4 706.504  3175 0))
      (pin Round[A]Pad_2250_um 2 -2540 -2540)
      (pin Round[A]Pad_2250_um 2@1 -2540 2540)
      (pin Round[A]Pad_2250_um 2@2 2540 2540)
      (pin Round[A]Pad_2250_um 2@3 2540 -2540)
      (pin Round[A]Pad_1440_um 1 0 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  1480 -730  -1480 -730))
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric::1
      (outline (path signal 50  1480 -730  -1480 -730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm"
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  10450 2350  -29800 2350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_4000_um 0 -26345 -1420)
      (pin Round[A]Pad_4000_um 0@1 6955 -1420)
    )
    (image "Connector_Dsub:DSUB-15_Female_Horizontal_P2.77x2.84mm_EdgePinOffset7.70mm_Housed_MountingHolesOffset9.12mm::1"
      (outline (path signal 50  10450 2350  -29800 2350))
      (outline (path signal 50  10450 -17650  10450 2350))
      (outline (path signal 50  -29800 -17650  10450 -17650))
      (outline (path signal 50  -29800 2350  -29800 -17650))
      (outline (path signal 120  0 2321.32  -250 2754.34))
      (outline (path signal 120  250 2754.34  0 2321.32))
      (outline (path signal 120  -250 2754.34  250 2754.34))
      (outline (path signal 120  9965 1860  9965 -10480))
      (outline (path signal 120  -29355 1860  9965 1860))
      (outline (path signal 120  -29355 -10480  -29355 1860))
      (outline (path signal 100  8555 -10540  8555 -1420))
      (outline (path signal 100  5355 -10540  5355 -1420))
      (outline (path signal 100  -24745 -10540  -24745 -1420))
      (outline (path signal 100  -27945 -10540  -27945 -1420))
      (outline (path signal 100  9455 -10940  4455 -10940))
      (outline (path signal 100  9455 -15940  9455 -10940))
      (outline (path signal 100  4455 -15940  9455 -15940))
      (outline (path signal 100  4455 -10940  4455 -15940))
      (outline (path signal 100  -23845 -10940  -28845 -10940))
      (outline (path signal 100  -23845 -15940  -23845 -10940))
      (outline (path signal 100  -28845 -15940  -23845 -15940))
      (outline (path signal 100  -28845 -10940  -28845 -15940))
      (outline (path signal 100  2605 -10940  -21995 -10940))
      (outline (path signal 100  2605 -17110  2605 -10940))
      (outline (path signal 100  -21995 -17110  2605 -17110))
      (outline (path signal 100  -21995 -10940  -21995 -17110))
      (outline (path signal 100  9905 -10540  -29295 -10540))
      (outline (path signal 100  9905 -10940  9905 -10540))
      (outline (path signal 100  -29295 -10940  9905 -10940))
      (outline (path signal 100  -29295 -10540  -29295 -10940))
      (outline (path signal 100  9905 1800  -29295 1800))
      (outline (path signal 100  9905 -10540  9905 1800))
      (outline (path signal 100  -29295 -10540  9905 -10540))
      (outline (path signal 100  -29295 1800  -29295 -10540))
      (pin Round[A]Pad_4000_um 0 6955 -1420)
      (pin Round[A]Pad_4000_um 0@1 -26345 -1420)
      (pin Round[A]Pad_1600_um 15 -18005 -2840)
      (pin Round[A]Pad_1600_um 14 -15235 -2840)
      (pin Round[A]Pad_1600_um 13 -12465 -2840)
      (pin Round[A]Pad_1600_um 12 -9695 -2840)
      (pin Round[A]Pad_1600_um 11 -6925 -2840)
      (pin Round[A]Pad_1600_um 10 -4155 -2840)
      (pin Round[A]Pad_1600_um 9 -1385 -2840)
      (pin Round[A]Pad_1600_um 8 -19390 0)
      (pin Round[A]Pad_1600_um 7 -16620 0)
      (pin Round[A]Pad_1600_um 6 -13850 0)
      (pin Round[A]Pad_1600_um 5 -11080 0)
      (pin Round[A]Pad_1600_um 4 -8310 0)
      (pin Round[A]Pad_1600_um 3 -5540 0)
      (pin Round[A]Pad_1600_um 2 -2770 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_SO:SOIC-16_4.55x10.3mm_P1.27mm"
      (outline (path signal 120  0 -5260  2385 -5260))
      (outline (path signal 120  2385 -5260  2385 -4980))
      (outline (path signal 120  0 -5260  -2385 -5260))
      (outline (path signal 120  -2385 -5260  -2385 -4980))
      (outline (path signal 120  0 5260  2385 5260))
      (outline (path signal 120  2385 5260  2385 4980))
      (outline (path signal 120  0 5260  -2385 5260))
      (outline (path signal 120  -2385 5260  -2385 4980))
      (outline (path signal 120  -2385 4980  -4050 4980))
      (outline (path signal 100  -1275 5150  2275 5150))
      (outline (path signal 100  2275 5150  2275 -5150))
      (outline (path signal 100  2275 -5150  -2275 -5150))
      (outline (path signal 100  -2275 -5150  -2275 4150))
      (outline (path signal 100  -2275 4150  -1275 5150))
      (outline (path signal 50  -4300 5400  -4300 -5400))
      (outline (path signal 50  -4300 -5400  4300 -5400))
      (outline (path signal 50  4300 -5400  4300 5400))
      (outline (path signal 50  4300 5400  -4300 5400))
      (pin RoundRect[T]Pad_1600x550_138.023_um 1 -3250 4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 2 -3250 3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 3 -3250 1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 4 -3250 635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 5 -3250 -635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 6 -3250 -1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 7 -3250 -3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 8 -3250 -4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 9 3250 -4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 10 3250 -3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 11 3250 -1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 12 3250 -635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 13 3250 635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 14 3250 1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 15 3250 3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 16 3250 4445)
    )
    (image "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm"
      (outline (path signal 150  -1200 3250  2200 3250))
      (outline (path signal 150  2200 3250  2200 -3250))
      (outline (path signal 150  2200 -3250  -2200 -3250))
      (outline (path signal 150  -2200 -3250  -2200 2250))
      (outline (path signal 150  -2200 2250  -1200 3250))
      (outline (path signal 50  -3950 3550  -3950 -3550))
      (outline (path signal 50  3950 3550  3950 -3550))
      (outline (path signal 50  -3950 3550  3950 3550))
      (outline (path signal 50  -3950 -3550  3950 -3550))
      (outline (path signal 150  -2225 -3450  2225 -3450))
      (outline (path signal 150  -3750 3450  2225 3450))
      (pin Rect[T]Pad_1450x450_um 1 -2950 2925)
      (pin Rect[T]Pad_1450x450_um 2 -2950 2275)
      (pin Rect[T]Pad_1450x450_um 3 -2950 1625)
      (pin Rect[T]Pad_1450x450_um 4 -2950 975)
      (pin Rect[T]Pad_1450x450_um 5 -2950 325)
      (pin Rect[T]Pad_1450x450_um 6 -2950 -325)
      (pin Rect[T]Pad_1450x450_um 7 -2950 -975)
      (pin Rect[T]Pad_1450x450_um 8 -2950 -1625)
      (pin Rect[T]Pad_1450x450_um 9 -2950 -2275)
      (pin Rect[T]Pad_1450x450_um 10 -2950 -2925)
      (pin Rect[T]Pad_1450x450_um 11 2950 -2925)
      (pin Rect[T]Pad_1450x450_um 12 2950 -2275)
      (pin Rect[T]Pad_1450x450_um 13 2950 -1625)
      (pin Rect[T]Pad_1450x450_um 14 2950 -975)
      (pin Rect[T]Pad_1450x450_um 15 2950 -325)
      (pin Rect[T]Pad_1450x450_um 16 2950 325)
      (pin Rect[T]Pad_1450x450_um 17 2950 975)
      (pin Rect[T]Pad_1450x450_um 18 2950 1625)
      (pin Rect[T]Pad_1450x450_um 19 2950 2275)
      (pin Rect[T]Pad_1450x450_um 20 2950 2925)
    )
    (image "Package_SO:SOIC-16_4.55x10.3mm_P1.27mm::1"
      (outline (path signal 50  4300 5400  -4300 5400))
      (outline (path signal 50  4300 -5400  4300 5400))
      (outline (path signal 50  -4300 -5400  4300 -5400))
      (outline (path signal 50  -4300 5400  -4300 -5400))
      (outline (path signal 100  -2275 4150  -1275 5150))
      (outline (path signal 100  -2275 -5150  -2275 4150))
      (outline (path signal 100  2275 -5150  -2275 -5150))
      (outline (path signal 100  2275 5150  2275 -5150))
      (outline (path signal 100  -1275 5150  2275 5150))
      (outline (path signal 120  -2385 4980  -4050 4980))
      (outline (path signal 120  -2385 5260  -2385 4980))
      (outline (path signal 120  0 5260  -2385 5260))
      (outline (path signal 120  2385 5260  2385 4980))
      (outline (path signal 120  0 5260  2385 5260))
      (outline (path signal 120  -2385 -5260  -2385 -4980))
      (outline (path signal 120  0 -5260  -2385 -5260))
      (outline (path signal 120  2385 -5260  2385 -4980))
      (outline (path signal 120  0 -5260  2385 -5260))
      (pin RoundRect[T]Pad_1600x550_138.023_um 16 3250 4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 15 3250 3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 14 3250 1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 13 3250 635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 12 3250 -635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 11 3250 -1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 10 3250 -3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 9 3250 -4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 8 -3250 -4445)
      (pin RoundRect[T]Pad_1600x550_138.023_um 7 -3250 -3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 6 -3250 -1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 5 -3250 -635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 4 -3250 635)
      (pin RoundRect[T]Pad_1600x550_138.023_um 3 -3250 1905)
      (pin RoundRect[T]Pad_1600x550_138.023_um 2 -3250 3175)
      (pin RoundRect[T]Pad_1600x550_138.023_um 1 -3250 4445)
    )
    (image teensy:Teensy40
      (outline (path signal 150  -17780 -3810  -19050 -3810))
      (outline (path signal 150  -19050 -3810  -19050 3810))
      (outline (path signal 150  -19050 3810  -17780 3810))
      (outline (path signal 150  -12700 -3810  -12700 3810))
      (outline (path signal 150  -12700 3810  -17780 3810))
      (outline (path signal 150  -12700 -3810  -17780 -3810))
      (outline (path signal 150  14732 1270  14732 -1270))
      (outline (path signal 150  14732 -1270  10160 -1270))
      (outline (path signal 150  10160 -1270  10160 1270))
      (outline (path signal 150  10160 1270  14732 1270))
      (outline (path signal 150  4445 -5080  4445 5080))
      (outline (path signal 150  -5715 5080  -5715 -5080))
      (outline (path signal 150  4445 5080  -5715 5080))
      (outline (path signal 150  4445 -5080  -5715 -5080))
      (outline (path signal 150  -17780 8890  17780 8890))
      (outline (path signal 150  17780 8890  17780 -8890))
      (outline (path signal 150  17780 -8890  -17780 -8890))
      (outline (path signal 150  -17780 -8890  -17780 8890))
      (outline (path signal 150  5080 5080  7620 5080))
      (outline (path signal 150  7620 5080  7620 1905))
      (outline (path signal 150  7620 1905  5080 1905))
      (outline (path signal 150  5080 1905  5080 5080))
      (pin Round[A]Pad_1600_um 17 16510 0)
      (pin Round[A]Pad_1600_um 18 16510 2540)
      (pin Round[A]Pad_1600_um 19 16510 5080)
      (pin Round[A]Pad_1600_um 20 16510 7620)
      (pin Round[A]Pad_1600_um 16 16510 -2540)
      (pin Round[A]Pad_1600_um 15 16510 -5080)
      (pin Round[A]Pad_1600_um 14 16510 -7620)
      (pin Round[A]Pad_1600_um 21 13970 7620)
      (pin Round[A]Pad_1600_um 22 11430 7620)
      (pin Round[A]Pad_1600_um 23 8890 7620)
      (pin Round[A]Pad_1600_um 24 6350 7620)
      (pin Round[A]Pad_1600_um 25 3810 7620)
      (pin Round[A]Pad_1600_um 26 1270 7620)
      (pin Round[A]Pad_1600_um 27 -1270 7620)
      (pin Round[A]Pad_1600_um 28 -3810 7620)
      (pin Round[A]Pad_1600_um 29 -6350 7620)
      (pin Round[A]Pad_1600_um 30 -8890 7620)
      (pin Round[A]Pad_1600_um 31 -11430 7620)
      (pin Round[A]Pad_1600_um 32 -13970 7620)
      (pin Round[A]Pad_1600_um 33 -16510 7620)
      (pin Round[A]Pad_1600_um 34 -13970 5080)
      (pin Round[A]Pad_1600_um 13 13970 -7620)
      (pin Round[A]Pad_1600_um 12 11430 -7620)
      (pin Round[A]Pad_1600_um 11 8890 -7620)
      (pin Round[A]Pad_1600_um 10 6350 -7620)
      (pin Round[A]Pad_1600_um 9 3810 -7620)
      (pin Round[A]Pad_1600_um 8 1270 -7620)
      (pin Round[A]Pad_1600_um 7 -1270 -7620)
      (pin Round[A]Pad_1600_um 6 -3810 -7620)
      (pin Round[A]Pad_1600_um 5 -6350 -7620)
      (pin Round[A]Pad_1600_um 4 -8890 -7620)
      (pin Round[A]Pad_1600_um 3 -11430 -7620)
      (pin Round[A]Pad_1600_um 2 -13970 -7620)
      (pin Round[A]Pad_1600_um 1 -16510 -7620)
      (pin Round[A]Pad_1600_um 35 11430 5080)
      (pin Round[A]Pad_1600_um 36 8890 5080)
      (pin Round[A]Pad_1600_um 37 11430 2540)
      (pin Round[A]Pad_1600_um 38 8890 2540)
      (pin Round[A]Pad_1600_um 39 11430 0)
      (pin Round[A]Pad_1600_um 40 8890 0)
      (pin Round[A]Pad_1600_um 41 11430 -2540)
      (pin Round[A]Pad_1600_um 42 8890 -2540)
      (pin Round[A]Pad_1600_um 43 11430 -5080)
      (pin Round[A]Pad_1600_um 44 8890 -5080)
    )
    (image "Package_TO_SOT_SMD:SOT-23-5"
      (outline (path signal 120  -900 -1610  900 -1610))
      (outline (path signal 120  900 1610  -1550 1610))
      (outline (path signal 50  -1900 1800  1900 1800))
      (outline (path signal 50  1900 1800  1900 -1800))
      (outline (path signal 50  1900 -1800  -1900 -1800))
      (outline (path signal 50  -1900 -1800  -1900 1800))
      (outline (path signal 100  -900 900  -250 1550))
      (outline (path signal 100  900 1550  -250 1550))
      (outline (path signal 100  -900 900  -900 -1550))
      (outline (path signal 100  900 -1550  -900 -1550))
      (outline (path signal 100  900 1550  900 -1550))
      (pin Rect[T]Pad_1060x650_um 1 -1100 950)
      (pin Rect[T]Pad_1060x650_um 2 -1100 0)
      (pin Rect[T]Pad_1060x650_um 3 -1100 -950)
      (pin Rect[T]Pad_1060x650_um 4 1100 -950)
      (pin Rect[T]Pad_1060x650_um 5 1100 950)
    )
    (image "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm::1"
      (outline (path signal 150  -3750 3450  2225 3450))
      (outline (path signal 150  -2225 -3450  2225 -3450))
      (outline (path signal 50  -3950 -3550  3950 -3550))
      (outline (path signal 50  -3950 3550  3950 3550))
      (outline (path signal 50  3950 3550  3950 -3550))
      (outline (path signal 50  -3950 3550  -3950 -3550))
      (outline (path signal 150  -2200 2250  -1200 3250))
      (outline (path signal 150  -2200 -3250  -2200 2250))
      (outline (path signal 150  2200 -3250  -2200 -3250))
      (outline (path signal 150  2200 3250  2200 -3250))
      (outline (path signal 150  -1200 3250  2200 3250))
      (pin Rect[T]Pad_1450x450_um 20 2950 2925)
      (pin Rect[T]Pad_1450x450_um 19 2950 2275)
      (pin Rect[T]Pad_1450x450_um 18 2950 1625)
      (pin Rect[T]Pad_1450x450_um 17 2950 975)
      (pin Rect[T]Pad_1450x450_um 16 2950 325)
      (pin Rect[T]Pad_1450x450_um 15 2950 -325)
      (pin Rect[T]Pad_1450x450_um 14 2950 -975)
      (pin Rect[T]Pad_1450x450_um 13 2950 -1625)
      (pin Rect[T]Pad_1450x450_um 12 2950 -2275)
      (pin Rect[T]Pad_1450x450_um 11 2950 -2925)
      (pin Rect[T]Pad_1450x450_um 10 -2950 -2925)
      (pin Rect[T]Pad_1450x450_um 9 -2950 -2275)
      (pin Rect[T]Pad_1450x450_um 8 -2950 -1625)
      (pin Rect[T]Pad_1450x450_um 7 -2950 -975)
      (pin Rect[T]Pad_1450x450_um 6 -2950 -325)
      (pin Rect[T]Pad_1450x450_um 5 -2950 325)
      (pin Rect[T]Pad_1450x450_um 4 -2950 975)
      (pin Rect[T]Pad_1450x450_um 3 -2950 1625)
      (pin Rect[T]Pad_1450x450_um 2 -2950 2275)
      (pin Rect[T]Pad_1450x450_um 1 -2950 2925)
    )
    (image "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (outline (path signal 150  -500 1500  1500 1500))
      (outline (path signal 150  1500 1500  1500 -1500))
      (outline (path signal 150  1500 -1500  -1500 -1500))
      (outline (path signal 150  -1500 -1500  -1500 500))
      (outline (path signal 150  -1500 500  -500 1500))
      (outline (path signal 50  -3200 1850  -3200 -1850))
      (outline (path signal 50  3200 1850  3200 -1850))
      (outline (path signal 50  -3200 1850  3200 1850))
      (outline (path signal 50  -3200 -1850  3200 -1850))
      (outline (path signal 150  -1675 1675  -1675 1500))
      (outline (path signal 150  1675 1675  1675 1425))
      (outline (path signal 150  1675 -1675  1675 -1425))
      (outline (path signal 150  -1675 -1675  -1675 -1425))
      (outline (path signal 150  -1675 1675  1675 1675))
      (outline (path signal 150  -1675 -1675  1675 -1675))
      (outline (path signal 150  -1675 1500  -2925 1500))
      (pin Rect[T]Pad_1450x450_um 1 -2200 975)
      (pin Rect[T]Pad_1450x450_um 2 -2200 325)
      (pin Rect[T]Pad_1450x450_um 3 -2200 -325)
      (pin Rect[T]Pad_1450x450_um 4 -2200 -975)
      (pin Rect[T]Pad_1450x450_um 5 2200 -975)
      (pin Rect[T]Pad_1450x450_um 6 2200 -325)
      (pin Rect[T]Pad_1450x450_um 7 2200 325)
      (pin Rect[T]Pad_1450x450_um 8 2200 975)
    )
    (padstack Round[A]Pad_1440_um
      (shape (circle F.Cu 1440))
      (shape (circle B.Cu 1440))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2250_um
      (shape (circle F.Cu 2250))
      (shape (circle B.Cu 2250))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack RoundRect[T]Pad_875x950_219.582_um
      (shape (polygon F.Cu 0  256.88 472.496  293.851 462.59  328.541 446.414  359.895 424.46
            386.96 397.395  408.914 366.041  425.09 331.351  434.996 294.38
            438.332 256.25  438.332 -256.25  434.996 -294.38  425.09 -331.351
            408.914 -366.041  386.96 -397.395  359.895 -424.46  328.541 -446.414
            293.851 -462.59  256.88 -472.496  218.75 -475.832  -218.75 -475.832
            -256.88 -472.496  -293.851 -462.59  -328.541 -446.414  -359.895 -424.46
            -386.96 -397.395  -408.914 -366.041  -425.09 -331.351  -434.996 -294.38
            -438.332 -256.25  -438.332 256.25  -434.996 294.38  -425.09 331.351
            -408.914 366.041  -386.96 397.395  -359.895 424.46  -328.541 446.414
            -293.851 462.59  -256.88 472.496  -218.75 475.832  218.75 475.832
            256.88 472.496))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1600x550_138.023_um
      (shape (polygon F.Cu 0  686.467 273.426  709.707 267.199  731.511 257.031  751.219 243.232
            768.232 226.219  782.031 206.512  792.199 184.707  798.426 161.467
            800.523 137.5  800.523 -137.5  798.426 -161.467  792.199 -184.707
            782.031 -206.511  768.232 -226.219  751.219 -243.232  731.512 -257.031
            709.707 -267.199  686.467 -273.426  662.5 -275.523  -662.5 -275.523
            -686.467 -273.426  -709.707 -267.199  -731.511 -257.031  -751.219 -243.232
            -768.232 -226.219  -782.031 -206.512  -792.199 -184.707  -798.426 -161.467
            -800.523 -137.5  -800.523 137.5  -798.426 161.467  -792.199 184.707
            -782.031 206.511  -768.232 226.219  -751.219 243.232  -731.512 257.031
            -709.707 267.199  -686.467 273.426  -662.5 275.523  662.5 275.523
            686.467 273.426))
      (attach off)
    )
    (padstack Rect[T]Pad_1060x650_um
      (shape (rect F.Cu -530 -325 530 325))
      (attach off)
    )
    (padstack Rect[T]Pad_1450x450_um
      (shape (rect F.Cu -725 -225 725 225))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /S1_A1_HV+
      (pins J1-1 U1-6)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 J1-2 J1-10 J1-0 J1-0@1 J2-0 J2-0@1 J2-10 J2-2 U1-8
        U2-15 U3-8 U4-17 U4-32 U4-1 U5-2 U5-3 U6-15 U7-4)
    )
    (net /S1_A2_HV+
      (pins J1-3 U1-10)
    )
    (net +5V
      (pins C1-1 C4-1 J1-4 J1-12 J2-12 J2-4 U1-4 U1-12 U1-16 U2-16 U3-16 U3-12 U3-4
        U4-34 U5-1 U6-16 U7-8)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "/S1_A0_HV-"
      (pins J1-7 U1-1)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "/S1_A1_HV-"
      (pins J1-9 U1-7)
    )
    (net "/S1_A2_HV-"
      (pins J1-11 U1-9)
    )
    (net /S1_AS_HV
      (pins J1-13 U2-14)
    )
    (net /S1_A0_HV+
      (pins J1-14 U1-2)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net /S2_A0_HV+
      (pins J2-14 U3-2)
    )
    (net /S2_AS_HV
      (pins J2-13 U2-20)
    )
    (net "/S2_A2_HV-"
      (pins J2-11 U3-9)
    )
    (net "/S2_A1_HV-"
      (pins J2-9 U3-7)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "/S2_A0_HV-"
      (pins J2-7 U3-1)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5)
    )
    (net /S2_A2_HV+
      (pins J2-3 U3-10)
    )
    (net /S2_A1_HV+
      (pins J2-1 U3-6)
    )
    (net /ADC_INGND
      (pins J3-2 J3-2@1 J3-2@2 J3-2@3 U7-3)
    )
    (net /ADC_IN5V
      (pins J3-1 U7-2)
    )
    (net /S1_A0_HV
      (pins U1-3 U2-11)
    )
    (net /S1_A1_HV
      (pins U1-5 U2-12)
    )
    (net /S1_A2_HV
      (pins U1-11 U2-13)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14)
    )
    (net /S2_AS_LV
      (pins U2-1 U4-42)
    )
    (net /S2_A2_LV
      (pins U2-2 U4-41)
    )
    (net /S2_A1_LV
      (pins U2-3 U4-9)
    )
    (net /S2_A0_LV
      (pins U2-4 U4-6)
    )
    (net +3V3
      (pins U2-5 U2-6 U4-31 U6-6 U6-5)
    )
    (net /S1_AS_LV
      (pins U2-7 U4-5)
    )
    (net /S1_A2_LV
      (pins U2-8 U4-4)
    )
    (net /S1_A1_LV
      (pins U2-9 U4-3)
    )
    (net /S1_A0_LV
      (pins U2-10 U4-2)
    )
    (net /S2_A0_HV
      (pins U2-17 U3-3)
    )
    (net /S2_A1_HV
      (pins U2-18 U3-5)
    )
    (net /S2_A2_HV
      (pins U2-19 U3-11)
    )
    (net "Net-(U3-Pad14)"
      (pins U3-14)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13)
    )
    (net "Net-(U4-Pad18)"
      (pins U4-18)
    )
    (net "Net-(U4-Pad19)"
      (pins U4-19)
    )
    (net /ADC_CLK_LV
      (pins U4-20 U6-1)
    )
    (net "Net-(U4-Pad16)"
      (pins U4-16)
    )
    (net "Net-(U4-Pad15)"
      (pins U4-15)
    )
    (net /ADC_MISO_LV
      (pins U4-14 U6-2)
    )
    (net "Net-(U4-Pad21)"
      (pins U4-21)
    )
    (net "Net-(U4-Pad22)"
      (pins U4-22)
    )
    (net "Net-(U4-Pad23)"
      (pins U4-23)
    )
    (net "Net-(U4-Pad24)"
      (pins U4-24)
    )
    (net "Net-(U4-Pad25)"
      (pins U4-25)
    )
    (net "Net-(U4-Pad26)"
      (pins U4-26)
    )
    (net "Net-(U4-Pad27)"
      (pins U4-27)
    )
    (net "Net-(U4-Pad28)"
      (pins U4-28)
    )
    (net "Net-(U4-Pad29)"
      (pins U4-29)
    )
    (net "Net-(U4-Pad30)"
      (pins U4-30)
    )
    (net "Net-(U4-Pad33)"
      (pins U4-33)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13)
    )
    (net /ADC_CS_LV
      (pins U4-12 U6-3)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(U4-Pad7)"
      (pins U4-7)
    )
    (net "Net-(U4-Pad36)"
      (pins U4-36)
    )
    (net "Net-(U4-Pad37)"
      (pins U4-37)
    )
    (net "Net-(U4-Pad38)"
      (pins U4-38)
    )
    (net "Net-(U4-Pad39)"
      (pins U4-39)
    )
    (net "Net-(U4-Pad40)"
      (pins U4-40)
    )
    (net "Net-(U4-Pad43)"
      (pins U4-43)
    )
    (net "Net-(U4-Pad44)"
      (pins U4-44)
    )
    (net /ADC_REF
      (pins C3-1 U5-5 U7-1)
    )
    (net /ADC_CLK_HV
      (pins U6-20 U7-7)
    )
    (net /ADC_MISO_HV
      (pins U6-19 U7-6)
    )
    (net /ADC_CS_HV
      (pins U6-18 U7-5)
    )
    (net "Net-(U6-Pad17)"
      (pins U6-17)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-10)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(U6-Pad4)"
      (pins U6-4)
    )
    (net "Net-(U1-Pad15)"
      (pins U1-15)
    )
    (net "Net-(U3-Pad15)"
      (pins U3-15)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U5-4)
    )
    (net "Net-(U4-Pad35)"
      (pins U4-35)
    )
    (class kicad_default "" +3V3 /ADC_CLK_HV /ADC_CLK_LV /ADC_CS_HV /ADC_CS_LV
      /ADC_IN5V /ADC_INGND /ADC_MISO_HV /ADC_MISO_LV /ADC_REF /S1_A0_HV /S1_A0_HV+
      "/S1_A0_HV-" /S1_A0_LV /S1_A1_HV /S1_A1_HV+ "/S1_A1_HV-" /S1_A1_LV /S1_A2_HV
      /S1_A2_HV+ "/S1_A2_HV-" /S1_A2_LV /S1_AS_HV /S1_AS_LV /S2_A0_HV /S2_A0_HV+
      "/S2_A0_HV-" /S2_A0_LV /S2_A1_HV /S2_A1_HV+ "/S2_A1_HV-" /S2_A1_LV /S2_A2_HV
      /S2_A2_HV+ "/S2_A2_HV-" /S2_A2_LV /S2_AS_HV /S2_AS_LV GND "Net-(C2-Pad1)"
      "Net-(J1-Pad15)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad8)" "Net-(J2-Pad15)"
      "Net-(J2-Pad5)" "Net-(J2-Pad6)" "Net-(J2-Pad8)" "Net-(U1-Pad13)" "Net-(U1-Pad14)"
      "Net-(U1-Pad15)" "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)"
      "Net-(U4-Pad10)" "Net-(U4-Pad11)" "Net-(U4-Pad13)" "Net-(U4-Pad15)"
      "Net-(U4-Pad16)" "Net-(U4-Pad18)" "Net-(U4-Pad19)" "Net-(U4-Pad21)"
      "Net-(U4-Pad22)" "Net-(U4-Pad23)" "Net-(U4-Pad24)" "Net-(U4-Pad25)"
      "Net-(U4-Pad26)" "Net-(U4-Pad27)" "Net-(U4-Pad28)" "Net-(U4-Pad29)"
      "Net-(U4-Pad30)" "Net-(U4-Pad33)" "Net-(U4-Pad35)" "Net-(U4-Pad36)"
      "Net-(U4-Pad37)" "Net-(U4-Pad38)" "Net-(U4-Pad39)" "Net-(U4-Pad40)"
      "Net-(U4-Pad43)" "Net-(U4-Pad44)" "Net-(U4-Pad7)" "Net-(U4-Pad8)" "Net-(U6-Pad10)"
      "Net-(U6-Pad11)" "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)"
      "Net-(U6-Pad17)" "Net-(U6-Pad4)" "Net-(U6-Pad7)" "Net-(U6-Pad8)" "Net-(U6-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 200)
        (clearance 150.1)
      )
    )
    (class 5V +5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 300)
        (clearance 150.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 200  39580 -101955  39580 -102660  35560 -98640)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -72675  39580 -68655)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -93445  35560 -93980  35560 -72675)(net GND)(type protect))
    (wire (path F.Cu 200  38160 -90845  35560 -93445)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -98640  35560 -93980)(net GND)(type protect))
    (wire (path F.Cu 200  39545 -92230  38160 -90845)(net GND)(type protect))
    (wire (path F.Cu 200  41000 -92230  39545 -92230)(net GND)(type protect))
    (wire (path F.Cu 200  54100 -98500  54100 -97550)(net GND)(type protect))
    (wire (path F.Cu 200  48780 -92230  41000 -92230)(net GND)(type protect))
    (wire (path F.Cu 200  54100 -97550  48780 -92230)(net GND)(type protect))
    (wire (path F.Cu 200  55000 -88785  55000 -85000)(net GND)(type protect))
    (wire (path F.Cu 200  63212.5 -85090  63212.5 -88785)(net GND)(type protect))
    (wire (path F.Cu 200  52225 -88785  48780 -92230)(net GND)(type protect))
    (wire (path F.Cu 200  55000 -88785  52225 -88785)(net GND)(type protect))
    (wire (path F.Cu 200  63212.5 -88785  63212.5 -89187.5  62230 -90170)(net GND)(type protect))
    (wire (path F.Cu 200  56385 -90170  55000 -88785)(net GND)(type protect))
    (wire (path F.Cu 200  62230 -90170  56385 -90170)(net GND)(type protect))
    (wire (path F.Cu 200  54100 -97550  54370 -97550)(net GND)(type protect))
    (wire (path F.Cu 200  54830 -98500  55880 -99550)(net GND)(type protect))
    (wire (path F.Cu 200  54100 -98500  54830 -98500)(net GND)(type protect))
    (wire (path F.Cu 200  55880 -99550  55880 -105410  57150 -106680  59690 -106680)(net GND)(type protect))
    (wire (path F.Cu 200  60800 -105570  60800 -101175)(net GND)(type protect))
    (wire (path F.Cu 200  59690 -106680  60800 -105570)(net GND)(type protect))
    (wire (path F.Cu 200  62495 -69555  56750 -69555)(net GND)(type protect))
    (wire (path F.Cu 200  66175 -65875  62495 -69555)(net GND)(type protect))
    (wire (path F.Cu 200  66175 -64950  66175 -65875)(net GND)(type protect))
    (wire (path F.Cu 200  43800 -56175  39580 -51955)(net GND)(type protect))
    (wire (path F.Cu 200  49050 -56175  43800 -56175)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -22675  39580 -18655)(net GND)(type protect))
    (wire (path F.Cu 200  39580 -51955  35560 -47935)(net GND)(type protect))
    (wire (path F.Cu 200  36625 -40845  35560 -41910)(net GND)(type protect))
    (wire (path F.Cu 200  38160 -40845  36625 -40845)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -41910  35560 -22675)(net GND)(type protect))
    (wire (path F.Cu 200  35560 -47935  35560 -41910)(net GND)(type protect))
    (wire (path F.Cu 200  39545 -42230  38160 -40845)(net GND)(type protect))
    (wire (path F.Cu 200  41000 -42230  39545 -42230)(net GND)(type protect))
    (wire (path F.Cu 200  41715 -42945  41000 -42230)(net GND)(type protect))
    (wire (path F.Cu 200  47750 -42945  41715 -42945)(net GND)(type protect))
    (wire (path F.Cu 200  68875 -69555  62495 -69555)(net GND)(type protect))
    (wire (path F.Cu 200  73660 -64770  68875 -69555)(net GND)(type protect))
    (wire (path F.Cu 200  73660 -57170  73660 -64770)(net GND)(type protect))
    (wire (path F.Cu 200  68000 -51510  73660 -57170)(net GND)(type protect))
    (wire (path F.Cu 200  73080 -18490  60380 -18490)(net GND)(type protect))
    (wire (path F.Cu 200  75620 -21030  73080 -18490)(net GND)(type protect))
    (wire (path F.Cu 200  39745 -18490  39580 -18655)(net GND)(type protect))
    (wire (path F.Cu 200  60380 -18490  39745 -18490)(net GND)(type protect))
    (wire (path F.Cu 200  39580 -68655  39580 -51955)(net GND)(type protect))
    (wire (path F.Cu 200  56750 -69555  56750 -66910  54610 -64770)(net GND)(type protect))
    (wire (path F.Cu 200  43465 -64770  39580 -68655)(net GND)(type protect))
    (wire (path F.Cu 200  54610 -64770  43465 -64770)(net GND)(type protect))
    (wire (path F.Cu 200  75040 -100460  75040 -100440)(net /ADC_INGND)(type protect))
  )
)
