Analysis & Synthesis report for Bottle
Fri Aug 30 13:06:38 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Source assignments for full:u6|lpm_counter:start_seq_H_rtl_0
 10. Source assignments for Music:u12|lpm_counter:counter_rtl_1
 11. Source assignments for MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder
 12. Source assignments for MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]
 13. Parameter Settings for Inferred Entity Instance: full:u6|lpm_counter:start_seq_H_rtl_0
 14. Parameter Settings for Inferred Entity Instance: Music:u12|lpm_counter:counter_rtl_1
 15. Parameter Settings for Inferred Entity Instance: MOD_MAX:u5|lpm_add_sub:Add2
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Aug 30 13:06:38 2024    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; Bottle                                   ;
; Top-level Entity Name       ; Bottle                                   ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 118                                      ;
; Total pins                  ; 45                                       ;
+-----------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+----------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                     ; Setting            ; Default Value ;
+----------------------------------------------------------------------------+--------------------+---------------+
; Device                                                                     ; EPM7128SLC84-15    ;               ;
; Top-level entity name                                                      ; Bottle             ; Bottle        ;
; Family name                                                                ; MAX7000S           ; Stratix II    ;
; Use smart compilation                                                      ; On                 ; Off           ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;               ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001  ;
; Optimization Technique                                                     ; Area               ; Speed         ;
; Use Generated Physical Constraints File                                    ; Off                ;               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On            ;
; Enable compact report table                                                ; Off                ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off           ;
; Preserve fewer node names                                                  ; On                 ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off           ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto               ; Auto          ;
; Safe State Machine                                                         ; Off                ; Off           ;
; Extract Verilog State Machines                                             ; On                 ; On            ;
; Extract VHDL State Machines                                                ; On                 ; On            ;
; Ignore Verilog initial constructs                                          ; Off                ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On            ;
; Parallel Synthesis                                                         ; On                 ; On            ;
; NOT Gate Push-Back                                                         ; On                 ; On            ;
; Power-Up Don't Care                                                        ; On                 ; On            ;
; Remove Duplicate Registers                                                 ; On                 ; On            ;
; Ignore CARRY Buffers                                                       ; Off                ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto               ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off                ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off           ;
; Allow XOR Gate Usage                                                       ; On                 ; On            ;
; Auto Logic Cell Insertion                                                  ; On                 ; On            ;
; Parallel Expander Chain Length                                             ; 4                  ; 4             ;
; Auto Parallel Expanders                                                    ; On                 ; On            ;
; Auto Open-Drain Pins                                                       ; On                 ; On            ;
; Auto Resource Sharing                                                      ; Off                ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100                ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On            ;
; HDL message level                                                          ; Level2             ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100           ;
; Block Design Naming                                                        ; Auto               ; Auto          ;
; Synthesis Effort                                                           ; Auto               ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto          ;
+----------------------------------------------------------------------------+--------------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 14          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-14 processors        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+--------------------------------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ;
+--------------------------------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Music.v        ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Music.v        ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Bottle.v       ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Bottle.v       ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/MOD_MAX.v      ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/MOD_MAX.v      ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/set_MAX.v      ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/set_MAX.v      ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Decoder_2to4.v ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/Decoder_2to4.v ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/BCD_7.v        ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/BCD_7.v        ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/full.v         ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/full.v         ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/light_1.v      ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/light_1.v      ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/all_slice.v    ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/all_slice.v    ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/make_fre.v     ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/make_fre.v     ;
; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/page.v         ; yes             ; User Verilog HDL File  ; //wsl.localhost/Debian/home/sa1ge/Document/00Inbox/Bottle/page.v         ;
; lpm_counter.tdf                                                          ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf             ;
; lpm_add_sub.tdf                                                          ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf             ;
; addcore.tdf                                                              ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf                 ;
; a_csnbuffer.tdf                                                          ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf             ;
; altshift.tdf                                                             ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf                ;
+--------------------------------------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 118                  ;
; Total registers      ; 68                   ;
; I/O pins             ; 45                   ;
; Shareable expanders  ; 25                   ;
; Parallel expanders   ; 14                   ;
; Maximum fan-out node ; EN_work              ;
; Maximum fan-out      ; 66                   ;
; Total fan-out        ; 986                  ;
; Average fan-out      ; 5.24                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                      ;
+---------------------------------------+------------+------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                           ; Library Name ;
+---------------------------------------+------------+------+-----------------------------------------------+--------------+
; |Bottle                               ; 118        ; 45   ; |Bottle                                       ; work         ;
;    |MOD_MAX:u5|                       ; 26         ; 0    ; |Bottle|MOD_MAX:u5                            ; work         ;
;    |Music:u12|                        ; 10         ; 0    ; |Bottle|Music:u12                             ; work         ;
;       |lpm_counter:counter_rtl_1|     ; 8          ; 0    ; |Bottle|Music:u12|lpm_counter:counter_rtl_1   ; work         ;
;    |all_slice:u7|                     ; 5          ; 0    ; |Bottle|all_slice:u7                          ; work         ;
;    |full:u6|                          ; 26         ; 0    ; |Bottle|full:u6                               ; work         ;
;       |lpm_counter:start_seq_H_rtl_0| ; 4          ; 0    ; |Bottle|full:u6|lpm_counter:start_seq_H_rtl_0 ; work         ;
;    |light_1:u8|                       ; 7          ; 0    ; |Bottle|light_1:u8                            ; work         ;
;    |make_fre:u1|                      ; 1          ; 0    ; |Bottle|make_fre:u1                           ; work         ;
;    |page:u11|                         ; 20         ; 0    ; |Bottle|page:u11                              ; work         ;
;    |set_MAX:u3|                       ; 8          ; 0    ; |Bottle|set_MAX:u3                            ; work         ;
;    |set_MAX:u4|                       ; 8          ; 0    ; |Bottle|set_MAX:u4                            ; work         ;
+---------------------------------------+------------+------+-----------------------------------------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; light_1:u8|light[3]                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+--------------------------------------------------------------+
; Source assignments for full:u6|lpm_counter:start_seq_H_rtl_0 ;
+---------------------------+-------+------+-------------------+
; Assignment                ; Value ; From ; To                ;
+---------------------------+-------+------+-------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                 ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                 ;
+---------------------------+-------+------+-------------------+


+------------------------------------------------------------+
; Source assignments for Music:u12|lpm_counter:counter_rtl_1 ;
+---------------------------+-------+------+-----------------+
; Assignment                ; Value ; From ; To              ;
+---------------------------+-------+------+-----------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -               ;
+---------------------------+-------+------+-----------------+


+------------------------------------------------------------------+
; Source assignments for MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                     ;
+---------------------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                      ;
+---------------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: full:u6|lpm_counter:start_seq_H_rtl_0 ;
+------------------------+-------------------+-------------------------------------------+
; Parameter Name         ; Value             ; Type                                      ;
+------------------------+-------------------+-------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                            ;
; LPM_WIDTH              ; 4                 ; Untyped                                   ;
; LPM_DIRECTION          ; UP                ; Untyped                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                   ;
+------------------------+-------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Music:u12|lpm_counter:counter_rtl_1 ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 8                 ; Untyped                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MOD_MAX:u5|lpm_add_sub:Add2 ;
+------------------------+-------------+---------------------------------------+
; Parameter Name         ; Value       ; Type                                  ;
+------------------------+-------------+---------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                               ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                               ;
; LPM_DIRECTION          ; ADD         ; Untyped                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                               ;
; LPM_PIPELINE           ; 0           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                    ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                               ;
; USE_WYS                ; OFF         ; Untyped                               ;
; STYLE                  ; FAST        ; Untyped                               ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                        ;
+------------------------+-------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Aug 30 13:06:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bottle -c Bottle
Info: Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: Found 1 design units, including 1 entities, in source file music.v
    Info: Found entity 1: Music
Info: Found 1 design units, including 1 entities, in source file bottle.v
    Info: Found entity 1: Bottle
Info: Found 1 design units, including 1 entities, in source file mod_max.v
    Info: Found entity 1: MOD_MAX
Info: Found 1 design units, including 1 entities, in source file set_max.v
    Info: Found entity 1: set_MAX
Info: Found 1 design units, including 1 entities, in source file decoder_2to4.v
    Info: Found entity 1: Decoder_2to4
Info: Found 1 design units, including 1 entities, in source file bcd_7.v
    Info: Found entity 1: BCD_7
Info: Found 1 design units, including 1 entities, in source file full.v
    Info: Found entity 1: full
Info: Found 1 design units, including 1 entities, in source file light_1.v
    Info: Found entity 1: light_1
Info: Found 1 design units, including 1 entities, in source file all_slice.v
    Info: Found entity 1: all_slice
Info: Found 1 design units, including 1 entities, in source file make_fre.v
    Info: Found entity 1: make_fre
Info: Found 1 design units, including 1 entities, in source file page.v
    Info: Found entity 1: page
Info: Elaborating entity "Bottle" for the top level hierarchy
Info: Elaborating entity "make_fre" for hierarchy "make_fre:u1"
Info: Elaborating entity "Decoder_2to4" for hierarchy "Decoder_2to4:u2"
Info: Elaborating entity "set_MAX" for hierarchy "set_MAX:u3"
Info: Elaborating entity "MOD_MAX" for hierarchy "MOD_MAX:u5"
Warning (10230): Verilog HDL assignment warning at MOD_MAX.v(33): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at MOD_MAX.v(37): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at MOD_MAX.v(40): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "full" for hierarchy "full:u6"
Warning (10230): Verilog HDL assignment warning at full.v(28): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at full.v(30): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "all_slice" for hierarchy "all_slice:u7"
Info: Elaborating entity "light_1" for hierarchy "light_1:u8"
Info: Elaborating entity "BCD_7" for hierarchy "BCD_7:u9"
Info: Elaborating entity "page" for hierarchy "page:u11"
Warning (10235): Verilog HDL Always Construct warning at page.v(31): variable "EN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(32): variable "mode1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(34): variable "mode2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(38): variable "print1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(40): variable "EN_work" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(40): variable "EN_set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(42): variable "SET" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(43): variable "max2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(43): variable "max1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(45): variable "max2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(45): variable "max1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(49): variable "max2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(50): variable "max1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(51): variable "ten" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(52): variable "one" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(54): variable "print1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(56): variable "seqH" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(57): variable "seqL" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(58): variable "now2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at page.v(59): variable "now1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at page.v(29): inferring latch(es) for variable "Y5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at page.v(29): inferring latch(es) for variable "Y4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at page.v(29): inferring latch(es) for variable "Y3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at page.v(29): inferring latch(es) for variable "Y2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Y2[0]" at page.v(29)
Info (10041): Inferred latch for "Y2[1]" at page.v(29)
Info (10041): Inferred latch for "Y2[2]" at page.v(29)
Info (10041): Inferred latch for "Y2[3]" at page.v(29)
Info (10041): Inferred latch for "Y3[0]" at page.v(29)
Info (10041): Inferred latch for "Y3[1]" at page.v(29)
Info (10041): Inferred latch for "Y3[2]" at page.v(29)
Info (10041): Inferred latch for "Y3[3]" at page.v(29)
Info (10041): Inferred latch for "Y4[0]" at page.v(29)
Info (10041): Inferred latch for "Y4[1]" at page.v(29)
Info (10041): Inferred latch for "Y4[2]" at page.v(29)
Info (10041): Inferred latch for "Y4[3]" at page.v(29)
Info (10041): Inferred latch for "Y5[0]" at page.v(29)
Info (10041): Inferred latch for "Y5[1]" at page.v(29)
Info (10041): Inferred latch for "Y5[2]" at page.v(29)
Info (10041): Inferred latch for "Y5[3]" at page.v(29)
Info: Elaborating entity "Music" for hierarchy "Music:u12"
Warning (10230): Verilog HDL assignment warning at Music.v(23): truncated value with size 32 to match size of target (8)
Warning: LATCH primitive "page:u11|Y2[1]" is permanently enabled
Warning: LATCH primitive "page:u11|Y2[2]" is permanently enabled
Warning: LATCH primitive "page:u11|Y2[3]" is permanently enabled
Warning: LATCH primitive "page:u11|Y3[0]" is permanently enabled
Warning: LATCH primitive "page:u11|Y3[1]" is permanently enabled
Warning: LATCH primitive "page:u11|Y3[2]" is permanently enabled
Warning: LATCH primitive "page:u11|Y3[3]" is permanently enabled
Warning: LATCH primitive "page:u11|Y4[0]" is permanently enabled
Warning: LATCH primitive "page:u11|Y4[1]" is permanently enabled
Warning: LATCH primitive "page:u11|Y4[2]" is permanently enabled
Warning: LATCH primitive "page:u11|Y4[3]" is permanently enabled
Warning: LATCH primitive "page:u11|Y5[0]" is permanently enabled
Warning: LATCH primitive "page:u11|Y5[1]" is permanently enabled
Warning: LATCH primitive "page:u11|Y5[2]" is permanently enabled
Warning: LATCH primitive "page:u11|Y5[3]" is permanently enabled
Warning: LATCH primitive "page:u11|Y2[0]" is permanently enabled
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "full:u6|start_seq_H[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "Music:u12|counter[0]~0"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "MOD_MAX:u5|Add2"
Info: Elaborated megafunction instantiation "full:u6|lpm_counter:start_seq_H_rtl_0"
Info: Instantiated megafunction "full:u6|lpm_counter:start_seq_H_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "Music:u12|lpm_counter:counter_rtl_1"
Info: Instantiated megafunction "Music:u12|lpm_counter:counter_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Instantiated megafunction "MOD_MAX:u5|lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "MOD_MAX:u5|lpm_add_sub:Add2"
Info: Ignored 3 buffer(s)
    Info: Ignored 3 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "light1_b" is stuck at VCC
    Warning (13410): Pin "light1_f" is stuck at GND
Info: Implemented 188 device resources after synthesis - the final resource count might be different
    Info: Implemented 17 input pins
    Info: Implemented 28 output pins
    Info: Implemented 118 macrocells
    Info: Implemented 25 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Fri Aug 30 13:06:38 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


