<stg><name>fn1</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="16">
<![CDATA[
:5 %v_9 = trunc i16 %p_read

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="16">
<![CDATA[
:6 %trunc_ln10 = trunc i16 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="16">
<![CDATA[
:7 %zext_ln19 = zext i16 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="8">
<![CDATA[
:13 %zext_ln21 = zext i8 %v_9

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14 %add_ln21 = add i11 %zext_ln21, i11 960

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="4">
<![CDATA[
:20 %zext_ln24 = zext i4 %trunc_ln10

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:21 %shl_ln24 = shl i31 %zext_ln19, i31 %zext_ln24

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:22 %add_ln24 = add i31 %shl_ln24, i31 919

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="16">
<![CDATA[
:8 %zext_ln19_1 = zext i16 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9 %add_ln19 = add i17 %zext_ln19_1, i17 315

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
:19 %sext_ln24 = sext i16 %p_read

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
:23 %zext_ln24_1 = zext i31 %add_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="21" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="20" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="19" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="18" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="17" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="16" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="15" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="14" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="13" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="12" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15 %urem_ln20 = urem i11 111, i11 %add_ln21

]]></Node>
<StgValue><ssdm name="urem_ln20"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="11" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="10" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="9" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="8" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="7" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="98" st_id="17" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="6" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="100" st_id="18" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="5" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="102" st_id="19" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="4" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="104" st_id="20" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="3" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="107" st_id="21" stage="2" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="108" st_id="22" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="17" op_1_bw="17">
<![CDATA[
:10 %sdiv_ln19 = sdiv i17 107305, i17 %add_ln19

]]></Node>
<StgValue><ssdm name="sdiv_ln19"/></StgValue>
</operation>

<operation id="109" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3">
<![CDATA[
:11 %trunc_ln19 = trunc i3 %sdiv_ln19

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="110" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:12 %xor_ln19 = xor i3 %trunc_ln19, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="111" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3">
<![CDATA[
:16 %trunc_ln19_1 = trunc i3 %urem_ln20

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="112" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:17 %sub_ln19 = sub i3 %xor_ln19, i3 %trunc_ln19_1

]]></Node>
<StgValue><ssdm name="sub_ln19"/></StgValue>
</operation>

<operation id="113" st_id="22" stage="1" lat="21">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %srem_ln24 = srem i32 %sext_ln24, i32 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="srem_ln24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:18 %v_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %sub_ln19, i5 0

]]></Node>
<StgValue><ssdm name="v_7"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16">
<![CDATA[
:25 %trunc_ln24 = trunc i16 %srem_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %xor_ln24 = xor i16 %trunc_ln24, i16 65535

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="117" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="8">
<![CDATA[
:27 %sext_ln25 = sext i8 %v_7

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="118" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:28 %sub_ln25 = sub i10 603, i10 %sext_ln25

]]></Node>
<StgValue><ssdm name="sub_ln25"/></StgValue>
</operation>

<operation id="119" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="10">
<![CDATA[
:29 %zext_ln24_2 = zext i10 %sub_ln25

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="120" st_id="23" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="121" st_id="24" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="122" st_id="25" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="123" st_id="26" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="125" st_id="28" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="126" st_id="29" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="127" st_id="30" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="128" st_id="31" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="129" st_id="32" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="130" st_id="33" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="131" st_id="34" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="132" st_id="35" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="133" st_id="36" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="134" st_id="37" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="135" st_id="38" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="136" st_id="39" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="137" st_id="40" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="138" st_id="41" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="141" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="42" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30 %result = srem i16 %xor_ln24, i16 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="16">
<![CDATA[
:31 %sext_ln24_1 = sext i16 %result

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="145" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64">
<![CDATA[
:32 %ret_ln26 = ret i64 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
