ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on May 23, 2023 at 17:25:15 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    .regfile_waddr   (regfile_waddr_ID_EX   ),
                 |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,194|17): Port name 'regfile_waddr' is invalid or has multiple connections.
    .regfile_wdata   (regfile_wdata     ),
                 |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,195|17): Port name 'regfile_wdata' is invalid or has multiple connections.
    .regfile_wen     (reg_write_ID_EX         ),
               |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,196|15): Port name 'regfile_wen' is invalid or has multiple connections.
    .regfile_raddr_1 (instruction_IF_ID[19:15]),
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,197|19): Port name 'regfile_raddr_1' is invalid or has multiple connections.
    .regfile_raddr_2 (instruction_IF_ID[24:20]),
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,198|19): Port name 'regfile_raddr_2' is invalid or has multiple connections.
    .regfile_rdata_1 (regfile_rdata_1   ),
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,199|19): Port name 'regfile_rdata_1' is invalid or has multiple connections.
    .regfile_rdata_2 (regfile_rdata_2   )
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,200|19): Port name 'regfile_rdata_2' is invalid or has multiple connections.
		Caching library 'worklib' ....... Done
alu_control_unit alu_control_unit(
                                |
ncelab: *E,CUVMUR (../Verilog/RTL/cpu.v,203|32): instance 'cpu_tb.dut@cpu<module>.alu_control_unit' of design unit 'alu_control_unit' is unresolved in 'worklib.cpu:v'.
    .alu_operand_1   (regfile_rdata_1_ID_EX),
                 |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,213|17): Port name 'alu_operand_1' is invalid or has multiple connections.
    .alu_operand_2   (alu_operand_2_ID_EX),
                 |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,214|17): Port name 'alu_operand_2' is invalid or has multiple connections.
    .alu_control     (alu_control_ID_EX),
               |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,215|15): Port name 'alu_control' is invalid or has multiple connections.
) mux_alu_operand_2 (
                  |
ncelab: *E,CUVMUR (../Verilog/RTL/cpu.v,222|18): instance 'cpu_tb.dut@cpu<module>.mux_alu_operand_2' of design unit 'mux_2to1' is unresolved in 'worklib.cpu:v'.
) mux_regfile_wdata (
                  |
ncelab: *E,CUVMUR (../Verilog/RTL/cpu.v,231|18): instance 'cpu_tb.dut@cpu<module>.mux_regfile_wdata' of design unit 'mux_2to1' is unresolved in 'worklib.cpu:v'.
    .regfile_rdata_1(regfile_rdata_1_ID_EX),
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,241|19): Port name 'regfile_rdata_1' is invalid or has multiple connections.
    .regfile_rdata_2(regfile_rdata_2_ID_EX),
                   |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,242|19): Port name 'regfile_rdata_2' is invalid or has multiple connections.
    .zero_flag      (zero_flag         ),
             |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,243|13): Port name 'zero_flag' is invalid or has multiple connections.
    .branch         (branch            )
          |
ncelab: *E,CUVPOM (../Verilog/RTL/cpu.v,244|10): Port name 'branch' is invalid or has multiple connections.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	15.20-s058: Exiting on May 23, 2023 at 17:25:15 CEST  (total: 00:00:00)
