#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20a76e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20a7360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x20cf240 .functor NOT 1, L_0x20fa200, C4<0>, C4<0>, C4<0>;
L_0x20f9fe0 .functor XOR 2, L_0x20f9ea0, L_0x20f9f40, C4<00>, C4<00>;
L_0x20fa0f0 .functor XOR 2, L_0x20f9fe0, L_0x20fa050, C4<00>, C4<00>;
v0x20f6a70_0 .net "Y1_dut", 0 0, L_0x20f8dc0;  1 drivers
v0x20f6b30_0 .net "Y1_ref", 0 0, L_0x20aba50;  1 drivers
v0x20f6bd0_0 .net "Y3_dut", 0 0, L_0x20f9c00;  1 drivers
v0x20f6ca0_0 .net "Y3_ref", 0 0, L_0x20f8100;  1 drivers
v0x20f6d70_0 .net *"_ivl_10", 1 0, L_0x20fa050;  1 drivers
v0x20f6e60_0 .net *"_ivl_12", 1 0, L_0x20fa0f0;  1 drivers
v0x20f6f00_0 .net *"_ivl_2", 1 0, L_0x20f9e00;  1 drivers
v0x20f6fc0_0 .net *"_ivl_4", 1 0, L_0x20f9ea0;  1 drivers
v0x20f70a0_0 .net *"_ivl_6", 1 0, L_0x20f9f40;  1 drivers
v0x20f7180_0 .net *"_ivl_8", 1 0, L_0x20f9fe0;  1 drivers
v0x20f7260_0 .var "clk", 0 0;
v0x20f7300_0 .var/2u "stats1", 223 0;
v0x20f73c0_0 .var/2u "strobe", 0 0;
v0x20f7480_0 .net "tb_match", 0 0, L_0x20fa200;  1 drivers
v0x20f7550_0 .net "tb_mismatch", 0 0, L_0x20cf240;  1 drivers
v0x20f75f0_0 .net "w", 0 0, v0x20f4a70_0;  1 drivers
v0x20f7690_0 .net "y", 5 0, v0x20f4b10_0;  1 drivers
L_0x20f9e00 .concat [ 1 1 0 0], L_0x20f8100, L_0x20aba50;
L_0x20f9ea0 .concat [ 1 1 0 0], L_0x20f8100, L_0x20aba50;
L_0x20f9f40 .concat [ 1 1 0 0], L_0x20f9c00, L_0x20f8dc0;
L_0x20fa050 .concat [ 1 1 0 0], L_0x20f8100, L_0x20aba50;
L_0x20fa200 .cmp/eeq 2, L_0x20f9e00, L_0x20fa0f0;
S_0x20c01b0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x20a7360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x20aba50 .functor AND 1, L_0x20f78b0, v0x20f4a70_0, C4<1>, C4<1>;
L_0x20c0e80 .functor OR 1, L_0x20f7a70, L_0x20f7b10, C4<0>, C4<0>;
L_0x20cf2b0 .functor OR 1, L_0x20c0e80, L_0x20f7c30, C4<0>, C4<0>;
L_0x20f7f50 .functor OR 1, L_0x20cf2b0, L_0x20f7da0, C4<0>, C4<0>;
L_0x20f8090 .functor NOT 1, v0x20f4a70_0, C4<0>, C4<0>, C4<0>;
L_0x20f8100 .functor AND 1, L_0x20f7f50, L_0x20f8090, C4<1>, C4<1>;
v0x20cf3b0_0 .net "Y1", 0 0, L_0x20aba50;  alias, 1 drivers
v0x20cf450_0 .net "Y3", 0 0, L_0x20f8100;  alias, 1 drivers
v0x20abb60_0 .net *"_ivl_1", 0 0, L_0x20f78b0;  1 drivers
v0x20abc30_0 .net *"_ivl_11", 0 0, L_0x20f7c30;  1 drivers
v0x20f3a80_0 .net *"_ivl_12", 0 0, L_0x20cf2b0;  1 drivers
v0x20f3bb0_0 .net *"_ivl_15", 0 0, L_0x20f7da0;  1 drivers
v0x20f3c90_0 .net *"_ivl_16", 0 0, L_0x20f7f50;  1 drivers
v0x20f3d70_0 .net *"_ivl_18", 0 0, L_0x20f8090;  1 drivers
v0x20f3e50_0 .net *"_ivl_5", 0 0, L_0x20f7a70;  1 drivers
v0x20f3fc0_0 .net *"_ivl_7", 0 0, L_0x20f7b10;  1 drivers
v0x20f40a0_0 .net *"_ivl_8", 0 0, L_0x20c0e80;  1 drivers
v0x20f4180_0 .net "w", 0 0, v0x20f4a70_0;  alias, 1 drivers
v0x20f4240_0 .net "y", 5 0, v0x20f4b10_0;  alias, 1 drivers
L_0x20f78b0 .part v0x20f4b10_0, 0, 1;
L_0x20f7a70 .part v0x20f4b10_0, 1, 1;
L_0x20f7b10 .part v0x20f4b10_0, 2, 1;
L_0x20f7c30 .part v0x20f4b10_0, 4, 1;
L_0x20f7da0 .part v0x20f4b10_0, 5, 1;
S_0x20f43a0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x20a7360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x20f4600_0 .net "clk", 0 0, v0x20f7260_0;  1 drivers
v0x20f46e0_0 .var/2s "errored1", 31 0;
v0x20f47c0_0 .var/2s "onehot_error", 31 0;
v0x20f4880_0 .net "tb_match", 0 0, L_0x20fa200;  alias, 1 drivers
v0x20f4940_0 .var/2s "temp", 31 0;
v0x20f4a70_0 .var "w", 0 0;
v0x20f4b10_0 .var "y", 5 0;
E_0x20ba700/0 .event negedge, v0x20f4600_0;
E_0x20ba700/1 .event posedge, v0x20f4600_0;
E_0x20ba700 .event/or E_0x20ba700/0, E_0x20ba700/1;
S_0x20f4c10 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x20a7360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x20f8340 .functor AND 1, L_0x20f82a0, v0x20f4a70_0, C4<1>, C4<1>;
L_0x20f84a0 .functor NOT 1, v0x20f4a70_0, C4<0>, C4<0>, C4<0>;
L_0x20f8510 .functor AND 1, L_0x20f8400, L_0x20f84a0, C4<1>, C4<1>;
L_0x20f8620 .functor OR 1, L_0x20f8340, L_0x20f8510, C4<0>, C4<0>;
L_0x20f8800 .functor AND 1, L_0x20f8760, v0x20f4a70_0, C4<1>, C4<1>;
L_0x20f89d0 .functor OR 1, L_0x20f8620, L_0x20f8800, C4<0>, C4<0>;
L_0x20f8bf0 .functor NOT 1, v0x20f4a70_0, C4<0>, C4<0>, C4<0>;
L_0x20f8c60 .functor AND 1, L_0x20f8b20, L_0x20f8bf0, C4<1>, C4<1>;
L_0x20f8dc0 .functor OR 1, L_0x20f89d0, L_0x20f8c60, C4<0>, C4<0>;
L_0x20f8fc0 .functor AND 1, L_0x20f8f20, v0x20f4a70_0, C4<1>, C4<1>;
L_0x20f91c0 .functor NOT 1, v0x20f4a70_0, C4<0>, C4<0>, C4<0>;
L_0x20f9230 .functor AND 1, L_0x20f90e0, L_0x20f91c0, C4<1>, C4<1>;
L_0x20f9360 .functor OR 1, L_0x20f8fc0, L_0x20f9230, C4<0>, C4<0>;
L_0x20f9510 .functor NOT 1, v0x20f4a70_0, C4<0>, C4<0>, C4<0>;
L_0x20f92f0 .functor AND 1, L_0x20f9470, L_0x20f9510, C4<1>, C4<1>;
L_0x20f96a0 .functor OR 1, L_0x20f9360, L_0x20f92f0, C4<0>, C4<0>;
L_0x20f9b40 .functor AND 1, L_0x20f9840, v0x20f4a70_0, C4<1>, C4<1>;
L_0x20f9c00 .functor OR 1, L_0x20f96a0, L_0x20f9b40, C4<0>, C4<0>;
v0x20f4eb0_0 .net "Y1", 0 0, L_0x20f8dc0;  alias, 1 drivers
v0x20f4f70_0 .net "Y3", 0 0, L_0x20f9c00;  alias, 1 drivers
v0x20f5030_0 .net *"_ivl_1", 0 0, L_0x20f82a0;  1 drivers
v0x20f5120_0 .net *"_ivl_10", 0 0, L_0x20f8620;  1 drivers
v0x20f5200_0 .net *"_ivl_13", 0 0, L_0x20f8760;  1 drivers
v0x20f5330_0 .net *"_ivl_14", 0 0, L_0x20f8800;  1 drivers
v0x20f5410_0 .net *"_ivl_16", 0 0, L_0x20f89d0;  1 drivers
v0x20f54f0_0 .net *"_ivl_19", 0 0, L_0x20f8b20;  1 drivers
v0x20f55d0_0 .net *"_ivl_2", 0 0, L_0x20f8340;  1 drivers
v0x20f5740_0 .net *"_ivl_20", 0 0, L_0x20f8bf0;  1 drivers
v0x20f5820_0 .net *"_ivl_22", 0 0, L_0x20f8c60;  1 drivers
v0x20f5900_0 .net *"_ivl_27", 0 0, L_0x20f8f20;  1 drivers
v0x20f59e0_0 .net *"_ivl_28", 0 0, L_0x20f8fc0;  1 drivers
v0x20f5ac0_0 .net *"_ivl_31", 0 0, L_0x20f90e0;  1 drivers
v0x20f5ba0_0 .net *"_ivl_32", 0 0, L_0x20f91c0;  1 drivers
v0x20f5c80_0 .net *"_ivl_34", 0 0, L_0x20f9230;  1 drivers
v0x20f5d60_0 .net *"_ivl_36", 0 0, L_0x20f9360;  1 drivers
v0x20f5e40_0 .net *"_ivl_39", 0 0, L_0x20f9470;  1 drivers
v0x20f5f20_0 .net *"_ivl_40", 0 0, L_0x20f9510;  1 drivers
v0x20f6000_0 .net *"_ivl_42", 0 0, L_0x20f92f0;  1 drivers
v0x20f60e0_0 .net *"_ivl_44", 0 0, L_0x20f96a0;  1 drivers
v0x20f61c0_0 .net *"_ivl_47", 0 0, L_0x20f9840;  1 drivers
v0x20f62a0_0 .net *"_ivl_48", 0 0, L_0x20f9b40;  1 drivers
v0x20f6380_0 .net *"_ivl_5", 0 0, L_0x20f8400;  1 drivers
v0x20f6460_0 .net *"_ivl_6", 0 0, L_0x20f84a0;  1 drivers
v0x20f6540_0 .net *"_ivl_8", 0 0, L_0x20f8510;  1 drivers
v0x20f6620_0 .net "w", 0 0, v0x20f4a70_0;  alias, 1 drivers
v0x20f66c0_0 .net "y", 5 0, v0x20f4b10_0;  alias, 1 drivers
L_0x20f82a0 .part v0x20f4b10_0, 0, 1;
L_0x20f8400 .part v0x20f4b10_0, 1, 1;
L_0x20f8760 .part v0x20f4b10_0, 3, 1;
L_0x20f8b20 .part v0x20f4b10_0, 5, 1;
L_0x20f8f20 .part v0x20f4b10_0, 1, 1;
L_0x20f90e0 .part v0x20f4b10_0, 2, 1;
L_0x20f9470 .part v0x20f4b10_0, 3, 1;
L_0x20f9840 .part v0x20f4b10_0, 5, 1;
S_0x20f6850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x20a7360;
 .timescale -12 -12;
E_0x20ba250 .event anyedge, v0x20f73c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20f73c0_0;
    %nor/r;
    %assign/vec4 v0x20f73c0_0, 0;
    %wait E_0x20ba250;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20f43a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20f46e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20f47c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x20f43a0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20ba700;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x20f4b10_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20f4a70_0, 0;
    %load/vec4 v0x20f4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f47c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20f47c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20f46e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20ba700;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x20f4940_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x20f4940_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x20f4940_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x20f4940_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x20f4940_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x20f4940_0;
    %pad/s 6;
    %assign/vec4 v0x20f4b10_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x20f4a70_0, 0;
    %load/vec4 v0x20f4880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f46e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20f46e0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x20f47c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x20f46e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x20f47c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x20f46e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x20a7360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f73c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20a7360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x20f7260_0;
    %inv;
    %store/vec4 v0x20f7260_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x20a7360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f4600_0, v0x20f7550_0, v0x20f7690_0, v0x20f75f0_0, v0x20f6b30_0, v0x20f6a70_0, v0x20f6ca0_0, v0x20f6bd0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20a7360;
T_6 ;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x20a7360;
T_7 ;
    %wait E_0x20ba700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f7300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
    %load/vec4 v0x20f7480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f7300_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x20f6b30_0;
    %load/vec4 v0x20f6b30_0;
    %load/vec4 v0x20f6a70_0;
    %xor;
    %load/vec4 v0x20f6b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x20f6ca0_0;
    %load/vec4 v0x20f6ca0_0;
    %load/vec4 v0x20f6bd0_0;
    %xor;
    %load/vec4 v0x20f6ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x20f7300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20f7300_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response4/top_module.sv";
