.TH "CLK" 3 "Mon Aug 30 2021" "Version 1.0" "DIY Auto-Correlator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CLK
.SH SYNOPSIS
.br
.PP
.SS "Functions"

.in +1c
.ti -1c
.RI "void \fBPITController< ChID >::sel_FBUS_clock\fP () \fB__attribute__\fP((always_inline))"
.br
.RI "Sets the clock source frequency of all PIT channels to the value F_BUS_ACTUAL (= F_CPU_ACTUAL / 4 ) which is nominally 150 MHz\&. The exact value depends on the CPU clock rate\&. "
.ti -1c
.RI "void \fBPITController< ChID >::sel_24MHz_clock\fP () \fB__attribute__\fP((always_inline))"
.br
.RI "Sets the source clock frequency of all PIT channels to 24 MHz which is the default oscillator clock\&. This setting is also the default state, if no clock is selected\&. "
.in -1c
.SH "Detailed Description"
.PP 

.SH "Function Documentation"
.PP 
.SS "template<unsigned int ChID> void \fBPITController\fP< ChID >::sel_24MHz_clock ()\fC [inline]\fP"

.PP
Sets the source clock frequency of all PIT channels to 24 MHz which is the default oscillator clock\&. This setting is also the default state, if no clock is selected\&. 
.PP
\fBWarning:\fP
.RS 4
This will change the clock source for all 4 PITs and also the 2 GPTs\&. 
.RE
.PP

.SS "template<unsigned int ChID> void \fBPITController\fP< ChID >::sel_FBUS_clock ()\fC [inline]\fP"

.PP
Sets the clock source frequency of all PIT channels to the value F_BUS_ACTUAL (= F_CPU_ACTUAL / 4 ) which is nominally 150 MHz\&. The exact value depends on the CPU clock rate\&. 
.PP
\fBWarning:\fP
.RS 4
This will change the clock source for all 4 PITs and also the 2 GPTs\&. 
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for DIY Auto-Correlator from the source code\&.
