// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_Primal_Constr (
        primalInfeasConstr_SVfifo_i_dout,
        primalInfeasConstr_SVfifo_i_empty_n,
        primalInfeasConstr_SVfifo_i_read,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        rowScale,
        problem_nEqs,
        p_read,
        ifScaled,
        pConstrResSq_i,
        ap_clk,
        ap_rst,
        problem_nEqs_ap_vld,
        p_read_ap_vld,
        ap_start,
        rowScale_ap_vld,
        pConstrResSq_i_ap_vld,
        ifScaled_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [511:0] primalInfeasConstr_SVfifo_i_dout;
input   primalInfeasConstr_SVfifo_i_empty_n;
output   primalInfeasConstr_SVfifo_i_read;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [63:0] m_axi_gmem8_AWADDR;
output  [0:0] m_axi_gmem8_AWID;
output  [31:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [0:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [511:0] m_axi_gmem8_WDATA;
output  [63:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [0:0] m_axi_gmem8_WID;
output  [0:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [63:0] m_axi_gmem8_ARADDR;
output  [0:0] m_axi_gmem8_ARID;
output  [31:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [0:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [511:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [0:0] m_axi_gmem8_RID;
input  [12:0] m_axi_gmem8_RFIFONUM;
input  [0:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [0:0] m_axi_gmem8_BID;
input  [0:0] m_axi_gmem8_BUSER;
input  [63:0] rowScale;
input  [31:0] problem_nEqs;
input  [31:0] p_read;
input  [31:0] ifScaled;
output  [63:0] pConstrResSq_i;
input   ap_clk;
input   ap_rst;
input   problem_nEqs_ap_vld;
input   p_read_ap_vld;
input   ap_start;
input   rowScale_ap_vld;
output   pConstrResSq_i_ap_vld;
input   ifScaled_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    projNeg28_U0_ap_start;
wire    projNeg28_U0_ap_done;
wire    projNeg28_U0_ap_continue;
wire    projNeg28_U0_ap_idle;
wire    projNeg28_U0_ap_ready;
wire    projNeg28_U0_primalInfeasConstr_SVfifo_i_read;
wire   [511:0] projNeg28_U0_primalInfeasBound_fifo_i_din;
wire    projNeg28_U0_primalInfeasBound_fifo_i_write;
wire    scale_and_twoNormSquared29_U0_ap_start;
wire    scale_and_twoNormSquared29_U0_ap_done;
wire    scale_and_twoNormSquared29_U0_ap_continue;
wire    scale_and_twoNormSquared29_U0_ap_idle;
wire    scale_and_twoNormSquared29_U0_ap_ready;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_AWVALID;
wire   [63:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWADDR;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWID;
wire   [31:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLEN;
wire   [2:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWSIZE;
wire   [1:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWBURST;
wire   [1:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLOCK;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWCACHE;
wire   [2:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWPROT;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWQOS;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWREGION;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_AWUSER;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_WVALID;
wire   [511:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_WDATA;
wire   [63:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_WSTRB;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_WLAST;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_WID;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_WUSER;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID;
wire   [63:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID;
wire   [31:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN;
wire   [2:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE;
wire   [1:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST;
wire   [1:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE;
wire   [2:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS;
wire   [3:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION;
wire   [0:0] scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY;
wire    scale_and_twoNormSquared29_U0_m_axi_gmem8_BREADY;
wire    scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read;
wire   [63:0] scale_and_twoNormSquared29_U0_pConstrResSq_i;
wire    primalInfeasBound_fifo_i_full_n;
wire   [511:0] primalInfeasBound_fifo_i_dout;
wire   [2:0] primalInfeasBound_fifo_i_num_data_valid;
wire   [2:0] primalInfeasBound_fifo_i_fifo_cap;
wire    primalInfeasBound_fifo_i_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_projNeg28_U0_ap_ready;
wire    ap_sync_projNeg28_U0_ap_ready;
reg    ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready;
wire    ap_sync_scale_and_twoNormSquared29_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_projNeg28_U0_ap_ready = 1'b0;
#0 ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_projNeg28 projNeg28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(projNeg28_U0_ap_start),
    .ap_done(projNeg28_U0_ap_done),
    .ap_continue(projNeg28_U0_ap_continue),
    .ap_idle(projNeg28_U0_ap_idle),
    .ap_ready(projNeg28_U0_ap_ready),
    .primalInfeasConstr_SVfifo_i_dout(primalInfeasConstr_SVfifo_i_dout),
    .primalInfeasConstr_SVfifo_i_num_data_valid(3'd0),
    .primalInfeasConstr_SVfifo_i_fifo_cap(3'd0),
    .primalInfeasConstr_SVfifo_i_empty_n(primalInfeasConstr_SVfifo_i_empty_n),
    .primalInfeasConstr_SVfifo_i_read(projNeg28_U0_primalInfeasConstr_SVfifo_i_read),
    .primalInfeasBound_fifo_i_din(projNeg28_U0_primalInfeasBound_fifo_i_din),
    .primalInfeasBound_fifo_i_num_data_valid(primalInfeasBound_fifo_i_num_data_valid),
    .primalInfeasBound_fifo_i_fifo_cap(primalInfeasBound_fifo_i_fifo_cap),
    .primalInfeasBound_fifo_i_full_n(primalInfeasBound_fifo_i_full_n),
    .primalInfeasBound_fifo_i_write(projNeg28_U0_primalInfeasBound_fifo_i_write),
    .problem_nEqs(problem_nEqs),
    .p_read(p_read)
);

Infeasi_Res_S2_scale_and_twoNormSquared29 scale_and_twoNormSquared29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scale_and_twoNormSquared29_U0_ap_start),
    .ap_done(scale_and_twoNormSquared29_U0_ap_done),
    .ap_continue(scale_and_twoNormSquared29_U0_ap_continue),
    .ap_idle(scale_and_twoNormSquared29_U0_ap_idle),
    .ap_ready(scale_and_twoNormSquared29_U0_ap_ready),
    .m_axi_gmem8_AWVALID(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(1'b0),
    .m_axi_gmem8_AWADDR(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(scale_and_twoNormSquared29_U0_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(scale_and_twoNormSquared29_U0_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(1'b0),
    .m_axi_gmem8_WDATA(scale_and_twoNormSquared29_U0_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(scale_and_twoNormSquared29_U0_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(scale_and_twoNormSquared29_U0_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(scale_and_twoNormSquared29_U0_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(scale_and_twoNormSquared29_U0_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(m_axi_gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(m_axi_gmem8_RVALID),
    .m_axi_gmem8_RREADY(scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(m_axi_gmem8_RDATA),
    .m_axi_gmem8_RLAST(m_axi_gmem8_RLAST),
    .m_axi_gmem8_RID(m_axi_gmem8_RID),
    .m_axi_gmem8_RFIFONUM(m_axi_gmem8_RFIFONUM),
    .m_axi_gmem8_RUSER(m_axi_gmem8_RUSER),
    .m_axi_gmem8_RRESP(m_axi_gmem8_RRESP),
    .m_axi_gmem8_BVALID(1'b0),
    .m_axi_gmem8_BREADY(scale_and_twoNormSquared29_U0_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(2'd0),
    .m_axi_gmem8_BID(1'd0),
    .m_axi_gmem8_BUSER(1'd0),
    .rowScale(rowScale),
    .primalInfeasBound_fifo_i_dout(primalInfeasBound_fifo_i_dout),
    .primalInfeasBound_fifo_i_num_data_valid(primalInfeasBound_fifo_i_num_data_valid),
    .primalInfeasBound_fifo_i_fifo_cap(primalInfeasBound_fifo_i_fifo_cap),
    .primalInfeasBound_fifo_i_empty_n(primalInfeasBound_fifo_i_empty_n),
    .primalInfeasBound_fifo_i_read(scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read),
    .pConstrResSq_i(scale_and_twoNormSquared29_U0_pConstrResSq_i),
    .p_read(p_read),
    .ifScaled(ifScaled)
);

Infeasi_Res_S2_fifo_w512_d3_S_x1 primalInfeasBound_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projNeg28_U0_primalInfeasBound_fifo_i_din),
    .if_full_n(primalInfeasBound_fifo_i_full_n),
    .if_write(projNeg28_U0_primalInfeasBound_fifo_i_write),
    .if_dout(primalInfeasBound_fifo_i_dout),
    .if_num_data_valid(primalInfeasBound_fifo_i_num_data_valid),
    .if_fifo_cap(primalInfeasBound_fifo_i_fifo_cap),
    .if_empty_n(primalInfeasBound_fifo_i_empty_n),
    .if_read(scale_and_twoNormSquared29_U0_primalInfeasBound_fifo_i_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_projNeg28_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_projNeg28_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_projNeg28_U0_ap_ready <= ap_sync_projNeg28_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready <= ap_sync_scale_and_twoNormSquared29_U0_ap_ready;
        end
    end
end

assign ap_done = scale_and_twoNormSquared29_U0_ap_done;

assign ap_idle = (scale_and_twoNormSquared29_U0_ap_idle & projNeg28_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_projNeg28_U0_ap_ready = (projNeg28_U0_ap_ready | ap_sync_reg_projNeg28_U0_ap_ready);

assign ap_sync_ready = (ap_sync_scale_and_twoNormSquared29_U0_ap_ready & ap_sync_projNeg28_U0_ap_ready);

assign ap_sync_scale_and_twoNormSquared29_U0_ap_ready = (scale_and_twoNormSquared29_U0_ap_ready | ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready);

assign m_axi_gmem8_ARADDR = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARADDR;

assign m_axi_gmem8_ARBURST = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARBURST;

assign m_axi_gmem8_ARCACHE = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARCACHE;

assign m_axi_gmem8_ARID = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARID;

assign m_axi_gmem8_ARLEN = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLEN;

assign m_axi_gmem8_ARLOCK = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARLOCK;

assign m_axi_gmem8_ARPROT = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARPROT;

assign m_axi_gmem8_ARQOS = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARQOS;

assign m_axi_gmem8_ARREGION = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARREGION;

assign m_axi_gmem8_ARSIZE = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARSIZE;

assign m_axi_gmem8_ARUSER = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARUSER;

assign m_axi_gmem8_ARVALID = scale_and_twoNormSquared29_U0_m_axi_gmem8_ARVALID;

assign m_axi_gmem8_AWADDR = 64'd0;

assign m_axi_gmem8_AWBURST = 2'd0;

assign m_axi_gmem8_AWCACHE = 4'd0;

assign m_axi_gmem8_AWID = 1'd0;

assign m_axi_gmem8_AWLEN = 32'd0;

assign m_axi_gmem8_AWLOCK = 2'd0;

assign m_axi_gmem8_AWPROT = 3'd0;

assign m_axi_gmem8_AWQOS = 4'd0;

assign m_axi_gmem8_AWREGION = 4'd0;

assign m_axi_gmem8_AWSIZE = 3'd0;

assign m_axi_gmem8_AWUSER = 1'd0;

assign m_axi_gmem8_AWVALID = 1'b0;

assign m_axi_gmem8_BREADY = 1'b0;

assign m_axi_gmem8_RREADY = scale_and_twoNormSquared29_U0_m_axi_gmem8_RREADY;

assign m_axi_gmem8_WDATA = 512'd0;

assign m_axi_gmem8_WID = 1'd0;

assign m_axi_gmem8_WLAST = 1'b0;

assign m_axi_gmem8_WSTRB = 64'd0;

assign m_axi_gmem8_WUSER = 1'd0;

assign m_axi_gmem8_WVALID = 1'b0;

assign pConstrResSq_i = scale_and_twoNormSquared29_U0_pConstrResSq_i;

assign pConstrResSq_i_ap_vld = 1'b1;

assign primalInfeasConstr_SVfifo_i_read = projNeg28_U0_primalInfeasConstr_SVfifo_i_read;

assign projNeg28_U0_ap_continue = 1'b1;

assign projNeg28_U0_ap_start = ((ap_sync_reg_projNeg28_U0_ap_ready ^ 1'b1) & ap_start);

assign scale_and_twoNormSquared29_U0_ap_continue = ap_continue;

assign scale_and_twoNormSquared29_U0_ap_start = ((ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready ^ 1'b1) & ap_start);

endmodule //Infeasi_Res_S2_Primal_Constr
