-- generated by newgenasym Tue Mar 29 11:58:52 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SNODISC1 is
    port (    
	DISCRN1:   OUT    STD_LOGIC;    
	DISCRN2:   OUT    STD_LOGIC;    
	DISCRN3:   OUT    STD_LOGIC;    
	DISCRN4:   OUT    STD_LOGIC;    
	DISCRP1:   OUT    STD_LOGIC;    
	DISCRP2:   OUT    STD_LOGIC;    
	DISCRP3:   OUT    STD_LOGIC;    
	DISCRP4:   IN     STD_LOGIC;    
	INA1:      IN     STD_LOGIC;    
	INA2:      IN     STD_LOGIC;    
	INA3:      IN     STD_LOGIC;    
	INA4:      IN     STD_LOGIC;    
	INB1:      IN     STD_LOGIC;    
	INB2:      IN     STD_LOGIC;    
	INB3:      IN     STD_LOGIC;    
	INB4:      IN     STD_LOGIC;    
	ITWK:      IN     STD_LOGIC;    
	OUTQHI1:   IN     STD_LOGIC;    
	OUTQHI2:   IN     STD_LOGIC;    
	OUTQHI3:   IN     STD_LOGIC;    
	OUTQHI4:   IN     STD_LOGIC;    
	OUTQLO1:   IN     STD_LOGIC;    
	OUTQLO2:   IN     STD_LOGIC;    
	OUTQLO3:   IN     STD_LOGIC;    
	OUTQLO4:   IN     STD_LOGIC;    
	PEDN:      IN     STD_LOGIC;    
	PEDP:      IN     STD_LOGIC;    
	PEN1:      IN     STD_LOGIC;    
	PEN2:      IN     STD_LOGIC;    
	PEN3:      IN     STD_LOGIC;    
	PEN4:      IN     STD_LOGIC;    
	QHIREF1:   IN     STD_LOGIC;    
	QHIREF2:   IN     STD_LOGIC;    
	QHIREF3:   IN     STD_LOGIC;    
	QHIREF4:   IN     STD_LOGIC;    
	QLOREF1:   IN     STD_LOGIC;    
	QLOREF2:   IN     STD_LOGIC;    
	QLOREF3:   IN     STD_LOGIC;    
	QLOREF4:   IN     STD_LOGIC;    
	RAMP1:     IN     STD_LOGIC;    
	RAMP2:     IN     STD_LOGIC;    
	RAMP3:     IN     STD_LOGIC;    
	RAMP4:     IN     STD_LOGIC;    
	RMPC1:     IN     STD_LOGIC;    
	RMPC2:     IN     STD_LOGIC;    
	SAMPN1:    OUT    STD_LOGIC;    
	SAMPN2:    OUT    STD_LOGIC;    
	SAMPN3:    OUT    STD_LOGIC;    
	SAMPN4:    OUT    STD_LOGIC;    
	SAMPP1:    OUT    STD_LOGIC;    
	SAMPP2:    OUT    STD_LOGIC;    
	SAMPP3:    OUT    STD_LOGIC;    
	SAMPP4:    OUT    STD_LOGIC;    
	SUBA1:     IN     STD_LOGIC;    
	SUBA2:     IN     STD_LOGIC;    
	SUBD1:     IN     STD_LOGIC;    
	SUBD2:     IN     STD_LOGIC;    
	VLI:       IN     STD_LOGIC;    
	VSI:       IN     STD_LOGIC;    
	VTH1:      IN     STD_LOGIC;    
	VTH2:      IN     STD_LOGIC;    
	VTH3:      IN     STD_LOGIC;    
	VTH4:      IN     STD_LOGIC);
end SNODISC1;
