Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  2 22:36:13 2024
| Host         : DESKTOP-PJ7659C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_s_control_sets_placed.rpt
| Design       : Top_s
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           21 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
| ~sclk0/CLK     | OC0/SPI0/MOSI_t                 | OC0/SPI0/MOSI_t0                |                1 |              1 |         1.00 |
| ~sclk0/CLK     | OC0/SPI0/CS_t                   | OC0/SPI0/CS_t_i_1_n_0           |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG |                                 |                                 |                1 |              1 |         1.00 |
|  sclk0/CLK     |                                 |                                 |                1 |              2 |         2.00 |
| ~sclk0/CLK     |                                 |                                 |                1 |              4 |         4.00 |
| ~sclk0/CLK     | OC0/SPI0/byteCount_i[3]_i_1_n_0 | OC0/SPI0/MOSI_t0                |                1 |              4 |         4.00 |
| ~sclk0/CLK     | OC0/SPI0/TxCount                |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | OC0/BB0/nByteCount[3]_i_1_n_0   |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | OC0/LxCount[3]_i_1_n_0          | OC0/done0                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sclk0/p_0_in                    | sclk0/counter[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                 | OnSeq0/powerOn0                 |                2 |              5 |         2.50 |
| ~sclk0/CLK     | OC0/SPI0/byteReg                |                                 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | OC0/BB0/byteOUT_t               | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[7]_10         | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[2]_2          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[0]_3          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[4]_6          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[3]_7          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[9]_8          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[6]_4          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[1]_1          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[5]_5          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | OC0/BB0/bytesIN_i[8]_9          | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                 | rst_IBUF                        |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | OnSeq0/delay4us[11]_i_2_n_0     | OnSeq0/delay4us[11]_i_1_n_0     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                 |                                 |               14 |             26 |         1.86 |
|  clk_IBUF_BUFG | OnSeq0/delay200ms[27]_i_2_n_0   | OnSeq0/delay200ms[27]_i_1_n_0   |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                 | OC0/done0                       |               14 |             30 |         2.14 |
+----------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


