0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v,1605276770,verilog,,,,cnn_struct,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/conv.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v,,Conv2d,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling2.v,,maxpooling,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling2.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiplier.v,,maxpooling2,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiplier.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiply.v,,multiplier,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/multiply.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/result.v,,multiply,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/result.v,1605276770,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v,,result,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias1/sim/conv1_bias1.v,1640697323,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight6/sim/conv1_weight6.v,,conv1_bias1,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias2/sim/conv1_bias2.v,1640697324,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias1/sim/conv1_bias1.v,,conv1_bias2,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias3/sim/conv1_bias3.v,1640697324,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias2/sim/conv1_bias2.v,,conv1_bias3,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias4/sim/conv1_bias4.v,1640697325,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias3/sim/conv1_bias3.v,,conv1_bias4,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias5/sim/conv1_bias5.v,1640697325,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias4/sim/conv1_bias4.v,,conv1_bias5,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias6/sim/conv1_bias6.v,1640697325,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias5/sim/conv1_bias5.v,,conv1_bias6,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight1/sim/conv1_weight1.v,1640694444,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/imports/src/conv.v,,conv1_weight1,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight2/sim/conv1_weight2.v,1640695457,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight1/sim/conv1_weight1.v,,conv1_weight2,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight3/sim/conv1_weight3.v,1640695582,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight2/sim/conv1_weight2.v,,conv1_weight3,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight4/sim/conv1_weight4.v,1640695695,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight3/sim/conv1_weight3.v,,conv1_weight4,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight5/sim/conv1_weight5.v,1640695799,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight4/sim/conv1_weight4.v,,conv1_weight5,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight6/sim/conv1_weight6.v,1640695896,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight5/sim/conv1_weight5.v,,conv1_weight6,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight1/sim/conv2_weight1.v,1640697326,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias6/sim/conv1_bias6.v,,conv2_weight1,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight2/sim/conv2_weight2.v,1640697326,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight1/sim/conv2_weight1.v,,conv2_weight2,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight3/sim/conv2_weight3.v,1640697327,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight2/sim/conv2_weight2.v,,conv2_weight3,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight4/sim/conv2_weight4.v,1640697327,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight3/sim/conv2_weight3.v,,conv2_weight4,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight5/sim/conv2_weight5.v,1640697327,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight4/sim/conv2_weight4.v,,conv2_weight5,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight6/sim/conv2_weight6.v,1640697328,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight5/sim/conv2_weight5.v,,conv2_weight6,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_12/sim/shift_ram_12.vhd,1640697328,vhdl,,,,shift_ram_12,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/shift_ram_28/sim/shift_ram_28.vhd,1640697329,vhdl,,,,shift_ram_28,,,,,,,,
C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/weight_fc/sim/weight_fc.v,1640697329,verilog,,C:/Users/Epoch/Desktop/FPGA_CNN_IP/FPGA_CNN_IP/FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight6/sim/conv2_weight6.v,,weight_fc,,,,,,,,
