$date
	Fri Oct 14 11:55:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_reset_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 & d [7:0] $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 8 ' q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#10000
b1111 #
b1111 &
0%
1"
#20000
b1100 #
b1100 &
0"
#30000
b11110000 !
b11110000 '
1$
b11110000 #
b11110000 &
1"
#40000
0"
