============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 08 2025  11:01:23 pm
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8940 ps) Setup Check with Pin Out_reg[2]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g666__4319/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[2]/D   <<<     -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------

