#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562a23020080 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v0x562a23051f10_0 .var "CLK", 0 0;
v0x562a23051fd0_0 .var "INSTRUCTION", 31 0;
v0x562a23052090_0 .net "PC", 31 0, v0x562a2304f310_0;  1 drivers
v0x562a23052130_0 .var "RESET", 0 0;
v0x562a230521d0_0 .var/i "i", 31 0;
v0x562a230522e0 .array "instr_mem", 1023 0, 7 0;
E_0x562a23010480 .event edge, v0x562a2304f310_0;
S_0x562a2301fdf0 .scope module, "mycpu" "CPU" 2 15, 3 250 0, S_0x562a23020080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 1 "RESET"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x562a23050fb0_0 .net "ALUOP", 2 0, v0x562a2304e870_0;  1 drivers
v0x562a23051090_0 .net "ALURESULT", 7 0, v0x562a2304cf10_0;  1 drivers
v0x562a230511a0_0 .var "ALU_IN_DATA1", 7 0;
v0x562a23051240_0 .var "ALU_IN_DATA2", 7 0;
v0x562a23051300_0 .net "BRANCH_CONTROL", 1 0, v0x562a2304e950_0;  1 drivers
v0x562a23051460_0 .net "CLK", 0 0, v0x562a23051f10_0;  1 drivers
v0x562a23051550_0 .net "INSTRUCTION", 31 0, v0x562a23051fd0_0;  1 drivers
v0x562a23051630_0 .net "JUMP_CONTROL", 0 0, v0x562a2304ea10_0;  1 drivers
v0x562a23051720_0 .net "OPERAND1", 7 0, v0x562a23050780_0;  1 drivers
v0x562a23051870_0 .net "OPERAND2", 7 0, v0x562a23050990_0;  1 drivers
v0x562a23051910_0 .net "OPERAND_CONTROL", 0 0, v0x562a2304ebc0_0;  1 drivers
v0x562a230519b0_0 .net "PC_IN", 31 0, v0x562a2304fcd0_0;  1 drivers
v0x562a23051a50_0 .net "PC_OUT", 31 0, v0x562a2304f310_0;  alias, 1 drivers
v0x562a23051b40_0 .net "REG_WRITE_ENABLE", 0 0, v0x562a2304ed90_0;  1 drivers
v0x562a23051c30_0 .net "RESET", 0 0, v0x562a23052130_0;  1 drivers
v0x562a23051d20_0 .net "SIGN_CONTROL", 0 0, v0x562a2304ecd0_0;  1 drivers
v0x562a23051dc0_0 .net "ZERO_FLAG", 0 0, v0x562a2304d0c0_0;  1 drivers
E_0x562a23010e10/0 .event edge, v0x562a23050780_0, v0x562a2304ebc0_0, v0x562a23051550_0, v0x562a2304ecd0_0;
E_0x562a23010e10/1 .event edge, v0x562a23050990_0;
E_0x562a23010e10 .event/or E_0x562a23010e10/0, E_0x562a23010e10/1;
L_0x562a230523a0 .part v0x562a23051fd0_0, 8, 8;
L_0x562a23052490 .part v0x562a23051fd0_0, 0, 8;
L_0x562a23052530 .part v0x562a23051fd0_0, 8, 3;
L_0x562a230525d0 .part v0x562a23051fd0_0, 16, 3;
L_0x562a230526a0 .part v0x562a23051fd0_0, 24, 3;
S_0x562a23009de0 .scope module, "u_alu" "aluUnit" 3 321, 3 90 0, S_0x562a2301fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 8 "RESULT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x562a2304cbe0_0 .net "ALUOP", 2 0, v0x562a2304e870_0;  alias, 1 drivers
v0x562a2304cce0_0 .net "DATA1", 7 0, v0x562a230511a0_0;  1 drivers
v0x562a2304cda0_0 .net "DATA2", 7 0, v0x562a23051240_0;  1 drivers
v0x562a2304ce40_0 .net "MUL_E", 0 0, L_0x562a23052bd0;  1 drivers
v0x562a2304cf10_0 .var "RESULT", 7 0;
v0x562a2304d020_0 .net "SHIFT_E", 0 0, L_0x562a23052870;  1 drivers
v0x562a2304d0c0_0 .var "ZERO", 0 0;
L_0x7faf2512c018 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x562a2304d160_0 .net/2u *"_s0", 2 0, L_0x7faf2512c018;  1 drivers
L_0x7faf2512c0f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x562a2304d240_0 .net/2u *"_s10", 2 0, L_0x7faf2512c0f0;  1 drivers
v0x562a2304d3b0_0 .net *"_s12", 0 0, L_0x562a23052a50;  1 drivers
L_0x7faf2512c138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562a2304d470_0 .net/2u *"_s14", 0 0, L_0x7faf2512c138;  1 drivers
L_0x7faf2512c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562a2304d550_0 .net/2u *"_s16", 0 0, L_0x7faf2512c180;  1 drivers
v0x562a2304d630_0 .net *"_s2", 0 0, L_0x562a23052740;  1 drivers
L_0x7faf2512c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562a2304d6f0_0 .net/2u *"_s4", 0 0, L_0x7faf2512c060;  1 drivers
L_0x7faf2512c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562a2304d7d0_0 .net/2u *"_s6", 0 0, L_0x7faf2512c0a8;  1 drivers
v0x562a2304d8b0_0 .net "andOut", 7 0, L_0x562a2302d680;  1 drivers
v0x562a2304d9a0_0 .net "fwdOut", 7 0, L_0x562a230053d0;  1 drivers
v0x562a2304da70_0 .net "mulOut", 7 0, v0x562a2304c070_0;  1 drivers
v0x562a2304db40_0 .net "orOut", 7 0, L_0x562a2302d6f0;  1 drivers
v0x562a2304dc10_0 .net "shiftOut", 7 0, v0x562a2304c8e0_0;  1 drivers
v0x562a2304dce0_0 .net "sum", 7 0, L_0x562a230530f0;  1 drivers
E_0x562a23010090/0 .event edge, v0x562a2304cbe0_0, v0x562a2302dcf0_0, v0x562a2304b050_0, v0x562a2304b540_0;
E_0x562a23010090/1 .event edge, v0x562a2304ba90_0, v0x562a2304c070_0, v0x562a2304c8e0_0;
E_0x562a23010090 .event/or E_0x562a23010090/0, E_0x562a23010090/1;
L_0x562a23052740 .cmp/eq 3, v0x562a2304e870_0, L_0x7faf2512c018;
L_0x562a23052870 .functor MUXZ 1, L_0x7faf2512c0a8, L_0x7faf2512c060, L_0x562a23052740, C4<>;
L_0x562a23052a50 .cmp/eq 3, v0x562a2304e870_0, L_0x7faf2512c0f0;
L_0x562a23052bd0 .functor MUXZ 1, L_0x7faf2512c180, L_0x7faf2512c138, L_0x562a23052a50, C4<>;
S_0x562a23009fb0 .scope module, "u0" "fwdUnit" 3 104, 3 6 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x562a230053d0/d .functor BUFZ 8, v0x562a23051240_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x562a230053d0 .delay 8 (1,1,1) L_0x562a230053d0/d;
v0x562a2302d3f0_0 .net "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2302dcf0_0 .net "RESULT", 7 0, L_0x562a230053d0;  alias, 1 drivers
S_0x562a2304ad10 .scope module, "u1" "addUnit" 3 105, 3 13 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x562a2301ed50_0 .net "DATA1", 7 0, v0x562a230511a0_0;  alias, 1 drivers
v0x562a2304af90_0 .net "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2304b050_0 .net "RESULT", 7 0, L_0x562a230530f0;  alias, 1 drivers
L_0x562a230530f0 .delay 8 (2,2,2) L_0x562a230530f0/d;
L_0x562a230530f0/d .arith/sum 8, v0x562a230511a0_0, v0x562a23051240_0;
S_0x562a2304b170 .scope module, "u3" "andUnit" 3 106, 3 21 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x562a2302d680/d .functor AND 8, v0x562a230511a0_0, v0x562a23051240_0, C4<11111111>, C4<11111111>;
L_0x562a2302d680 .delay 8 (1,1,1) L_0x562a2302d680/d;
v0x562a2304b390_0 .net "DATA1", 7 0, v0x562a230511a0_0;  alias, 1 drivers
v0x562a2304b450_0 .net "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2304b540_0 .net "RESULT", 7 0, L_0x562a2302d680;  alias, 1 drivers
S_0x562a2304b680 .scope module, "u4" "orUnit" 3 107, 3 29 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x562a2302d6f0/d .functor OR 8, v0x562a230511a0_0, v0x562a23051240_0, C4<00000000>, C4<00000000>;
L_0x562a2302d6f0 .delay 8 (1,1,1) L_0x562a2302d6f0/d;
v0x562a2304b8a0_0 .net "DATA1", 7 0, v0x562a230511a0_0;  alias, 1 drivers
v0x562a2304b9d0_0 .net "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2304ba90_0 .net "RESULT", 7 0, L_0x562a2302d6f0;  alias, 1 drivers
S_0x562a2304bbd0 .scope module, "u5" "mulUnit" 3 108, 3 37 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x562a2304be30_0 .net/s "DATA1", 7 0, v0x562a230511a0_0;  alias, 1 drivers
v0x562a2304bf10_0 .net/s "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2304bfd0_0 .net "ENABLE", 0 0, L_0x562a23052bd0;  alias, 1 drivers
v0x562a2304c070_0 .var/s "RESULT", 7 0;
v0x562a2304c150_0 .var/i "i", 31 0;
v0x562a2304c230_0 .var "temp1", 15 0;
v0x562a2304c310_0 .var "temp2", 15 0;
E_0x562a23023d90/0 .event edge, v0x562a2301ed50_0, v0x562a2304c150_0, v0x562a2302d3f0_0, v0x562a2304c230_0;
E_0x562a23023d90/1 .event edge, v0x562a2304c310_0, v0x562a2304bfd0_0;
E_0x562a23023d90 .event/or E_0x562a23023d90/0, E_0x562a23023d90/1;
S_0x562a2304c470 .scope module, "u6" "shifterUnit" 3 109, 3 60 0, S_0x562a23009de0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /OUTPUT 8 "RESULT"
v0x562a2304c6a0_0 .net "DATA1", 7 0, v0x562a230511a0_0;  alias, 1 drivers
v0x562a2304c780_0 .net "DATA2", 7 0, v0x562a23051240_0;  alias, 1 drivers
v0x562a2304c840_0 .net "ENABLE", 0 0, L_0x562a23052870;  alias, 1 drivers
v0x562a2304c8e0_0 .var "RESULT", 7 0;
v0x562a2304c9c0_0 .var/i "i", 31 0;
v0x562a2304caa0_0 .var "sign", 0 0;
E_0x562a22fe7ed0/0 .event edge, v0x562a2304c840_0, v0x562a2301ed50_0, v0x562a2304c9c0_0, v0x562a2302d3f0_0;
E_0x562a22fe7ed0/1 .event edge, v0x562a2304c8e0_0, v0x562a2304caa0_0;
E_0x562a22fe7ed0 .event/or E_0x562a22fe7ed0/0, E_0x562a22fe7ed0/1;
S_0x562a2304de60 .scope module, "u_control" "control_unit" 3 282, 3 162 0, S_0x562a2301fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE"
    .port_info 1 /OUTPUT 1 "WRITE_ENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "SIGN_CONTROL"
    .port_info 4 /OUTPUT 1 "OPERAND_CONTROL"
    .port_info 5 /OUTPUT 2 "BRANCH_CONTROL"
    .port_info 6 /OUTPUT 1 "JUMP_CONTROL"
P_0x562a2304e000 .param/l "OP_ADD" 1 3 175, C4<00000010>;
P_0x562a2304e040 .param/l "OP_AND" 1 3 177, C4<00000100>;
P_0x562a2304e080 .param/l "OP_BEQ" 1 3 180, C4<00000111>;
P_0x562a2304e0c0 .param/l "OP_BNE" 1 3 184, C4<00001110>;
P_0x562a2304e100 .param/l "OP_J" 1 3 179, C4<00000110>;
P_0x562a2304e140 .param/l "OP_LOADI" 1 3 173, C4<00000000>;
P_0x562a2304e180 .param/l "OP_MOV" 1 3 174, C4<00000001>;
P_0x562a2304e1c0 .param/l "OP_MUL" 1 3 182, C4<00001100>;
P_0x562a2304e200 .param/l "OP_OR" 1 3 178, C4<00000101>;
P_0x562a2304e240 .param/l "OP_SHIFT" 1 3 183, C4<00001101>;
P_0x562a2304e280 .param/l "OP_SUB" 1 3 176, C4<00000011>;
v0x562a2304e870_0 .var "ALUOP", 2 0;
v0x562a2304e950_0 .var "BRANCH_CONTROL", 1 0;
v0x562a2304ea10_0 .var "JUMP_CONTROL", 0 0;
v0x562a2304eae0_0 .net "OPCODE", 7 0, L_0x562a23052490;  1 drivers
v0x562a2304ebc0_0 .var "OPERAND_CONTROL", 0 0;
v0x562a2304ecd0_0 .var "SIGN_CONTROL", 0 0;
v0x562a2304ed90_0 .var "WRITE_ENABLE", 0 0;
E_0x562a23010f80 .event edge, v0x562a2304eae0_0;
S_0x562a2304ef30 .scope module, "u_pc" "ProgramCounter" 3 266, 3 212 0, S_0x562a2301fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 32 "PC_IN"
    .port_info 3 /OUTPUT 32 "PC_OUT"
v0x562a2304f150_0 .net "CLK", 0 0, v0x562a23051f10_0;  alias, 1 drivers
v0x562a2304f230_0 .net "PC_IN", 31 0, v0x562a2304fcd0_0;  alias, 1 drivers
v0x562a2304f310_0 .var "PC_OUT", 31 0;
v0x562a2304f400_0 .net "RESET", 0 0, v0x562a23052130_0;  alias, 1 drivers
E_0x562a22feb7f0 .event posedge, v0x562a2304f400_0, v0x562a2304f150_0;
S_0x562a2304f570 .scope module, "u_pcIn" "pcIncrementer" 3 273, 3 228 0, S_0x562a2301fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_IN"
    .port_info 1 /INPUT 8 "BRANCH_ADDRESS"
    .port_info 2 /INPUT 2 "BRANCH"
    .port_info 3 /INPUT 1 "JUMP"
    .port_info 4 /INPUT 1 "ZERO"
    .port_info 5 /OUTPUT 32 "PC_OUT"
v0x562a2304f880_0 .net "BRANCH", 1 0, v0x562a2304e950_0;  alias, 1 drivers
v0x562a2304f960_0 .net "BRANCH_ADDRESS", 7 0, L_0x562a230523a0;  1 drivers
v0x562a2304fa20_0 .net "JUMP", 0 0, v0x562a2304ea10_0;  alias, 1 drivers
v0x562a2304fb20_0 .var "PC", 31 0;
v0x562a2304fbc0_0 .net "PC_IN", 31 0, v0x562a2304f310_0;  alias, 1 drivers
v0x562a2304fcd0_0 .var "PC_OUT", 31 0;
v0x562a2304fda0_0 .net "ZERO", 0 0, v0x562a2304d0c0_0;  alias, 1 drivers
v0x562a2304fe70_0 .var "offset", 31 0;
E_0x562a2304f7e0/0 .event edge, v0x562a2304f310_0, v0x562a2304fb20_0, v0x562a2304f960_0, v0x562a2304ea10_0;
E_0x562a2304f7e0/1 .event edge, v0x562a2304fe70_0, v0x562a2304e950_0, v0x562a2304d0c0_0;
E_0x562a2304f7e0 .event/or E_0x562a2304f7e0/0, E_0x562a2304f7e0/1;
S_0x562a23050010 .scope module, "u_regfile" "reg_file" 3 292, 3 127 0, S_0x562a2301fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INDATA"
    .port_info 1 /INPUT 3 "INADDRESS"
    .port_info 2 /INPUT 3 "OUT1ADDRESS"
    .port_info 3 /INPUT 3 "OUT2ADDRESS"
    .port_info 4 /OUTPUT 8 "OUT1DATA"
    .port_info 5 /OUTPUT 8 "OUT2DATA"
    .port_info 6 /INPUT 1 "CLK"
    .port_info 7 /INPUT 1 "RESET"
    .port_info 8 /INPUT 1 "WRITE"
v0x562a23050440_0 .net "CLK", 0 0, v0x562a23051f10_0;  alias, 1 drivers
v0x562a23050500_0 .net "INADDRESS", 2 0, L_0x562a23052530;  1 drivers
v0x562a230505c0_0 .net "INDATA", 7 0, v0x562a2304cf10_0;  alias, 1 drivers
v0x562a230506c0_0 .net "OUT1ADDRESS", 2 0, L_0x562a230525d0;  1 drivers
v0x562a23050780_0 .var "OUT1DATA", 7 0;
v0x562a230508b0_0 .net "OUT2ADDRESS", 2 0, L_0x562a230526a0;  1 drivers
v0x562a23050990_0 .var "OUT2DATA", 7 0;
v0x562a23050a70_0 .net "RESET", 0 0, v0x562a23052130_0;  alias, 1 drivers
v0x562a23050b10_0 .net "WRITE", 0 0, v0x562a2304ed90_0;  alias, 1 drivers
v0x562a23050be0_0 .var/i "counter", 31 0;
v0x562a23050c80 .array "reg_array", 7 0, 7 0;
E_0x562a2302f4f0 .event posedge, v0x562a2304f150_0;
v0x562a23050c80_0 .array/port v0x562a23050c80, 0;
v0x562a23050c80_1 .array/port v0x562a23050c80, 1;
v0x562a23050c80_2 .array/port v0x562a23050c80, 2;
E_0x562a230503a0/0 .event edge, v0x562a230506c0_0, v0x562a23050c80_0, v0x562a23050c80_1, v0x562a23050c80_2;
v0x562a23050c80_3 .array/port v0x562a23050c80, 3;
v0x562a23050c80_4 .array/port v0x562a23050c80, 4;
v0x562a23050c80_5 .array/port v0x562a23050c80, 5;
v0x562a23050c80_6 .array/port v0x562a23050c80, 6;
E_0x562a230503a0/1 .event edge, v0x562a23050c80_3, v0x562a23050c80_4, v0x562a23050c80_5, v0x562a23050c80_6;
v0x562a23050c80_7 .array/port v0x562a23050c80, 7;
E_0x562a230503a0/2 .event edge, v0x562a23050c80_7, v0x562a230508b0_0;
E_0x562a230503a0 .event/or E_0x562a230503a0/0, E_0x562a230503a0/1, E_0x562a230503a0/2;
    .scope S_0x562a2304ef30;
T_0 ;
    %wait E_0x562a22feb7f0;
    %load/vec4 v0x562a2304f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a2304f310_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562a2304f230_0;
    %assign/vec4 v0x562a2304f310_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562a2304f570;
T_1 ;
    %wait E_0x562a2304f7e0;
    %load/vec4 v0x562a2304fbc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x562a2304fb20_0, 1;
    %load/vec4 v0x562a2304fb20_0;
    %load/vec4 v0x562a2304f960_0;
    %parti/s 1, 7, 4;
    %replicate 22;
    %load/vec4 v0x562a2304f960_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x562a2304fe70_0, 2;
    %load/vec4 v0x562a2304fa20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x562a2304fe70_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x562a2304f880_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562a2304fda0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x562a2304fe70_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x562a2304f880_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562a2304fda0_0;
    %nor/r;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_1.4, 10;
    %load/vec4 v0x562a2304fe70_0;
    %jmp/1 T_1.5, 10;
T_1.4 ; End of true expr.
    %load/vec4 v0x562a2304fb20_0;
    %jmp/0 T_1.5, 10;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x562a2304fcd0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562a2304de60;
T_2 ;
    %wait E_0x562a23010f80;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 4, 0, 8;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 5, 0, 8;
    %flag_mov 11, 4;
    %jmp/0 T_2.6, 11;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_2.7, 11;
T_2.6 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 1, 0, 8;
    %flag_mov 12, 4;
    %jmp/0 T_2.8, 12;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.9, 12;
T_2.8 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 13, 4;
    %jmp/0 T_2.10, 13;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.11, 13;
T_2.10 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 12, 0, 8;
    %flag_mov 14, 4;
    %jmp/0 T_2.12, 14;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 14;
T_2.12 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 13, 0, 8;
    %flag_mov 15, 4;
    %jmp/0 T_2.14, 15;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.15, 15;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.15, 15;
 ; End of false expr.
    %blend;
T_2.15;
    %jmp/0 T_2.13, 14;
 ; End of false expr.
    %blend;
T_2.13;
    %jmp/0 T_2.11, 13;
 ; End of false expr.
    %blend;
T_2.11;
    %jmp/0 T_2.9, 12;
 ; End of false expr.
    %blend;
T_2.9;
    %jmp/0 T_2.7, 11;
 ; End of false expr.
    %blend;
T_2.7;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x562a2304e870_0, 1;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 7, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 14, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_2.18, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.19, 9;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.19, 9;
 ; End of false expr.
    %blend;
T_2.19;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x562a2304e950_0, 0, 2;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 6, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x562a2304ea10_0, 0, 1;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 7, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 14, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x562a2304ecd0_0, 0, 1;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 13, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v0x562a2304ebc0_0, 0, 1;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 1, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 2, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 4, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 5, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 12, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562a2304eae0_0;
    %cmpi/e 13, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %store/vec4 v0x562a2304ed90_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562a23050010;
T_3 ;
    %wait E_0x562a230503a0;
    %load/vec4 v0x562a230506c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562a23050c80, 4;
    %assign/vec4 v0x562a23050780_0, 2;
    %load/vec4 v0x562a230508b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562a23050c80, 4;
    %assign/vec4 v0x562a23050990_0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562a23050010;
T_4 ;
    %wait E_0x562a2302f4f0;
    %load/vec4 v0x562a23050b10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562a23050a70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x562a230505c0_0;
    %load/vec4 v0x562a23050500_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x562a23050c80, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562a23050010;
T_5 ;
    %wait E_0x562a2302f4f0;
    %load/vec4 v0x562a23050a70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a23050be0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x562a23050be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x562a23050be0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x562a23050c80, 0, 4;
    %load/vec4 v0x562a23050be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a23050be0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562a2304bbd0;
T_6 ;
    %wait E_0x562a23023d90;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562a2304c230_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x562a2304be30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562a2304c310_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a2304c150_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x562a2304c150_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x562a2304bf10_0;
    %load/vec4 v0x562a2304c150_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x562a2304c230_0;
    %load/vec4 v0x562a2304c310_0;
    %add;
    %store/vec4 v0x562a2304c230_0, 0, 16;
T_6.2 ;
    %load/vec4 v0x562a2304c310_0;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %store/vec4 v0x562a2304c310_0, 0, 16;
    %load/vec4 v0x562a2304c150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a2304c150_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0x562a2304bfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x562a2304c230_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x562a2304c070_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562a2304c470;
T_7 ;
    %wait E_0x562a22fe7ed0;
    %load/vec4 v0x562a2304c840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x562a2304c6a0_0;
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
    %load/vec4 v0x562a2304c6a0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x562a2304caa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a2304c9c0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x562a2304c9c0_0;
    %load/vec4 v0x562a2304c780_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x562a2304c780_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x562a2304c8e0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x562a2304c8e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x562a2304caa0_0;
    %load/vec4 v0x562a2304c8e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x562a2304c8e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x562a2304c8e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x562a2304c9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a2304c9c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562a2304c8e0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562a23009de0;
T_8 ;
    %wait E_0x562a23010090;
    %load/vec4 v0x562a2304cbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x562a2304d9a0_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0x562a2304dce0_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x562a2304d8b0_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x562a2304db40_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x562a2304da70_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x562a2304dc10_0;
    %store/vec4 v0x562a2304cf10_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x562a2304dce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x562a2304d0c0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562a2301fdf0;
T_9 ;
    %wait E_0x562a23010e10;
    %load/vec4 v0x562a23051720_0;
    %store/vec4 v0x562a230511a0_0, 0, 8;
    %load/vec4 v0x562a23051910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x562a23051550_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x562a23051240_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x562a23051d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x562a23051870_0;
    %inv;
    %addi 1, 0, 8;
    %assign/vec4 v0x562a23051240_0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x562a23051870_0;
    %store/vec4 v0x562a23051240_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562a23020080;
T_10 ;
    %delay 6, 0;
    %load/vec4 v0x562a23051f10_0;
    %inv;
    %store/vec4 v0x562a23051f10_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562a23020080;
T_11 ;
    %wait E_0x562a23010480;
    %load/vec4 v0x562a23052090_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562a230522e0, 4;
    %load/vec4 v0x562a23052090_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562a230522e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562a23052090_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562a230522e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562a23052090_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562a230522e0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562a23051fd0_0, 2;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x562a23020080;
T_12 ;
    %vpi_call 2 38 "$readmemb", "InstructionMemory/instr_mem.mem", v0x562a230522e0 {0 0 0};
    %vpi_call 2 41 "$dumpfile", "FinalFunctioningUnits/cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562a23020080 {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 0> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 1> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 2> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 3> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 4> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 5> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 6> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562a23050c80, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a23051f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a23052130_0, 0, 1;
    %delay 8, 0;
    %wait E_0x562a2302f4f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a23052130_0, 0, 1;
    %vpi_call 2 58 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b %b %b %b", v0x562a230521d0_0, v0x562a23052090_0, &PV<v0x562a23051fd0_0, 24, 8>, &PV<v0x562a23051fd0_0, 16, 8>, &PV<v0x562a23051fd0_0, 8, 8>, &PV<v0x562a23051fd0_0, 0, 8> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a230521d0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x562a230521d0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_12.1, 5;
    %wait E_0x562a2302f4f0;
    %vpi_call 2 63 "$display", "->    Cycle %0d: PC = %0d, Instruction = %b %b %b %b", v0x562a230521d0_0, v0x562a23052090_0, &PV<v0x562a23051fd0_0, 24, 8>, &PV<v0x562a23051fd0_0, 16, 8>, &PV<v0x562a23051fd0_0, 8, 8>, &PV<v0x562a23051fd0_0, 0, 8> {0 0 0};
    %load/vec4 v0x562a230521d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a230521d0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 10, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "FinalFunctioningUnits/cpu_tb.v";
    "FinalFunctioningUnits/Processor.v";
