{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "26", "@timestamp": "2020-07-26T03:10:00.000000-04:00", "@year": "2020", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "01"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Pedro", "preferred-name": {"ce:given-name": "Pedro", "ce:initials": "P.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, "@seq": "3", "ce:initials": "P.", "@_fa": "true", "@type": "auth", "ce:surname": "Almeida", "@auid": "57209783795", "ce:indexed-name": "Almeida P."}, {"ce:given-name": "Manuel", "preferred-name": {"ce:given-name": "Manuel", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "@type": "auth", "ce:surname": "Almeida", "@auid": "36841708300", "ce:indexed-name": "Almeida M."}]}, "citation-title": "High-level design tools for FPGA-based combinatorial accelerators", "abstracts": "Analysis of different combinatorial search algorithms has shown that they have a set of distinctive features in common. The paper suggests a number of reusable blocks that support these features and provide high-level design of combinatorial accelerators. \u00a9 Springer-Verlag Berlin Heidelberg 2003.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.springer.com/series/558", "@type": "email"}}, "translated-sourcetitle": {"$": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "2778"}, "pagerange": {"@first": "976", "@last": "979"}}, "@type": "k", "isbn": [{"@level": "volume", "$": "3540408223", "@type": "electronic", "@length": "10"}, {"@level": "volume", "$": "9783540408222", "@type": "electronic", "@length": "13"}], "sourcetitle": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "contributor-group": [{"contributor": [{"ce:given-name": "Peter Y. K.", "@seq": "1", "ce:initials": "P.Y.K.", "ce:e-address": {"$": "p.cheung@ic.ac.uk", "@type": "email"}, "ce:surname": "Cheung", "@role": "edit", "ce:indexed-name": "Cheung P.Y.K."}, {"ce:given-name": "George A.", "@seq": "2", "ce:initials": "G.A.", "ce:e-address": {"$": "george.constantinides@ieee.org", "@type": "email"}, "ce:surname": "Constantinides", "@role": "edit", "ce:indexed-name": "Constantinides G.A."}], "affiliation": {"address-part": "Exhibition Road", "postal-code": "SW7 2 BT", "@country": "gbr", "city": "London", "organization": {"$": "Imperial College of Science, Technology, and Medicine, Dept. of Electrical and Electronic Engineering"}}}, {"contributor": {"ce:given-name": "Jose T.", "@seq": "1", "ce:initials": "J.T.", "ce:e-address": {"$": "jts@inesc-id.pt", "@type": "email"}, "ce:surname": "de Sousa", "@role": "edit", "ce:indexed-name": "de Sousa J.T."}, "affiliation": {"address-part": "R. Alves Redol, 9, Apartido 13069", "postal-code": "1000-029", "@country": "prt", "city": "Lisboa", "organization": {"$": "Technical University of Lisbon, INESC-ID/IST"}}}], "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}, "sourcetitle-abbrev": "Lect. Notes Comput. Sci.", "@country": "deu", "issn": [{"$": "16113349", "@type": "electronic"}, {"$": "03029743", "@type": "print"}], "publicationyear": {"@first": "2003"}, "publisher": {"publishername": "Springer Verlag"}, "@srcid": "25674"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "2614"}, {"$": "1700"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2020 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "19", "@timestamp": "BST 14:01:34", "@year": "2020", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "137631700", "@idtype": "PUI"}, {"$": "27162742", "@idtype": "CAR-ID"}, {"$": "20124015522090", "@idtype": "CPX"}, {"$": "20098139648", "@idtype": "SCOPUS"}, {"$": "2100209503", "@idtype": "SNCPX"}, {"$": "35248856040", "@idtype": "SCP"}, {"$": "35248856040", "@idtype": "SGR"}, {"$": "605184583", "@idtype": "PUIsecondary"}], "ce:doi": "10.1007/978-3-540-45234-8_99"}}, "tail": {"bibliography": {"@refcount": "8", "reference": [{"ref-fulltext": "Zakrevski, A.D.: Logical Synthesis of Cascade Networks. Moscow: Science (1981)", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow: Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "Sklyarov V., Skliarova I.: Architecture of Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices. In: Proceedings of ERSA'2003 (Engineering of Reconfigurable Systems and Algorithms) (Las Vegas, USA, 2003)", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-text": "Las Vegas, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ERSA'2003 (Engineering of Reconfigurable Systems and Algorithms)"}}, {"ref-fulltext": "Sklyarov V.: Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 47 (2002) 1043-1064", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "Sklyarov, V.: Hierarchical Finite-State Machines and Their Use for Digital Control. IEEE Transactions on VLSI Systems, vol. 7, n. 2 (1999) 222-228", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and Their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "http://webct.ua.pt, \"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt)", "@id": "5", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://webct.ua.pt", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248859231", "@idtype": "SGR"}}, "ref-text": "\"2 semester\", the discipline \"Computa\u00e7\u00e3o Reconfigur\u00e1vel\", public domain is indicated by the letter \"i\" enclosed in a circle. Login and password for access to the protected section can also be provided (via e-mails: skl@ieeta.pt, iouliia@det.ua.pt)"}}, {"ref-fulltext": "HandelC, DK1, RC100. [Online]. Available: http://www.celoxica.com", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248891518", "@idtype": "SGR"}}, "ref-sourcetitle": "HandelC, DK1, RC100. [Online]"}}, {"ref-fulltext": "Alpha Data. [Online]. Available: http://www.alpha-data.com", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.alpha-data.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248816871", "@idtype": "SGR"}}, "ref-sourcetitle": "Alpha Data. [Online]"}}, {"ref-fulltext": "Spartan-IIE Development Platform. [Online]. Available: http://www.trenz-electronic.de", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.trenz-electronic.de", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "35248896266", "@idtype": "SGR"}}, "ref-sourcetitle": "Spartan-IIE Development Platform. [Online]"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-35248856040", "dc:description": "Analysis of different combinatorial search algorithms has shown that they have a set of distinctive features in common. The paper suggests a number of reusable blocks that support these features and provide high-level design of combinatorial accelerators. \u00a9 Springer-Verlag Berlin Heidelberg 2003.", "prism:coverDate": "2003-01-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/35248856040", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/35248856040"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=35248856040&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=35248856040&origin=inward"}], "prism:isbn": [{"$": "3540408223"}, {"$": "9783540408222"}], "source-id": "25674", "citedby-count": "0", "prism:volume": "2778", "subtype": "ar", "dc:title": "High-level design tools for FPGA-based combinatorial accelerators", "openaccess": "0", "prism:issn": "16113349 03029743", "subtypeDescription": "Article", "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "prism:pageRange": "976-979", "prism:endingPage": "979", "openaccessFlag": "false", "prism:doi": "10.1007/978-3-540-45234-8_99", "prism:startingPage": "976", "dc:identifier": "SCOPUS_ID:35248856040", "dc:publisher": "Springer Verlag"}, "idxterms": {"mainterm": [{"$": "Combinatorial search", "@weight": "b", "@candidate": "n"}, {"$": "High-level design", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Pedro", "preferred-name": {"ce:given-name": "Pedro", "ce:initials": "P.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, "@seq": "3", "ce:initials": "P.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Almeida", "@auid": "57209783795", "author-url": "https://api.elsevier.com/content/author/author_id/57209783795", "ce:indexed-name": "Almeida P."}, {"ce:given-name": "Manuel", "preferred-name": {"ce:given-name": "Manuel", "ce:initials": "M.", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Almeida", "@auid": "36841708300", "author-url": "https://api.elsevier.com/content/author/author_id/36841708300", "ce:indexed-name": "Almeida M."}]}}