INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:43:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 buffer78/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer60/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.822ns (15.041%)  route 4.643ns (84.959%))
  Logic Levels:           12  (LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2477, unset)         0.508     0.508    buffer78/fifo/clk
                         FDRE                                         r  buffer78/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer78/fifo/Empty_reg/Q
                         net (fo=7, unplaced)         0.536     1.270    buffer69/fifo/dataReg[0]_i_2__6
                         LUT6 (Prop_lut6_I0_O)        0.119     1.389 f  buffer69/fifo/transmitValue_i_3__36/O
                         net (fo=8, unplaced)         0.743     2.132    buffer73/control/dataReg_reg[0]_1
                         LUT5 (Prop_lut5_I0_O)        0.043     2.175 f  buffer73/control/dataReg[0]_i_2__7/O
                         net (fo=6, unplaced)         0.276     2.451    control_merge0/tehb/control/dataReg_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.494 r  control_merge0/tehb/control/alpha_ready_INST_0_i_2/O
                         net (fo=27, unplaced)        0.311     2.805    control_merge0/tehb/control/transmitValue_reg_0
                         LUT5 (Prop_lut5_I2_O)        0.047     2.852 f  control_merge0/tehb/control/transmitValue_i_3__28/O
                         net (fo=1, unplaced)         0.244     3.096    buffer73/control/transmitValue_reg_13
                         LUT6 (Prop_lut6_I0_O)        0.043     3.139 f  buffer73/control/transmitValue_i_2__65/O
                         net (fo=4, unplaced)         0.729     3.868    buffer73/control/transmitValue_i_2__65_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.911 f  buffer73/control/transmitValue_i_11__1/O
                         net (fo=1, unplaced)         0.222     4.133    buffer65/fifo/transmitValue_i_3__67
                         LUT6 (Prop_lut6_I3_O)        0.043     4.176 f  buffer65/fifo/transmitValue_i_6__5/O
                         net (fo=1, unplaced)         0.222     4.398    fork27/control/generateBlocks[2].regblock/fork27_outs_1_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.441 r  fork27/control/generateBlocks[2].regblock/transmitValue_i_3__67/O
                         net (fo=13, unplaced)        0.272     4.713    buffer67/control/outputValid_reg_9
                         LUT6 (Prop_lut6_I2_O)        0.043     4.756 r  buffer67/control/transmitValue_i_3__12/O
                         net (fo=5, unplaced)         0.272     5.028    buffer65/fifo/transmitValue_i_3__66_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.071 r  buffer65/fifo/transmitValue_i_5__2/O
                         net (fo=1, unplaced)         0.244     5.315    fork25/control/generateBlocks[4].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     5.358 r  fork25/control/generateBlocks[4].regblock/transmitValue_i_3__66/O
                         net (fo=16, unplaced)        0.298     5.656    buffer60/fifo/outs_reg[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     5.699 r  buffer60/fifo/Memory[0][5]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.973    buffer60/fifo/WriteEn3_out
                         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2477, unset)         0.483     8.183    buffer60/fifo/clk
                         FDRE                                         r  buffer60/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer60/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  1.982    




