# yml2hdl v2
config:
  basic_convert_functions : off
  packages:
    - ieee: [std_logic_1164, numeric_std, math_real]
    - shared_lib: [common_ieee_pkg,l0mdt_constants_pkg,l0mdt_dataformats_pkg,common_constants_pkg]

hdl:

#############################################################
# BASIC TYPES
#############################################################

- bcid : [type: unsigned, length: 12]

- evid : [type: unsigned, length: 32]

- orid : [type: unsigned, length: 32]

- integer_bus: [array: open, type: integer]


#############################################################
# L0MDT CONTROL TYPES
#############################################################

- l0mdt_control:
  - clk       : [type: logic]
  - rst       : [type: logic]
  - bx        : [type: logic]

- l0mdt_ttc_rt:
  - bcr       : [type: logic]
  - ocr       : [type: logic]
  - ecr       : [type: logic]
  - l0a       : [type: logic]
  - l1a       : [type: logic]
  - bcid      : [type: bcid]
  - evid      : [type: evid]
  - orid      : [type: orid]
- l0mdt_ttc_vt : [type: logic, length: l0mdt_ttc_rt]
#############################################################
# INTERFACES TYPES
#############################################################

# -----------------------------------------------------------
#       Sector Logic Rx interface ouytput signal types
# -----------------------------------------------------------

- slc_rx_vt : [type: logic, length: slc_rx_rt]
- slc_rx_art: [array: open ,  type: slc_rx_rt]
- slc_rx_avt: [ array: open,  type: slc_rx_vt]

# - slc_endcap_bus: [array: open , type: slc_endcap_rt]
- slc_endcap_vt : [type: logic, length: slc_endcap_rt]
- slc_endcap_art: [array: open ,  type: slc_endcap_rt]
- slc_endcap_avt: [ array: open,  type: slc_endcap_vt]
# -----------------------------------------------------------
#   MDT tdc, polmux & TAR
# -----------------------------------------------------------

# - mdt_polmux_bus: [array: open , type: tdcpolmux2tar_rt]
- tdcpolmux2tar_vt : [type: logic, length: tdcpolmux2tar_rt]
- tdcpolmux2tar_art: [array: open ,  type: tdcpolmux2tar_rt]
- tdcpolmux2tar_avt: [ array: open,  type: tdcpolmux2tar_vt]

# - tar2hps_bus      : [array: open , type: tar2hps_rt]
- tar2hps_vt : [type: logic, length: tar2hps_rt]
- tar2hps_art: [array: open ,  type: tar2hps_rt]
- tar2hps_avt: [ array: open,  type: tar2hps_vt]

#############################################################
# INTERBLOCK TYPES
#############################################################

# - ucm2hps_art     : [array: open , type: ucm2hps_rt]
- ucm2hps_vt : [type: logic, length: ucm2hps_rt]
- ucm2hps_art: [array: open ,  type: ucm2hps_rt]
- ucm2hps_avt: [ array: open,  type: ucm2hps_vt]

- heg2sfslc_bus : [ array : open , type : heg2sfslc_rt]
- heg2sfhit_bus : [ array : open , type : heg2sfhit_rt]

- sf2pt_bus: [ array: open , type : sf2ptcalc_rt]

# - ucm2pl_vt : [type: logic, length: ucm2pl_rt]
# - ucm2pl_bus: [array: open , type: ucm2pl_rt]
- ucm2pl_vt : [type: logic, length: ucm2pl_rt]
- ucm2pl_art: [array: open ,  type: ucm2pl_rt]
- ucm2pl_avt: [ array: open,  type: ucm2pl_vt]

- pl2pt_bus: [array: open , type: pl2ptcalc_rt]

- pl2mtc_bus: [array: open , type: pl2mtc_rt]

- tf2mtc_bus: [array: open , type: ptcalc2mtc_rt]

- mtc_out_bus: [array: open , type: mtc2sl_rt]

- mtc2nsp_bus: [array: open , type: mtc2sl_rt]

- felix_data: [type: logic, length: 250]

- felix_stream:
    - valid: [type: logic]
    - data: [type: felix_data]

#- felix_stream_bus : [array: open , type: felix_stream]
- felix_stream_bus : [array: open , type: felix_stream]
